--------------------------------------------------------------------------------
-- Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: K.39
--  \   \         Application: netgen
--  /   /         Filename: time_divider.vhd
-- /___/   /\     Timestamp: Tue Nov 25 15:51:55 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -w -sim -ofmt vhdl /afs/athena.mit.edu/user/t/r/trebawa/6.111/Final/Final/tmp/_cg/time_divider.ngc /afs/athena.mit.edu/user/t/r/trebawa/6.111/Final/Final/tmp/_cg/time_divider.vhd 
-- Device	: 2v6000bf957-4
-- Input file	: /afs/athena.mit.edu/user/t/r/trebawa/6.111/Final/Final/tmp/_cg/time_divider.ngc
-- Output file	: /afs/athena.mit.edu/user/t/r/trebawa/6.111/Final/Final/tmp/_cg/time_divider.vhd
-- # of Entities	: 1
-- Design Name	: time_divider
-- Xilinx	: /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity time_divider is
  port (
    rfd : out STD_LOGIC; 
    clk : in STD_LOGIC := 'X'; 
    dividend : in STD_LOGIC_VECTOR ( 17 downto 0 ); 
    quotient : out STD_LOGIC_VECTOR ( 17 downto 0 ); 
    divisor : in STD_LOGIC_VECTOR ( 17 downto 0 ); 
    fractional : out STD_LOGIC_VECTOR ( 18 downto 0 ) 
  );
end time_divider;

architecture STRUCTURE of time_divider is
  signal NlwRenamedSig_OI_rfd : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_2_4787 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_1_4786 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_0_4785 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_2_4784 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_1_4783 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_0_4782 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_1_4726 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_1_4725 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_337 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_Mxor_quot_det_Result1_281 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_quot_det : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_277 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_206 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_136 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_37_0_82 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_37_1_80 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_sync_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_start_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_sync_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_start_first_q : STD_LOGIC;
 
  signal BU2_rdy : STD_LOGIC; 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC; 
  signal NLW_GND_G_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_1_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_0_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_1_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_0_Q_UNCONNECTED : STD_LOGIC;
 
  signal dividend_2 : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal divisor_3 : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal quotient_4 : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal fractional_5 : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q : STD_LOGIC_VECTOR ( 36 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 20 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 27 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 28 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 33 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 35 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 34 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o : STD_LOGIC_VECTOR ( 35 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i : STD_LOGIC_VECTOR ( 19 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 18 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 17 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 16 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 16 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  dividend_2(17) <= dividend(17);
  dividend_2(16) <= dividend(16);
  dividend_2(15) <= dividend(15);
  dividend_2(14) <= dividend(14);
  dividend_2(13) <= dividend(13);
  dividend_2(12) <= dividend(12);
  dividend_2(11) <= dividend(11);
  dividend_2(10) <= dividend(10);
  dividend_2(9) <= dividend(9);
  dividend_2(8) <= dividend(8);
  dividend_2(7) <= dividend(7);
  dividend_2(6) <= dividend(6);
  dividend_2(5) <= dividend(5);
  dividend_2(4) <= dividend(4);
  dividend_2(3) <= dividend(3);
  dividend_2(2) <= dividend(2);
  dividend_2(1) <= dividend(1);
  dividend_2(0) <= dividend(0);
  quotient(17) <= quotient_4(17);
  quotient(16) <= quotient_4(16);
  quotient(15) <= quotient_4(15);
  quotient(14) <= quotient_4(14);
  quotient(13) <= quotient_4(13);
  quotient(12) <= quotient_4(12);
  quotient(11) <= quotient_4(11);
  quotient(10) <= quotient_4(10);
  quotient(9) <= quotient_4(9);
  quotient(8) <= quotient_4(8);
  quotient(7) <= quotient_4(7);
  quotient(6) <= quotient_4(6);
  quotient(5) <= quotient_4(5);
  quotient(4) <= quotient_4(4);
  quotient(3) <= quotient_4(3);
  quotient(2) <= quotient_4(2);
  quotient(1) <= quotient_4(1);
  quotient(0) <= quotient_4(0);
  divisor_3(17) <= divisor(17);
  divisor_3(16) <= divisor(16);
  divisor_3(15) <= divisor(15);
  divisor_3(14) <= divisor(14);
  divisor_3(13) <= divisor(13);
  divisor_3(12) <= divisor(12);
  divisor_3(11) <= divisor(11);
  divisor_3(10) <= divisor(10);
  divisor_3(9) <= divisor(9);
  divisor_3(8) <= divisor(8);
  divisor_3(7) <= divisor(7);
  divisor_3(6) <= divisor(6);
  divisor_3(5) <= divisor(5);
  divisor_3(4) <= divisor(4);
  divisor_3(3) <= divisor(3);
  divisor_3(2) <= divisor(2);
  divisor_3(1) <= divisor(1);
  divisor_3(0) <= divisor(0);
  rfd <= NlwRenamedSig_OI_rfd;
  fractional(18) <= fractional_5(18);
  fractional(17) <= fractional_5(17);
  fractional(16) <= fractional_5(16);
  fractional(15) <= fractional_5(15);
  fractional(14) <= fractional_5(14);
  fractional(13) <= fractional_5(13);
  fractional(12) <= fractional_5(12);
  fractional(11) <= fractional_5(11);
  fractional(10) <= fractional_5(10);
  fractional(9) <= fractional_5(9);
  fractional(8) <= fractional_5(8);
  fractional(7) <= fractional_5(7);
  fractional(6) <= fractional_5(6);
  fractional(5) <= fractional_5(5);
  fractional(4) <= fractional_5(4);
  fractional(3) <= fractional_5(3);
  fractional(2) <= fractional_5(2);
  fractional(1) <= fractional_5(1);
  fractional(0) <= fractional_5(0);
  VCC_0 : VCC
    port map (
      P => NLW_VCC_P_UNCONNECTED
    );
  GND_1 : GND
    port map (
      G => NLW_GND_G_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_37_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_2_4787,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_37_0_82
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_2 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_rdy,
      A1 => NlwRenamedSig_OI_rfd,
      A2 => BU2_rdy,
      A3 => BU2_rdy,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_1_4786,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_2_4787
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_1 : SRLC16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rfd,
      A1 => NlwRenamedSig_OI_rfd,
      A2 => NlwRenamedSig_OI_rfd,
      A3 => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_0_4785,
      Q => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_1_Q_UNCONNECTED
,
      Q15 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_1_4786
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_0 : SRLC16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rfd,
      A1 => NlwRenamedSig_OI_rfd,
      A2 => NlwRenamedSig_OI_rfd,
      A3 => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q(0),
      Q => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_0_Q_UNCONNECTED
,
      Q15 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_0_0_4785
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_37_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_2_4784,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_37_1_80
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_2 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_rdy,
      A1 => NlwRenamedSig_OI_rfd,
      A2 => BU2_rdy,
      A3 => BU2_rdy,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_1_4783,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_2_4784
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_1 : SRLC16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rfd,
      A1 => NlwRenamedSig_OI_rfd,
      A2 => NlwRenamedSig_OI_rfd,
      A3 => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_0_4782,
      Q => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_1_Q_UNCONNECTED
,
      Q15 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_1_4783
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_0 : SRLC16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rfd,
      A1 => NlwRenamedSig_OI_rfd,
      A2 => NlwRenamedSig_OI_rfd,
      A3 => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q(1),
      Q => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_0_Q_UNCONNECTED
,
      Q15 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_37_1_0_4782
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(32)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(33)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(34)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(35)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_37_1_80,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_1_4726
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_37_0_82,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_1_4725
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(0),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_337

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(19),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_277
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => divisor_3(0),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_206
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => dividend_2(0),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_136

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_17_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(36),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_16_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(35),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_18_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(18),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_15_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(34),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_17_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(17),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_14_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(33),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_16_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(16),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_13_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(32),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_15_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_12_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(31),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_14_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(14),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_11_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(30),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_13_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(13),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_10_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(29),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_12_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(12),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_9_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(28),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_11_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(11),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_8_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(27),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_10_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(10),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_7_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(26),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_9_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(9),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_6_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(25),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_8_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(8),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_5_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(24),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_7_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(7),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_4_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(23),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_6_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(6),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_3_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(22),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_5_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_2_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(21),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_1_4726,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_4_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_1_4726,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_1_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(20),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_1_4726,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_3_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_1_4726,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_2_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_1_4726,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a_1_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(1),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_1_4726,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_Mxor_quot_det_Result11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_Mxor_quot_det_Result1_281
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_36 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(35)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(36)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_35 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(34)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(35)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_34 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(33)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(34)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_33 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(32)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(33)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_32 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(32)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_31 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_30 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_29 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_28 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_27 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_26 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_25 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_24 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_23 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_22 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_21 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_20 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_19 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_18 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_17 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_16 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_15 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_14 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_13 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_12 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_11 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_10 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_9 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_8 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_rfd,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_Mxor_quot_det_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_1_4725,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_1_4726,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_quot_det
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_first_q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_1_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_1_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_2_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_2_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_3_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_3_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_4_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_4_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_5_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_5_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_6_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_6_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_7_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_7_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_8_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_8_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_9_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_9_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_10_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_10_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_11_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_11_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_12_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_12_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_13_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_13_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_14_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_14_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_15_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_15_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_16_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_16_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(17),
      I1 => divisor_3(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_29 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_30 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_29 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_31 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_30 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_29 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_32 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_31 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_30 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_29 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_33 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(32)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(33)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_32 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_31 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_30 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_29 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_34 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(33)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(34)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_33 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(32)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(33)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_32 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_31 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_30 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_29 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_35 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(34)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(35)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_34 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(33)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(34)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_33 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(32)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(33)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_32 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_31 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_30 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_29 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => BU2_rdy,
      S => NlwRenamedSig_OI_rfd,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => NlwRenamedSig_OI_rfd,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => NlwRenamedSig_OI_rfd,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => NlwRenamedSig_OI_rfd,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(0),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(1),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(2),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(3),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(4),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(5),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(6),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(7),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(8),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(9),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(10),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(11),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(12),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(12),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(13),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(13),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(14),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(14),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(15),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(15),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(16),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(16),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_first_q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(17),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(17),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(18),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(18),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(19),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(19),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(20),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(20),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(21),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(21),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(22),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(22),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(23),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(23),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(24),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(24),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(25),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(25),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(26),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(26),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(27),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(27),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(28),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(28),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(29),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(29),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(30),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(30),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(31),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(31),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_32_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(32),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(32),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_33_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(33),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(33),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_34_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(34),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(34),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_35_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(35),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_o(35),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_36_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(1),
      Q => fractional_5(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(2),
      Q => fractional_5(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(3),
      Q => fractional_5(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(4),
      Q => fractional_5(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(5),
      Q => fractional_5(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(6),
      Q => fractional_5(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(7),
      Q => fractional_5(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(8),
      Q => fractional_5(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(9),
      Q => fractional_5(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(10),
      Q => fractional_5(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(11),
      Q => fractional_5(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(12),
      Q => fractional_5(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(13),
      Q => fractional_5(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(14),
      Q => fractional_5(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(15),
      Q => fractional_5(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(16),
      Q => fractional_5(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(17),
      Q => fractional_5(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_18 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(18),
      Q => fractional_5(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_q_i_19 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(19),
      Q => fractional_5(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_Q : 
MUXCY
    port map (
      CI => BU2_rdy,
      DI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_quot_det,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_337
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_1_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(0)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_1_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_2_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(1)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_2_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_3_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(2)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_3_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_4_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(3)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_4_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_5_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(4)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_5_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_6_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(5)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_6_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_7_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(6)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_7_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_8_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(7)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_8_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_9_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(8)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_9_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_10_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(9)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_11_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(10)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_12_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(11)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_13_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(12)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_14_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(13)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_14_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_15_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(14)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_15_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_16_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(15)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_16_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_17_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(16)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_17_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_18_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(17)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_18_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_19_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(18)
,
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_Mxor_quot_det_Result1_281,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_fract_cmp_remd_twos_comp_s_i(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(0),
      Q => quotient_4(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(1),
      Q => quotient_4(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(2),
      Q => quotient_4(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(3),
      Q => quotient_4(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(4),
      Q => quotient_4(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(5),
      Q => quotient_4(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(6),
      Q => quotient_4(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(7),
      Q => quotient_4(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(8),
      Q => quotient_4(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(9),
      Q => quotient_4(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(10),
      Q => quotient_4(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(11),
      Q => quotient_4(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(12),
      Q => quotient_4(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(13),
      Q => quotient_4(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(14),
      Q => quotient_4(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(15),
      Q => quotient_4(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(16),
      Q => quotient_4(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(17),
      Q => quotient_4(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_Q : 
MUXCY
    port map (
      CI => BU2_rdy,
      DI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_quot_det,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_277,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_0_Q : 
XORCY
    port map (
      CI => BU2_rdy,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_277,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_1_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_1_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_2_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_2_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_3_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_3_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_4_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_4_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_5_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_5_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_6_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_6_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_7_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_7_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_8_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_8_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_9_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_9_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_10_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_11_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_12_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_13_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_14_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_14_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_15_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_15_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_16_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_16_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_17_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_0 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_Q : 
MUXCY
    port map (
      CI => BU2_rdy,
      DI => divisor_3(17),
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_206
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_0_Q : 
XORCY
    port map (
      CI => BU2_rdy,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_206
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_1_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_1_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_2_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_2_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_3_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_3_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_4_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_4_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_5_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_5_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_6_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_6_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_7_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_7_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_8_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_8_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_9_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_9_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_10_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_11_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_12_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_13_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_14_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_14_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_15_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_15_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_16_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(15),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_16_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(15),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_17_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(16),
      LI => BU2_rdy,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_Q : 
MUXCY
    port map (
      CI => BU2_rdy,
      DI => dividend_2(17),
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_136
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_0_Q : 
XORCY
    port map (
      CI => BU2_rdy,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_136
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_1_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_1_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_2_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_2_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_3_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_3_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_4_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_4_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_5_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_5_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_6_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_6_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_7_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_7_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_8_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_8_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_9_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_9_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_10_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_11_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_12_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_13_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_14_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_14_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_15_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_15_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_16_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_16_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_17_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16),
      LI => BU2_rdy,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_sync_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_sync_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_37_0_82,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_0_83
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_37_1_80,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_38_1_81
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_start_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => dividend_2(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_start_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_start_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => divisor_3(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_start_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_sync_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_start_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_sync_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_sync_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_start_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_sync_first_q
    );
  BU2_XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_rfd
    );
  BU2_XST_GND : GND
    port map (
      G => BU2_rdy
    );

end STRUCTURE;

-- synthesis translate_on
