INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Minji/vivado/DD08_20201120099/DD08_20201120099.srcs/sources_1/new/DD08_2020112099.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Minji/vivado/DD08_2020112099_TB/DD08_2020112099_TB.srcs/sources_1/new/DD08_2020112099_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
