INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.sim/sim_1/impl/timing/xsim/circuit_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemIN
INFO: [VRFC 10-311] analyzing module MemOUT
INFO: [VRFC 10-311] analyzing module circuit
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sim_1/new/circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuit_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sim_1/new/control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath_tb'
