// Seed: 2858334597
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  generate
    localparam id_4 = 1 & -1'b0 & ~1 & 1 & 1;
  endgenerate
  wire id_5;
  assign module_2.id_1 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4
);
  wire id_6[-1 'b0 : 1];
  assign id_3 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  wire id_7;
endmodule
module module_2 (
    output wand id_0,
    output tri id_1,
    output uwire id_2
    , id_5,
    input supply0 id_3
);
  assign id_2 = id_3;
  parameter id_6 = {1{1}};
  id_7 :
  assert property (@(-1) -1 + -1)
  else deassign id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7
  );
endmodule
