Analysis & Synthesis report for lab06
Mon Mar 19 16:43:55 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated
 14. Source assignments for memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated
 15. Parameter Settings for User Entity Instance: memory_rom:INSTRUCAO|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: memory_ram:DADOS|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "memory_ram:DADOS"
 19. Port Connectivity Checks: "operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000"
 20. Port Connectivity Checks: "operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B"
 21. Port Connectivity Checks: "operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A"
 22. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015"
 23. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014"
 24. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013"
 25. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012"
 26. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011"
 27. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010"
 28. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009"
 29. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008"
 30. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007"
 31. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006"
 32. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005"
 33. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004"
 34. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003"
 35. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002"
 36. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001"
 37. Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000"
 38. Port Connectivity Checks: "control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg"
 39. Port Connectivity Checks: "control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador"
 40. Port Connectivity Checks: "control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0"
 41. Port Connectivity Checks: "control_unit:CONTROLLER00|program_counter:PC0"
 42. Port Connectivity Checks: "control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir"
 43. Port Connectivity Checks: "control_unit:CONTROLLER00|comparador:OPCODE02"
 44. Port Connectivity Checks: "control_unit:CONTROLLER00|comparador:OPCODE01"
 45. Port Connectivity Checks: "control_unit:CONTROLLER00|comparador:OPCODE00"
 46. Port Connectivity Checks: "control_unit:CONTROLLER00"
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 19 16:43:55 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab06                                           ;
; Top-level Entity Name              ; lab06                                           ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,069                                           ;
;     Total combinational functions  ; 813                                             ;
;     Dedicated logic registers      ; 340                                             ;
; Total registers                    ; 340                                             ;
; Total pins                         ; 106                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,192                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab06              ; lab06              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; ula.vhd                          ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/ula.vhd                      ;         ;
; somadorcompleto.vhd              ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somadorcompleto.vhd          ;         ;
; somador16bits.vhd                ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somador16bits.vhd            ;         ;
; somador8bits.vhd                 ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somador8bits.vhd             ;         ;
; registrador16bits.vhd            ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/registrador16bits.vhd        ;         ;
; registrador8bits.vhd             ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/registrador8bits.vhd         ;         ;
; operational_unit.vhd             ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/operational_unit.vhd         ;         ;
; mux16x16.vhd                     ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd                 ;         ;
; mux_2x1.vhd                      ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux_2x1.vhd                  ;         ;
; main.vhd                         ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd                     ;         ;
; instruction_register.vhd         ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/instruction_register.vhd     ;         ;
; FFD.vhd                          ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd                      ;         ;
; display7seg.vhd                  ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/display7seg.vhd              ;         ;
; decod_reg.vhd                    ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd                ;         ;
; control_unit.vhd                 ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd             ;         ;
; contador8bits.vhd                ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/contador8bits.vhd            ;         ;
; comparador4bits.vhd              ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/comparador4bits.vhd          ;         ;
; clock.vhd                        ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clock.vhd                    ;         ;
; clk_PCIR.vhd                     ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clk_PCIR.vhd                 ;         ;
; bin_bcd_4digit_conversor.vhd     ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/bin_bcd_4digit_conversor.vhd ;         ;
; banco_registradores.vhd          ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/banco_registradores.vhd      ;         ;
; program_counter.vhd              ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/program_counter.vhd          ;         ;
; memory_ram.mif                   ; yes             ; User Memory Initialization File  ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.mif               ;         ;
; memory_ram.vhd                   ; yes             ; User Wizard-Generated File       ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.vhd               ;         ;
; memory_rom.mif                   ; yes             ; User Memory Initialization File  ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.mif               ;         ;
; memory_rom.vhd                   ; yes             ; User Wizard-Generated File       ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.vhd               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_0a81.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/db/altsyncram_0a81.tdf       ;         ;
; db/altsyncram_tf92.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/db/altsyncram_tf92.tdf       ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,069 ;
;                                             ;       ;
; Total combinational functions               ; 813   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 689   ;
;     -- 3 input functions                    ; 86    ;
;     -- <=2 input functions                  ; 38    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 775   ;
;     -- arithmetic mode                      ; 38    ;
;                                             ;       ;
; Total registers                             ; 340   ;
;     -- Dedicated logic registers            ; 340   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 106   ;
; Total memory bits                           ; 8192  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 308   ;
; Total fan-out                               ; 4629  ;
; Average fan-out                             ; 3.59  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; |lab06                                    ; 813 (2)           ; 340 (0)      ; 8192        ; 0            ; 0       ; 0         ; 106  ; 0            ; |lab06                                                                                                           ; work         ;
;    |bcd4_conversor:BCD4CON|               ; 103 (103)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|bcd4_conversor:BCD4CON                                                                                    ; work         ;
;    |clk_div:DIVCLOCK|                     ; 47 (47)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|clk_div:DIVCLOCK                                                                                          ; work         ;
;    |control_unit:CONTROLLER00|            ; 22 (9)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00                                                                                 ; work         ;
;       |clk_pcir:CLOCKpcIR|                ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR                                                              ; work         ;
;       |instruction_register:IR0|          ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0                                                        ; work         ;
;          |registrador16Bits:REGir|        ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir                                ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD0                       ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD10                      ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD11                      ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12                      ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13                      ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14                      ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15                      ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD1                       ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD2                       ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD3                       ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4                       ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5                       ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6                       ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7                       ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8                       ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9                       ; work         ;
;       |program_counter:PC0|               ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0                                                             ; work         ;
;          |contador8bits:CONT0|            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0                                         ; work         ;
;             |registrador8Bits:reg|        ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg                    ; work         ;
;                |FFD:FFD0|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0           ; work         ;
;                |FFD:FFD1|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1           ; work         ;
;                |FFD:FFD2|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2           ; work         ;
;                |FFD:FFD3|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3           ; work         ;
;                |FFD:FFD4|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4           ; work         ;
;                |FFD:FFD5|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5           ; work         ;
;                |FFD:FFD6|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6           ; work         ;
;                |FFD:FFD7|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7           ; work         ;
;             |somador8bits:somador|        ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador                    ; work         ;
;                |somadorcompleto:H4|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H4 ; work         ;
;                |somadorcompleto:H7|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H7 ; work         ;
;    |display:HEX000|                       ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|display:HEX000                                                                                            ; work         ;
;    |display:HEX001|                       ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|display:HEX001                                                                                            ; work         ;
;    |display:HEX002|                       ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|display:HEX002                                                                                            ; work         ;
;    |display:HEX003|                       ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|display:HEX003                                                                                            ; work         ;
;    |display:HEX004|                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|display:HEX004                                                                                            ; work         ;
;    |memory_ram:DADOS|                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|memory_ram:DADOS                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|memory_ram:DADOS|altsyncram:altsyncram_component                                                          ; work         ;
;          |altsyncram_tf92:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated                           ; work         ;
;    |memory_rom:INSTRUCAO|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|memory_rom:INSTRUCAO                                                                                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|memory_rom:INSTRUCAO|altsyncram:altsyncram_component                                                      ; work         ;
;          |altsyncram_0a81:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated                       ; work         ;
;    |operational_unit:OPERATOR00|          ; 385 (0)           ; 288 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00                                                                               ; work         ;
;       |banco_reg:BANCOREG0|               ; 192 (0)           ; 256 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0                                                           ; work         ;
;          |decod_reg:DECODREG0|            ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0                                       ; work         ;
;          |mux16x16:MUXRP|                 ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP                                            ; work         ;
;          |registrador16Bits:REG000|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG001|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG002|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG003|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG004|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG005|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG006|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG007|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG008|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG009|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG010|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG011|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG012|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG013|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG014|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD9                         ; work         ;
;          |registrador16Bits:REG015|       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015                                  ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD0                         ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD10                        ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD11                        ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD12                        ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD13                        ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD14                        ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD15                        ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD1                         ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD2                         ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD3                         ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD4                         ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD5                         ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD6                         ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD7                         ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD8                         ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD9                         ; work         ;
;       |mux_2x1:MUXSELECT|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|mux_2x1:MUXSELECT                                                             ; work         ;
;       |ula:ULA000|                        ; 192 (0)           ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000                                                                    ; work         ;
;          |registrador16Bits:REG0A|        ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A                                            ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0                                   ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD10                                  ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD11                                  ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD12                                  ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD13                                  ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD14                                  ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD15                                  ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD1                                   ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD2                                   ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD3                                   ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD4                                   ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD5                                   ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD6                                   ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD7                                   ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD8                                   ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD9                                   ; work         ;
;          |registrador16Bits:REG0B|        ; 160 (160)         ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B                                            ; work         ;
;             |FFD:FFD0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD0                                   ; work         ;
;             |FFD:FFD10|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD10                                  ; work         ;
;             |FFD:FFD11|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD11                                  ; work         ;
;             |FFD:FFD12|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD12                                  ; work         ;
;             |FFD:FFD13|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD13                                  ; work         ;
;             |FFD:FFD14|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD14                                  ; work         ;
;             |FFD:FFD15|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD15                                  ; work         ;
;             |FFD:FFD1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD1                                   ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD2                                   ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD3                                   ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD4                                   ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD5                                   ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD6                                   ; work         ;
;             |FFD:FFD7|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD7                                   ; work         ;
;             |FFD:FFD8|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD8                                   ; work         ;
;             |FFD:FFD9|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD9                                   ; work         ;
;          |somador16bits:SOM0000|          ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000                                              ; work         ;
;             |somadorcompleto:H1|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H1                           ; work         ;
;             |somadorcompleto:H2|          ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H2                           ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------+
; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; memory_ram.mif ;
; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 256          ; 16           ; --           ; --           ; 4096 ; memory_rom.mif ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |lab06|memory_ram:DADOS     ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.vhd ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |lab06|memory_rom:INSTRUCAO ; C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------------+------------------------+
; control_unit:CONTROLLER00|RF_Rp_addr[3]            ; control_unit:CONTROLLER00|RF_Rp_rd ; yes                    ;
; control_unit:CONTROLLER00|RF_Rp_addr[0]            ; control_unit:CONTROLLER00|RF_Rp_rd ; yes                    ;
; control_unit:CONTROLLER00|RF_Rp_addr[1]            ; control_unit:CONTROLLER00|RF_Rp_rd ; yes                    ;
; control_unit:CONTROLLER00|RF_Rp_addr[2]            ; control_unit:CONTROLLER00|RF_Rp_rd ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                    ;                        ;
+----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 340   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 304   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 17:1               ; 16 bits   ; 176 LEs       ; 160 LEs              ; 16 LEs                 ; Yes        ; |lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD0|qS ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |lab06|display:HEX004|outt[6]                                                     ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[15] ;
; 256:1              ; 2 bits    ; 340 LEs       ; 242 LEs              ; 98 LEs                 ; No         ; |lab06|display:HEX000|outt[6]                                                     ;
; 256:1              ; 2 bits    ; 340 LEs       ; 242 LEs              ; 98 LEs                 ; No         ; |lab06|display:HEX001|outt[6]                                                     ;
; 256:1              ; 2 bits    ; 340 LEs       ; 242 LEs              ; 98 LEs                 ; No         ; |lab06|display:HEX002|outt[4]                                                     ;
; 256:1              ; 2 bits    ; 340 LEs       ; 124 LEs              ; 216 LEs                ; No         ; |lab06|display:HEX003|outt[4]                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_rom:INSTRUCAO|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; memory_rom.mif       ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_0a81      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_ram:DADOS|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; memory_ram.mif       ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_tf92      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; memory_ram:DADOS|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 16                                                   ;
;     -- NUMWORDS_B                         ; 256                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "memory_ram:DADOS" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; data_a ; Input ; Info     ; Stuck at GND     ;
; wren_a ; Input ; Info     ; Stuck at GND     ;
+--------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                   ;
; clear  ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                   ;
; clear  ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                             ;
; clear  ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                                           ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador" ;
+------+--------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                            ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0" ;
+-------+-------+----------+--------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                            ;
+-------+-------+----------+--------------------------------------------------------------------+
; sobe  ; Input ; Info     ; Stuck at VCC                                                       ;
; desce ; Input ; Info     ; Stuck at GND                                                       ;
+-------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:CONTROLLER00|program_counter:PC0" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; pc_inc ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:CONTROLLER00|comparador:OPCODE02"                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; amenorb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; amaiorb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:CONTROLLER00|comparador:OPCODE01"                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; amenorb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; amaiorb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:CONTROLLER00|comparador:OPCODE00"                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; amenorb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; amaiorb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "control_unit:CONTROLLER00" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; clear ; Input ; Info     ; Stuck at GND               ;
+-------+-------+----------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 19 16:43:42 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab06 -c lab06
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-soma_ula
    Info (12023): Found entity 1: ula
Info (12021): Found 2 design units, including 1 entities, in source file somadorcompleto.vhd
    Info (12022): Found design unit 1: somadorcompleto-arq
    Info (12023): Found entity 1: somadorcompleto
Info (12021): Found 2 design units, including 1 entities, in source file somador16bits.vhd
    Info (12022): Found design unit 1: somador16bits-arq
    Info (12023): Found entity 1: somador16bits
Info (12021): Found 2 design units, including 1 entities, in source file somador8bits.vhd
    Info (12022): Found design unit 1: somador8bits-arq
    Info (12023): Found entity 1: somador8bits
Info (12021): Found 2 design units, including 1 entities, in source file registrador16bits.vhd
    Info (12022): Found design unit 1: registrador16Bits-ckt
    Info (12023): Found entity 1: registrador16Bits
Info (12021): Found 2 design units, including 1 entities, in source file registrador8bits.vhd
    Info (12022): Found design unit 1: registrador8Bits-ckt
    Info (12023): Found entity 1: registrador8Bits
Info (12021): Found 2 design units, including 1 entities, in source file operational_unit.vhd
    Info (12022): Found design unit 1: operational_unit-op
    Info (12023): Found entity 1: operational_unit
Info (12021): Found 2 design units, including 1 entities, in source file mux16x16.vhd
    Info (12022): Found design unit 1: mux16x16-mux1616
    Info (12023): Found entity 1: mux16x16
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1.vhd
    Info (12022): Found design unit 1: mux_2x1-mux_op
    Info (12023): Found entity 1: mux_2x1
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: lab06-processador_3instrucoes
    Info (12023): Found entity 1: lab06
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-ir
    Info (12023): Found entity 1: instruction_register
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: FFD-ckt
    Info (12023): Found entity 1: FFD
Info (12021): Found 2 design units, including 1 entities, in source file display7seg.vhd
    Info (12022): Found design unit 1: display-seg7
    Info (12023): Found entity 1: display
Info (12021): Found 2 design units, including 1 entities, in source file decod_reg.vhd
    Info (12022): Found design unit 1: decod_reg-decoder00
    Info (12023): Found entity 1: decod_reg
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-cu
    Info (12023): Found entity 1: control_unit
Info (12021): Found 2 design units, including 1 entities, in source file contador16bits_up_down.vhd
    Info (12022): Found design unit 1: contador16bits-ckt
    Info (12023): Found entity 1: contador16bits
Info (12021): Found 2 design units, including 1 entities, in source file contador8bits.vhd
    Info (12022): Found design unit 1: contador8bits-ckt
    Info (12023): Found entity 1: contador8bits
Info (12021): Found 2 design units, including 1 entities, in source file comparador4bits.vhd
    Info (12022): Found design unit 1: comparador-compare
    Info (12023): Found entity 1: comparador
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: clk_div-clock
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file clk_pcir.vhd
    Info (12022): Found design unit 1: clk_pcir-clock_pcir
    Info (12023): Found entity 1: clk_pcir
Info (12021): Found 2 design units, including 1 entities, in source file bin_bcd_4digit_conversor.vhd
    Info (12022): Found design unit 1: bcd4_conversor-conversor
    Info (12023): Found entity 1: bcd4_conversor
Info (12021): Found 2 design units, including 1 entities, in source file banco_registradores.vhd
    Info (12022): Found design unit 1: banco_reg-rf
    Info (12023): Found entity 1: banco_reg
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: program_counter-pc
    Info (12023): Found entity 1: program_counter
Info (12021): Found 2 design units, including 1 entities, in source file memory_ram.vhd
    Info (12022): Found design unit 1: memory_ram-SYN
    Info (12023): Found entity 1: memory_ram
Info (12021): Found 2 design units, including 1 entities, in source file memory_rom.vhd
    Info (12022): Found design unit 1: memory_rom-SYN
    Info (12023): Found entity 1: memory_rom
Info (12127): Elaborating entity "lab06" for the top level hierarchy
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:DIVCLOCK"
Info (12128): Elaborating entity "memory_rom" for hierarchy "memory_rom:INSTRUCAO"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_rom:INSTRUCAO|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory_rom:INSTRUCAO|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory_rom:INSTRUCAO|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a81.tdf
    Info (12023): Found entity 1: altsyncram_0a81
Info (12128): Elaborating entity "altsyncram_0a81" for hierarchy "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated"
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:CONTROLLER00"
Warning (10541): VHDL Signal Declaration warning at control_unit.vhd(45): used implicit default value for signal "PC_clr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (10041): Inferred latch for "RF_Rp_addr[0]" at control_unit.vhd(59)
Info (10041): Inferred latch for "RF_Rp_addr[1]" at control_unit.vhd(59)
Info (10041): Inferred latch for "RF_Rp_addr[2]" at control_unit.vhd(59)
Info (10041): Inferred latch for "RF_Rp_addr[3]" at control_unit.vhd(59)
Info (12128): Elaborating entity "comparador" for hierarchy "control_unit:CONTROLLER00|comparador:OPCODE00"
Info (12128): Elaborating entity "clk_pcir" for hierarchy "control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR"
Info (12128): Elaborating entity "instruction_register" for hierarchy "control_unit:CONTROLLER00|instruction_register:IR0"
Info (12128): Elaborating entity "registrador16Bits" for hierarchy "control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir"
Info (12128): Elaborating entity "FFD" for hierarchy "control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD0"
Info (12128): Elaborating entity "program_counter" for hierarchy "control_unit:CONTROLLER00|program_counter:PC0"
Info (12128): Elaborating entity "contador8bits" for hierarchy "control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0"
Info (12128): Elaborating entity "somador8bits" for hierarchy "control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador"
Info (12128): Elaborating entity "somadorcompleto" for hierarchy "control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H1"
Info (12128): Elaborating entity "registrador8Bits" for hierarchy "control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg"
Info (12128): Elaborating entity "operational_unit" for hierarchy "operational_unit:OPERATOR00"
Info (12128): Elaborating entity "mux_2x1" for hierarchy "operational_unit:OPERATOR00|mux_2x1:MUXSELECT"
Info (12128): Elaborating entity "banco_reg" for hierarchy "operational_unit:OPERATOR00|banco_reg:BANCOREG0"
Info (12128): Elaborating entity "decod_reg" for hierarchy "operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"
Info (10041): Inferred latch for "W_decod[0]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[1]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[2]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[3]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[4]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[5]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[6]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[7]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[8]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[9]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[10]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[11]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[12]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[13]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[14]" at decod_reg.vhd(14)
Info (10041): Inferred latch for "W_decod[15]" at decod_reg.vhd(14)
Info (12128): Elaborating entity "mux16x16" for hierarchy "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"
Info (10041): Inferred latch for "out_mux[0]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[1]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[2]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[3]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[4]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[5]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[6]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[7]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[8]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[9]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[10]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[11]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[12]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[13]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[14]" at mux16x16.vhd(13)
Info (10041): Inferred latch for "out_mux[15]" at mux16x16.vhd(13)
Info (12128): Elaborating entity "ula" for hierarchy "operational_unit:OPERATOR00|ula:ULA000"
Info (12128): Elaborating entity "somador16bits" for hierarchy "operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000"
Info (12128): Elaborating entity "memory_ram" for hierarchy "memory_ram:DADOS"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_ram:DADOS|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory_ram:DADOS|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory_ram:DADOS|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "memory_ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tf92.tdf
    Info (12023): Found entity 1: altsyncram_tf92
Info (12128): Elaborating entity "altsyncram_tf92" for hierarchy "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated"
Info (12128): Elaborating entity "bcd4_conversor" for hierarchy "bcd4_conversor:BCD4CON"
Info (12128): Elaborating entity "display" for hierarchy "display:HEX000"
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[0]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[1]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[2]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[3]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[4]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[5]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[6]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[7]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[8]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[9]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[10]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[11]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[12]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[13]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[14]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP|out_mux[15]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[0]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[2]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[3]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[4]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[5]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[6]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[7]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[8]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[9]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[10]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[11]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[12]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[13]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[14]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[1]" is permanently enabled
Warning (14026): LATCH primitive "operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ|out_mux[15]" is permanently enabled
Warning (13012): Latch control_unit:CONTROLLER00|RF_Rp_addr[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS
Warning (13012): Latch control_unit:CONTROLLER00|RF_Rp_addr[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS
Warning (13012): Latch control_unit:CONTROLLER00|RF_Rp_addr[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS
Warning (13012): Latch control_unit:CONTROLLER00|RF_Rp_addr[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1239 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 1101 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 597 megabytes
    Info: Processing ended: Mon Mar 19 16:43:55 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:10


