/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire [26:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  reg [23:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire [13:0] celloutsig_0_35z;
  wire [14:0] celloutsig_0_37z;
  wire [24:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire [25:0] celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  reg [16:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [9:0] celloutsig_0_75z;
  wire [4:0] celloutsig_0_76z;
  wire [4:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_84z;
  wire [8:0] celloutsig_0_85z;
  wire [18:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  reg [17:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_1z[0] | celloutsig_1_3z[0];
  assign celloutsig_0_2z = celloutsig_0_0z | in_data[52];
  assign celloutsig_0_29z = celloutsig_0_1z | celloutsig_0_11z[8];
  assign celloutsig_0_48z = { celloutsig_0_39z[7:0], celloutsig_0_1z } & celloutsig_0_34z[9:1];
  assign celloutsig_0_11z = { celloutsig_0_8z[17:7], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z } & { celloutsig_0_10z[17:9], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_13z = celloutsig_0_11z[9:1] & { celloutsig_0_8z[9], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_7z[3:0] & { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_16z } & celloutsig_0_20z[2:0];
  assign celloutsig_1_18z = celloutsig_1_13z[3:1] / { 1'h1, celloutsig_1_1z[2:1] };
  assign celloutsig_0_17z = celloutsig_0_9z[9:4] / { 1'h1, celloutsig_0_13z[6:2] };
  assign celloutsig_0_27z = celloutsig_0_15z[6:3] / { 1'h1, celloutsig_0_10z[9:7] };
  assign celloutsig_0_75z = { celloutsig_0_42z[3:2], celloutsig_0_2z, celloutsig_0_42z, celloutsig_0_21z } / { 1'h1, celloutsig_0_41z };
  assign celloutsig_0_76z = { celloutsig_0_33z[0], celloutsig_0_26z, celloutsig_0_56z } / { 1'h1, celloutsig_0_75z[4:1] };
  assign celloutsig_0_26z = celloutsig_0_10z[16:14] / { 1'h1, celloutsig_0_15z[0], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[41:37] || in_data[67:63];
  assign celloutsig_0_56z = { celloutsig_0_41z[8:1], celloutsig_0_33z } || { celloutsig_0_40z[13:3], celloutsig_0_24z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_2z[7:4] || celloutsig_1_9z[8:5];
  assign celloutsig_0_14z = { celloutsig_0_9z[4:2], celloutsig_0_10z } || { celloutsig_0_10z[20:2], celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[29:14] || { in_data[89:77], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_8z[17:6], celloutsig_0_4z, celloutsig_0_2z } || in_data[47:34];
  assign celloutsig_0_7z = ~ in_data[26:22];
  assign celloutsig_0_8z = ~ in_data[68:50];
  assign celloutsig_0_9z = ~ celloutsig_0_5z[14:1];
  assign celloutsig_0_18z = ~ { celloutsig_0_3z[3:2], celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_17z } | { celloutsig_0_9z[10:0], celloutsig_0_26z };
  assign celloutsig_0_61z = { celloutsig_0_11z[18:14], celloutsig_0_21z } | celloutsig_0_41z[8:1];
  assign celloutsig_0_15z = { celloutsig_0_11z[13:7], celloutsig_0_4z } | in_data[26:19];
  assign celloutsig_0_24z = { celloutsig_0_19z[5:2], celloutsig_0_4z } | { celloutsig_0_7z[1], celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_6z = | { in_data[77:53], celloutsig_0_2z };
  assign celloutsig_0_12z = | { celloutsig_0_11z[25:10], celloutsig_0_1z };
  assign celloutsig_0_4z = ~^ celloutsig_0_3z[3:1];
  assign celloutsig_0_70z = ~^ { celloutsig_0_8z[18:5], celloutsig_0_27z };
  assign celloutsig_0_40z = { celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_13z } << { celloutsig_0_30z[5], celloutsig_0_39z };
  assign celloutsig_1_1z = in_data[156:150] << in_data[175:169];
  assign celloutsig_1_3z = in_data[176:158] << { celloutsig_1_2z[16:5], celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[60:59], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[17:12], celloutsig_0_0z };
  assign celloutsig_0_39z = { celloutsig_0_31z[9:5], celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_31z } >> { celloutsig_0_34z[8:2], celloutsig_0_18z, celloutsig_0_37z };
  assign celloutsig_0_41z = celloutsig_0_37z[13:5] >> { celloutsig_0_23z[0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_84z = celloutsig_0_35z[8:1] >> { celloutsig_0_75z[7:1], celloutsig_0_70z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_3z } >> { in_data[35:16], celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_0z } >> { celloutsig_1_2z[16:9], celloutsig_1_0z };
  assign celloutsig_0_19z = celloutsig_0_11z[22:17] >> celloutsig_0_9z[9:4];
  assign celloutsig_0_22z = in_data[43:35] >> celloutsig_0_9z[13:5];
  assign celloutsig_0_31z = celloutsig_0_8z[9:0] >> { celloutsig_0_26z[2:1], celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_4z };
  assign celloutsig_0_37z = { celloutsig_0_10z[12:7], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_18z } <<< { celloutsig_0_11z[21:14], celloutsig_0_3z };
  assign celloutsig_0_85z = { celloutsig_0_76z[3], celloutsig_0_61z } <<< celloutsig_0_48z;
  assign celloutsig_0_23z = { celloutsig_0_21z[1:0], celloutsig_0_4z, celloutsig_0_1z } <<< { celloutsig_0_15z[2:1], celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_42z = { celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_2z } - celloutsig_0_28z[11:8];
  assign celloutsig_1_0z = in_data[110:108] - in_data[117:115];
  assign celloutsig_0_30z = celloutsig_0_28z[15:8] - celloutsig_0_9z[7:0];
  assign celloutsig_0_34z = { celloutsig_0_9z[8:6], celloutsig_0_17z, celloutsig_0_12z } - celloutsig_0_5z[13:4];
  assign celloutsig_1_4z = { celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_0z } ^ celloutsig_1_3z[7:0];
  assign celloutsig_1_13z = { celloutsig_1_1z[6:1], celloutsig_1_5z } ^ in_data[150:144];
  assign celloutsig_0_33z = { celloutsig_0_27z[1:0], celloutsig_0_16z, celloutsig_0_17z } ^ celloutsig_0_9z[12:4];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_5z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_5z = { celloutsig_0_3z[6:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 18'h00000;
    else if (clkin_data[32]) celloutsig_1_2z = { celloutsig_1_1z[3:0], celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_28z = 24'h000000;
    else if (!clkin_data[0]) celloutsig_0_28z = { celloutsig_0_20z[3], celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_14z };
  assign { out_data[130:128], out_data[96], out_data[39:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
