{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710452542480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710452542480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 16:42:22 2024 " "Processing started: Thu Mar 14 16:42:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710452542480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710452542480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Divisor_Frecuencia -c Divisor_Frecuencia " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Divisor_Frecuencia -c Divisor_Frecuencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710452542480 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Divisor_Frecuencia_6_1200mv_85c_slow.vho C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/ simulation " "Generated file Divisor_Frecuencia_6_1200mv_85c_slow.vho in folder \"C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710452542711 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Divisor_Frecuencia_6_1200mv_0c_slow.vho C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/ simulation " "Generated file Divisor_Frecuencia_6_1200mv_0c_slow.vho in folder \"C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710452542740 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Divisor_Frecuencia_min_1200mv_0c_fast.vho C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/ simulation " "Generated file Divisor_Frecuencia_min_1200mv_0c_fast.vho in folder \"C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710452542750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Divisor_Frecuencia.vho C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/ simulation " "Generated file Divisor_Frecuencia.vho in folder \"C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710452542758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Divisor_Frecuencia_6_1200mv_85c_vhd_slow.sdo C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/ simulation " "Generated file Divisor_Frecuencia_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710452542766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Divisor_Frecuencia_6_1200mv_0c_vhd_slow.sdo C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/ simulation " "Generated file Divisor_Frecuencia_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710452542775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Divisor_Frecuencia_min_1200mv_0c_vhd_fast.sdo C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/ simulation " "Generated file Divisor_Frecuencia_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710452542775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Divisor_Frecuencia_vhd.sdo C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/ simulation " "Generated file Divisor_Frecuencia_vhd.sdo in folder \"C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710452542790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710452542837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 16:42:22 2024 " "Processing ended: Thu Mar 14 16:42:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710452542837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710452542837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710452542837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710452542837 ""}
