/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore: binary operator expected
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
