{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":361
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"1024 bytes"
          , "Channels":"2 channels"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":363
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":364
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":362
      , "parent":"361"
      , "bw":"34133.00"
      , "num_channels":"2"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":365
      , "parent":"361"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":366
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":369
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"3"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":367
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":368
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":379
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":380
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":370
      , "parent":"361"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":371
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"5"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"LoopBackReadIOPipeID"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/IOpipe/src/FakeIOPipes.hpp"
                , "line":193
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":374
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"5"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"HostToDeviceSideChannelID"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/IOpipe/src/FakeIOPipes.hpp"
                , "line":193
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":375
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"5"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"SideChannelReadIOPipeID"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/IOpipe/src/FakeIOPipes.hpp"
                , "line":193
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":378
          , "kwidth":"8"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"5"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"HostToDeviceTermSideChannelID"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/IOpipe/src/FakeIOPipes.hpp"
                , "line":193
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":372
      , "parent":"361"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":373
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"LoopBackWriteIOPipeID"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/IOpipe/src/FakeIOPipes.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":376
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"SideChannelWriteIOPipeID"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/IOpipe/src/FakeIOPipes.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":377
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"DeviceToHostSideChannelID"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u93631/A10_oneapi/IOpipe/src/FakeIOPipes.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":363
      , "to":362
    }
    , {
      "from":362
      , "to":363
    }
    , {
      "from":364
      , "to":362
    }
    , {
      "from":362
      , "to":364
    }
    , {
      "from":367
      , "to":366
    }
    , {
      "from":369
      , "to":366
    }
    , {
      "from":366
      , "to":362
    }
    , {
      "from":371
      , "to":367
    }
    , {
      "from":373
      , "to":369
    }
    , {
      "from":374
      , "to":367
    }
    , {
      "from":375
      , "to":367
    }
    , {
      "from":376
      , "to":369
    }
    , {
      "from":377
      , "to":369
    }
    , {
      "from":378
      , "to":367
    }
    , {
      "from":362
      , "to":379
    }
    , {
      "from":362
      , "to":380
    }
    , {
      "from":379
      , "to":371
      , "reverse":1
    }
    , {
      "from":380
      , "to":374
      , "reverse":1
    }
    , {
      "from":379
      , "to":375
      , "reverse":1
    }
    , {
      "from":380
      , "to":378
      , "reverse":1
    }
  ]
}
