Combinational logic lab to write structural verilog for a one-bit multiplexor and a one-bit full-adder.
