Analysis & Synthesis report for simple_ver2
Thu Apr 22 15:37:54 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated
 16. Parameter Settings for User Entity Instance: p1_fetch_p4_mem_access:fetch_mem_access|mux2:mem_address_mux
 17. Parameter Settings for User Entity Instance: p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: p2_decode:decode|mux2:address_for_write_mux
 19. Parameter Settings for User Entity Instance: p3_exec:exec|mux4:alu_src_mux_a
 20. Parameter Settings for User Entity Instance: p3_exec:exec|mux4:alu_src_mux_b
 21. Parameter Settings for User Entity Instance: p5_write_back:write_back|mux3:data_for_res_mux
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "p5_write_back:write_back|mux3:data_for_res_mux"
 24. Port Connectivity Checks: "p3_exec:exec|mux4:alu_src_mux_b"
 25. Port Connectivity Checks: "p3_exec:exec|mux4:alu_src_mux_a"
 26. Port Connectivity Checks: "p3_exec:exec"
 27. Port Connectivity Checks: "p2_decode:decode|mux2:address_for_write_mux"
 28. Port Connectivity Checks: "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory"
 29. Port Connectivity Checks: "control_unit:control"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 22 15:37:54 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; simple_ver2                                 ;
; Top-level Entity Name              ; simple_ver2                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 883                                         ;
;     Total combinational functions  ; 771                                         ;
;     Dedicated logic registers      ; 235                                         ;
; Total registers                    ; 235                                         ;
; Total pins                         ; 117                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                                      ; simple_ver2        ; simple_ver2        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; LD_ST.mif                        ; yes             ; User Memory Initialization File  ; C:/Users/momon/le3hw/simple_ver2/LD_ST.mif                                   ;         ;
; simple_ver2.v                    ; yes             ; User Verilog HDL File            ; C:/Users/momon/le3hw/simple_ver2/simple_ver2.v                               ;         ;
; alu.v                            ; yes             ; User Verilog HDL File            ; C:/Users/momon/le3hw/simple_ver2/alu.v                                       ;         ;
; p2_decode.v                      ; yes             ; User Verilog HDL File            ; C:/Users/momon/le3hw/simple_ver2/p2_decode.v                                 ;         ;
; p3_exec.v                        ; yes             ; User Verilog HDL File            ; C:/Users/momon/le3hw/simple_ver2/p3_exec.v                                   ;         ;
; p5_write_back.v                  ; yes             ; User Verilog HDL File            ; C:/Users/momon/le3hw/simple_ver2/p5_write_back.v                             ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File            ; C:/Users/momon/le3hw/simple_ver2/control_unit.v                              ;         ;
; main_memory.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/momon/le3hw/simple_ver2/main_memory.v                               ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File            ; C:/Users/momon/le3hw/simple_ver2/mux2.v                                      ;         ;
; mux3.v                           ; yes             ; User Verilog HDL File            ; C:/Users/momon/le3hw/simple_ver2/mux3.v                                      ;         ;
; mux4.v                           ; yes             ; User Verilog HDL File            ; C:/Users/momon/le3hw/simple_ver2/mux4.v                                      ;         ;
; p1_fetch_p4_mem_access.v         ; yes             ; User Verilog HDL File            ; C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_b8i1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/momon/le3hw/simple_ver2/db/altsyncram_b8i1.tdf                      ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 883         ;
;                                             ;             ;
; Total combinational functions               ; 771         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 487         ;
;     -- 3 input functions                    ; 222         ;
;     -- <=2 input functions                  ; 62          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 726         ;
;     -- arithmetic mode                      ; 45          ;
;                                             ;             ;
; Total registers                             ; 235         ;
;     -- Dedicated logic registers            ; 235         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 117         ;
; Total memory bits                           ; 65536       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 251         ;
; Total fan-out                               ; 3990        ;
; Average fan-out                             ; 3.18        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Entity Name            ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |simple_ver2                                 ; 771 (0)             ; 235 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 117  ; 0            ; |simple_ver2                                                                                                                           ; simple_ver2            ; work         ;
;    |control_unit:control|                    ; 42 (42)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|control_unit:control                                                                                                      ; control_unit           ; work         ;
;    |p1_fetch_p4_mem_access:fetch_mem_access| ; 82 (66)             ; 48 (48)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access                                                                                   ; p1_fetch_p4_mem_access ; work         ;
;       |main_memory:memory|                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory                                                                ; main_memory            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component                                ; altsyncram             ; work         ;
;             |altsyncram_b8i1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated ; altsyncram_b8i1        ; work         ;
;       |mux2:mem_address_mux|                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access|mux2:mem_address_mux                                                              ; mux2                   ; work         ;
;    |p2_decode:decode|                        ; 200 (198)           ; 166 (166)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p2_decode:decode                                                                                                          ; p2_decode              ; work         ;
;       |mux2:address_for_write_mux|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p2_decode:decode|mux2:address_for_write_mux                                                                               ; mux2                   ; work         ;
;    |p3_exec:exec|                            ; 447 (114)           ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p3_exec:exec                                                                                                              ; p3_exec                ; work         ;
;       |alu:a|                                ; 285 (285)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p3_exec:exec|alu:a                                                                                                        ; alu                    ; work         ;
;       |mux4:alu_src_mux_a|                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p3_exec:exec|mux4:alu_src_mux_a                                                                                           ; mux4                   ; work         ;
;       |mux4:alu_src_mux_b|                   ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_ver2|p3_exec:exec|mux4:alu_src_mux_b                                                                                           ; mux4                   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+
; p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; LD_ST.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory ; main_memory.v   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                             ;
+-----------------------------------------------------+------------------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                              ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------------------------------+------------------------+
; control_unit:control|op_res[0]                      ; GND                                                              ; yes                    ;
; control_unit:control|op_branch                      ; p1_fetch_p4_mem_access:fetch_mem_access|instruction_register[10] ; no                     ;
; control_unit:control|op_alu[3]                      ; control_unit:control|op_alu[3]                                   ; yes                    ;
; control_unit:control|op_alu[2]                      ; control_unit:control|op_alu[3]                                   ; yes                    ;
; control_unit:control|op_alu_src_a[0]                ; control_unit:control|op_alu[3]                                   ; yes                    ;
; control_unit:control|op_alu_src_a[1]                ; GND                                                              ; yes                    ;
; control_unit:control|op_alu_src_b[0]                ; control_unit:control|op_alu[3]                                   ; yes                    ;
; control_unit:control|op_alu_src_b[1]                ; control_unit:control|op_alu[3]                                   ; yes                    ;
; control_unit:control|op_alu[0]                      ; control_unit:control|op_alu[3]                                   ; yes                    ;
; control_unit:control|op_alu[1]                      ; control_unit:control|op_alu[3]                                   ; yes                    ;
; control_unit:control|op_reg_write                   ; control_unit:control|op_alu[3]                                   ; yes                    ;
; control_unit:control|op_reg_write_address           ; GND                                                              ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                                                                  ;                        ;
+-----------------------------------------------------+------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; control_unit:control|cond_register[0,2,3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3     ;                                        ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 235   ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 230   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; control_unit:control|phase_counter[2]  ; 11      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access|instruction_register[2] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |simple_ver2|p2_decode:decode|rd[2]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_ver2|p2_decode:decode|r0[14]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_ver2|p2_decode:decode|r1[0]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_ver2|p2_decode:decode|r2[3]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_ver2|p2_decode:decode|r3[7]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_ver2|p2_decode:decode|r4[9]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_ver2|p2_decode:decode|r5[3]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_ver2|p2_decode:decode|r6[12]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_ver2|p2_decode:decode|r7[7]                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access|program_counter[15]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |simple_ver2|control_unit:control|phase_counter[1]                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simple_ver2|p2_decode:decode|br[9]                                          ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simple_ver2|p2_decode:decode|ar[14]                                         ;
; 25:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |simple_ver2|p3_exec:exec|data_register[13]                                  ;
; 26:1               ; 2 bits    ; 34 LEs        ; 22 LEs               ; 12 LEs                 ; Yes        ; |simple_ver2|p3_exec:exec|data_register[5]                                   ;
; 26:1               ; 2 bits    ; 34 LEs        ; 20 LEs               ; 14 LEs                 ; Yes        ; |simple_ver2|p3_exec:exec|data_register[10]                                  ;
; 28:1               ; 2 bits    ; 36 LEs        ; 22 LEs               ; 14 LEs                 ; Yes        ; |simple_ver2|p3_exec:exec|data_register[2]                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |simple_ver2|p3_exec:exec|mux4:alu_src_mux_b|Mux5                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |simple_ver2|p3_exec:exec|mux4:alu_src_mux_b|Mux9                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_ver2|p3_exec:exec|mux4:alu_src_mux_b|Mux15                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |simple_ver2|p3_exec:exec|mux4:alu_src_mux_a|Mux9                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |simple_ver2|control_unit:control|op_reg_write                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |simple_ver2|control_unit:control|op_alu[2]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |simple_ver2|control_unit:control|op_alu_src_b[1]                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p1_fetch_p4_mem_access:fetch_mem_access|mux2:mem_address_mux ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; LD_ST.mif            ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_b8i1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p2_decode:decode|mux2:address_for_write_mux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p3_exec:exec|mux4:alu_src_mux_a ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p3_exec:exec|mux4:alu_src_mux_b ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p5_write_back:write_back|mux3:data_for_res_mux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                          ;
; Entity Instance                           ; p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p5_write_back:write_back|mux3:data_for_res_mux"                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; op   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "op[1..1]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "p3_exec:exec|mux4:alu_src_mux_b" ;
+--------------+-------+----------+---------------------------+
; Port         ; Type  ; Severity ; Details                   ;
+--------------+-------+----------+---------------------------+
; data2[15..4] ; Input ; Info     ; Stuck at GND              ;
; data4        ; Input ; Info     ; Stuck at GND              ;
+--------------+-------+----------+---------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "p3_exec:exec|mux4:alu_src_mux_a" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; data4 ; Input ; Info     ; Stuck at GND                     ;
+-------+-------+----------+----------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "p3_exec:exec" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; inp  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2_decode:decode|mux2:address_for_write_mux"                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data1 ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (3 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2 ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (3 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory"                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control"                                                                                                       ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; op_mdr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; op_res ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "op_res[1..1]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 117                         ;
; cycloneiii_ff         ; 235                         ;
;     ENA               ; 150                         ;
;     ENA SCLR          ; 80                          ;
;     SCLR              ; 1                           ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 772                         ;
;     arith             ; 45                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 30                          ;
;     normal            ; 727                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 192                         ;
;         4 data inputs ; 487                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 5.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Apr 22 15:37:25 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ver2 -c simple_ver2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file simple_ver2.v
    Info (12023): Found entity 1: simple_ver2 File: C:/Users/momon/le3hw/simple_ver2/simple_ver2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/momon/le3hw/simple_ver2/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file p2_decode.v
    Info (12023): Found entity 1: p2_decode File: C:/Users/momon/le3hw/simple_ver2/p2_decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file p3_exec.v
    Info (12023): Found entity 1: p3_exec File: C:/Users/momon/le3hw/simple_ver2/p3_exec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file p5_write_back.v
    Info (12023): Found entity 1: p5_write_back File: C:/Users/momon/le3hw/simple_ver2/p5_write_back.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_memory.v
    Info (12023): Found entity 1: main_memory File: C:/Users/momon/le3hw/simple_ver2/main_memory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/momon/le3hw/simple_ver2/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/momon/le3hw/simple_ver2/mux3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/momon/le3hw/simple_ver2/mux4.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at p1_fetch_p4_mem_access.v(57): ignored dangling comma in List of Port Connections File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file p1_fetch_p4_mem_access.v
    Info (12023): Found entity 1: p1_fetch_p4_mem_access File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 1
Info (12127): Elaborating entity "simple_ver2" for the top level hierarchy
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control" File: C:/Users/momon/le3hw/simple_ver2/simple_ver2.v Line: 62
Warning (10230): Verilog HDL assignment warning at control_unit.v(44): truncated value with size 32 to match size of target (3) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 44
Warning (10230): Verilog HDL assignment warning at control_unit.v(49): truncated value with size 32 to match size of target (3) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 49
Warning (10230): Verilog HDL assignment warning at control_unit.v(54): truncated value with size 32 to match size of target (3) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 54
Warning (10230): Verilog HDL assignment warning at control_unit.v(64): truncated value with size 32 to match size of target (3) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 64
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(213): incomplete case statement has no default case item File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 213
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable "op_alu_src_a", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable "op_alu_src_b", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable "op_alu", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable "op_branch", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable "op_reg_write", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable "op_reg_write_address", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable "op_mdr", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable "op_res", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 90
Info (10041): Inferred latch for "op_res[0]" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_res[1]" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_mdr" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_reg_write_address" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_reg_write" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_branch" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_alu[0]" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_alu[1]" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_alu[2]" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_alu[3]" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_alu_src_b[0]" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_alu_src_b[1]" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_alu_src_a[0]" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (10041): Inferred latch for "op_alu_src_a[1]" at control_unit.v(164) File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
Info (12128): Elaborating entity "p1_fetch_p4_mem_access" for hierarchy "p1_fetch_p4_mem_access:fetch_mem_access" File: C:/Users/momon/le3hw/simple_ver2/simple_ver2.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at p1_fetch_p4_mem_access.v(39): object "address_for_access" assigned a value but never read File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 39
Warning (10230): Verilog HDL assignment warning at p1_fetch_p4_mem_access.v(77): truncated value with size 32 to match size of target (16) File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 77
Info (12128): Elaborating entity "mux2" for hierarchy "p1_fetch_p4_mem_access:fetch_mem_access|mux2:mem_address_mux" File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 57
Info (12128): Elaborating entity "main_memory" for hierarchy "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory" File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component" File: C:/Users/momon/le3hw/simple_ver2/main_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component" File: C:/Users/momon/le3hw/simple_ver2/main_memory.v Line: 85
Info (12133): Instantiated megafunction "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/momon/le3hw/simple_ver2/main_memory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "LD_ST.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8i1.tdf
    Info (12023): Found entity 1: altsyncram_b8i1 File: C:/Users/momon/le3hw/simple_ver2/db/altsyncram_b8i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b8i1" for hierarchy "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "p2_decode" for hierarchy "p2_decode:decode" File: C:/Users/momon/le3hw/simple_ver2/simple_ver2.v Line: 93
Info (12128): Elaborating entity "mux2" for hierarchy "p2_decode:decode|mux2:address_for_write_mux" File: C:/Users/momon/le3hw/simple_ver2/p2_decode.v Line: 42
Info (12128): Elaborating entity "p3_exec" for hierarchy "p3_exec:exec" File: C:/Users/momon/le3hw/simple_ver2/simple_ver2.v Line: 108
Info (12128): Elaborating entity "mux4" for hierarchy "p3_exec:exec|mux4:alu_src_mux_a" File: C:/Users/momon/le3hw/simple_ver2/p3_exec.v Line: 46
Info (12128): Elaborating entity "alu" for hierarchy "p3_exec:exec|alu:a" File: C:/Users/momon/le3hw/simple_ver2/p3_exec.v Line: 62
Info (12128): Elaborating entity "p5_write_back" for hierarchy "p5_write_back:write_back" File: C:/Users/momon/le3hw/simple_ver2/simple_ver2.v Line: 115
Info (12128): Elaborating entity "mux3" for hierarchy "p5_write_back:write_back|mux3:data_for_res_mux" File: C:/Users/momon/le3hw/simple_ver2/p5_write_back.v Line: 24
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control_unit:control|op_alu[3] has unsafe behavior File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access|instruction_register[14] File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 68
Warning (13012): Latch control_unit:control|op_alu[2] has unsafe behavior File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access|instruction_register[14] File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 68
Warning (13012): Latch control_unit:control|op_alu_src_a[0] has unsafe behavior File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access|instruction_register[11] File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 68
Warning (13012): Latch control_unit:control|op_alu_src_b[0] has unsafe behavior File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access|instruction_register[14] File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 68
Warning (13012): Latch control_unit:control|op_alu_src_b[1] has unsafe behavior File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access|instruction_register[14] File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 68
Warning (13012): Latch control_unit:control|op_alu[0] has unsafe behavior File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access|instruction_register[14] File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 68
Warning (13012): Latch control_unit:control|op_alu[1] has unsafe behavior File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access|instruction_register[14] File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 68
Warning (13012): Latch control_unit:control|op_reg_write has unsafe behavior File: C:/Users/momon/le3hw/simple_ver2/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access|instruction_register[14] File: C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v Line: 68
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/momon/le3hw/simple_ver2/output_files/simple_ver2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1032 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 115 output pins
    Info (21061): Implemented 899 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Thu Apr 22 15:37:54 2021
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/momon/le3hw/simple_ver2/output_files/simple_ver2.map.smsg.


