<?xml version="1.0"?>
<configuration platform="AVN">
<!-- XML configuration for Avoton based platforms
    Reference: Intel(R) Atom(TM) Processor C2000 Product Family for Microserver, September 2014 
    http://www.intel.com/content/www/us/en/processors/atom/atom-c2000-microserver-datasheet.html
-->
  <mmio>
    <!-- 24.5.1 -->
    <bar name="RCBA"     bus="0" dev="0x1F" fun="0" reg="0xF0" width="4" mask="0xFFFFC000"   size="0x4000" enable_bit="0" desc="Root Complex Base Address"/>
    <!-- 24.5.1 -->
    <bar name="SPIBAR"   bus="0" dev="0x1F" fun="0" reg="0x54" width="4" mask="0xFFFFC000"   size="0x200"  enable_bit="0" desc="SPI Controller Register Range" offset="0x0"/>
  </mmio>
  
  <registers>
    <!-- 22.11.1.1 -->
    <register name="BC" type="mmio" bar="SPIBAR" offset="0xFC" size="1" desc="BIOS Control Register (BCR)">
      <field name="BIOSWE"  bit="0" size="1" desc="BIOS Write Enable"/>
      <field name="BLE"     bit="1" size="1" desc="BIOS Lock Enable"/>
      <field name="SRC"     bit="2" size="2" desc="SPI Read Configuration"/>
      <field name="TSS"     bit="4" size="1" desc="Top Swap Status"/>
      <field name="SMM_BWP" bit="5" size="1" desc="SMM BIOS Write Protect"/>
    </register>

  </registers>
  
</configuration>