// Seed: 2052903958
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = 1;
  wire id_6;
  tri1 id_7 = 1;
  wire id_8;
endmodule
program module_1 (
    output logic id_0,
    output tri0  id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wand  id_5,
    input  tri1  id_6
);
  generate
    wire id_8;
  endgenerate
  wire id_9;
  initial id_0 <= 1;
  module_0(
      id_8, id_9, id_8, id_9
  );
endprogram
