Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Apr 15 00:06:23 2023
| Host         : seankent running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[39]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[20]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[21]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[22]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[23]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[24]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[25]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[26]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[27]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[28]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[2]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[30]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[9]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.212       -0.817                      8                 5519        0.150        0.000                      0                 5519        4.500        0.000                       0                  2941  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.212       -0.817                      8                 5519        0.150        0.000                      0                 5519        4.500        0.000                       0                  2941  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -0.212ns,  Total Violation       -0.817ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 4.039ns (39.585%)  route 6.164ns (60.415%))
  Logic Levels:           24  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.621     5.224    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=181, routed)         1.205     6.885    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.009 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2/O
                         net (fo=2, routed)           0.670     7.679    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2_n_3
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1/O
                         net (fo=1, routed)           0.719     8.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1_n_3
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_2__4/O
                         net (fo=74, routed)          0.620     9.265    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_9
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.389 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_6__1/O
                         net (fo=91, routed)          1.084    10.473    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.597 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6/O
                         net (fo=1, routed)           0.000    10.597    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6_n_3
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2/O
                         net (fo=1, routed)           1.190    11.999    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_n_3
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.299    12.298 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_1__1/O
                         net (fo=18, routed)          0.668    12.966    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[24]_0[0]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.124    13.090 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[0]_i_4__2/O
                         net (fo=1, routed)           0.000    13.090    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[3]_4[0]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.488 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.488    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1_n_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.602 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.602    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1_n_3
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.716 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.716    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1_n_3
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.830 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.830    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/CO[0]
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.944 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.944    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2_n_3
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.058 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.058    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1_n_3
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.172    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1_n_3
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.286    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1_n_3
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.400 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.400    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1_n_3
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.514 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    14.523    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2_n_3
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.637 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.637    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1_n_3
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.751    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1_n_3
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.865 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1_n_3
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.979 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.979    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[59]_8[0]
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.093 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.093    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2_n_3
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.427 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[60]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.427    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]_1[1]
    SLICE_X41Y80         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.507    14.930    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[61]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.062    15.215    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -15.427    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 4.018ns (39.460%)  route 6.164ns (60.540%))
  Logic Levels:           24  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.621     5.224    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=181, routed)         1.205     6.885    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.009 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2/O
                         net (fo=2, routed)           0.670     7.679    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2_n_3
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1/O
                         net (fo=1, routed)           0.719     8.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1_n_3
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_2__4/O
                         net (fo=74, routed)          0.620     9.265    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_9
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.389 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_6__1/O
                         net (fo=91, routed)          1.084    10.473    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.597 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6/O
                         net (fo=1, routed)           0.000    10.597    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6_n_3
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2/O
                         net (fo=1, routed)           1.190    11.999    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_n_3
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.299    12.298 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_1__1/O
                         net (fo=18, routed)          0.668    12.966    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[24]_0[0]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.124    13.090 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[0]_i_4__2/O
                         net (fo=1, routed)           0.000    13.090    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[3]_4[0]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.488 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.488    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1_n_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.602 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.602    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1_n_3
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.716 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.716    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1_n_3
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.830 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.830    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/CO[0]
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.944 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.944    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2_n_3
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.058 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.058    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1_n_3
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.172    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1_n_3
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.286    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1_n_3
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.400 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.400    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1_n_3
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.514 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    14.523    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2_n_3
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.637 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.637    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1_n_3
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.751    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1_n_3
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.865 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1_n_3
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.979 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.979    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[59]_8[0]
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.093 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.093    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2_n_3
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.406 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[60]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    15.406    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]_1[3]
    SLICE_X41Y80         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.507    14.930    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.062    15.215    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -15.406    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 3.944ns (39.017%)  route 6.164ns (60.983%))
  Logic Levels:           24  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.621     5.224    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=181, routed)         1.205     6.885    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.009 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2/O
                         net (fo=2, routed)           0.670     7.679    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2_n_3
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1/O
                         net (fo=1, routed)           0.719     8.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1_n_3
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_2__4/O
                         net (fo=74, routed)          0.620     9.265    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_9
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.389 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_6__1/O
                         net (fo=91, routed)          1.084    10.473    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.597 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6/O
                         net (fo=1, routed)           0.000    10.597    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6_n_3
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2/O
                         net (fo=1, routed)           1.190    11.999    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_n_3
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.299    12.298 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_1__1/O
                         net (fo=18, routed)          0.668    12.966    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[24]_0[0]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.124    13.090 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[0]_i_4__2/O
                         net (fo=1, routed)           0.000    13.090    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[3]_4[0]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.488 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.488    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1_n_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.602 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.602    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1_n_3
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.716 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.716    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1_n_3
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.830 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.830    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/CO[0]
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.944 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.944    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2_n_3
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.058 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.058    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1_n_3
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.172    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1_n_3
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.286    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1_n_3
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.400 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.400    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1_n_3
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.514 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    14.523    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2_n_3
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.637 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.637    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1_n_3
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.751    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1_n_3
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.865 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1_n_3
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.979 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.979    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[59]_8[0]
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.093 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.093    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2_n_3
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.332 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[60]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    15.332    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]_1[2]
    SLICE_X41Y80         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.507    14.930    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.062    15.215    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -15.332    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.092ns  (logic 3.928ns (38.920%)  route 6.164ns (61.080%))
  Logic Levels:           24  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.621     5.224    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=181, routed)         1.205     6.885    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.009 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2/O
                         net (fo=2, routed)           0.670     7.679    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2_n_3
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1/O
                         net (fo=1, routed)           0.719     8.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1_n_3
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_2__4/O
                         net (fo=74, routed)          0.620     9.265    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_9
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.389 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_6__1/O
                         net (fo=91, routed)          1.084    10.473    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.597 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6/O
                         net (fo=1, routed)           0.000    10.597    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6_n_3
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2/O
                         net (fo=1, routed)           1.190    11.999    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_n_3
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.299    12.298 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_1__1/O
                         net (fo=18, routed)          0.668    12.966    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[24]_0[0]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.124    13.090 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[0]_i_4__2/O
                         net (fo=1, routed)           0.000    13.090    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[3]_4[0]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.488 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.488    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1_n_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.602 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.602    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1_n_3
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.716 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.716    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1_n_3
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.830 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.830    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/CO[0]
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.944 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.944    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2_n_3
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.058 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.058    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1_n_3
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.172    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1_n_3
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.286    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1_n_3
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.400 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.400    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1_n_3
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.514 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    14.523    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2_n_3
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.637 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.637    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1_n_3
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.751    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1_n_3
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.865 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1_n_3
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.979 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.979    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[59]_8[0]
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.093 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.093    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2_n_3
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.316 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[60]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    15.316    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]_1[0]
    SLICE_X41Y80         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.507    14.930    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[60]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.062    15.215    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[60]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -15.316    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 3.925ns (38.902%)  route 6.164ns (61.098%))
  Logic Levels:           23  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.621     5.224    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=181, routed)         1.205     6.885    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.009 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2/O
                         net (fo=2, routed)           0.670     7.679    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2_n_3
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1/O
                         net (fo=1, routed)           0.719     8.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1_n_3
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_2__4/O
                         net (fo=74, routed)          0.620     9.265    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_9
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.389 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_6__1/O
                         net (fo=91, routed)          1.084    10.473    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.597 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6/O
                         net (fo=1, routed)           0.000    10.597    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6_n_3
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2/O
                         net (fo=1, routed)           1.190    11.999    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_n_3
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.299    12.298 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_1__1/O
                         net (fo=18, routed)          0.668    12.966    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[24]_0[0]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.124    13.090 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[0]_i_4__2/O
                         net (fo=1, routed)           0.000    13.090    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[3]_4[0]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.488 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.488    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1_n_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.602 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.602    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1_n_3
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.716 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.716    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1_n_3
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.830 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.830    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/CO[0]
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.944 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.944    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2_n_3
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.058 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.058    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1_n_3
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.172    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1_n_3
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.286    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1_n_3
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.400 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.400    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1_n_3
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.514 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    14.523    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2_n_3
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.637 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.637    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1_n_3
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.751    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1_n_3
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.865 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1_n_3
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.979 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.979    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[59]_8[0]
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.313 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    15.313    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[59]_1[1]
    SLICE_X41Y79         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.507    14.930    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[57]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.062    15.215    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[57]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -15.313    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 3.904ns (38.775%)  route 6.164ns (61.225%))
  Logic Levels:           23  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.621     5.224    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=181, routed)         1.205     6.885    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.009 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2/O
                         net (fo=2, routed)           0.670     7.679    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2_n_3
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1/O
                         net (fo=1, routed)           0.719     8.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1_n_3
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_2__4/O
                         net (fo=74, routed)          0.620     9.265    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_9
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.389 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_6__1/O
                         net (fo=91, routed)          1.084    10.473    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.597 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6/O
                         net (fo=1, routed)           0.000    10.597    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6_n_3
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2/O
                         net (fo=1, routed)           1.190    11.999    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_n_3
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.299    12.298 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_1__1/O
                         net (fo=18, routed)          0.668    12.966    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[24]_0[0]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.124    13.090 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[0]_i_4__2/O
                         net (fo=1, routed)           0.000    13.090    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[3]_4[0]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.488 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.488    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1_n_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.602 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.602    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1_n_3
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.716 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.716    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1_n_3
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.830 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.830    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/CO[0]
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.944 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.944    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2_n_3
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.058 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.058    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1_n_3
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.172    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1_n_3
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.286    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1_n_3
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.400 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.400    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1_n_3
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.514 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    14.523    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2_n_3
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.637 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.637    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1_n_3
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.751    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1_n_3
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.865 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1_n_3
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.979 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.979    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[59]_8[0]
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.292 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    15.292    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[59]_1[3]
    SLICE_X41Y79         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.507    14.930    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[59]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.062    15.215    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[59]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -15.292    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 1.587ns (17.287%)  route 7.593ns (82.713%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.621     5.224    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=181, routed)         1.205     6.885    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.009 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2/O
                         net (fo=2, routed)           0.670     7.679    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2_n_3
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1/O
                         net (fo=1, routed)           0.719     8.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1_n_3
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_2__4/O
                         net (fo=74, routed)          0.525     9.170    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_9
    SLICE_X51Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.294 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_7/O
                         net (fo=541, routed)         2.329    11.622    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q_reg[59]_i_2_1
    SLICE_X33Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.746 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q[58]_i_9/O
                         net (fo=1, routed)           0.000    11.746    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q[58]_i_9_n_3
    SLICE_X33Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    11.958 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__20/q_reg[58]_i_3/O
                         net (fo=1, routed)           0.740    12.698    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[58]_0
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.299    12.997 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q[58]_i_1__1/O
                         net (fo=5, routed)           1.406    14.404    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y16         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.547    14.969    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.156    
                         clock uncertainty           -0.035    15.121    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.384    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.994ns  (logic 3.830ns (38.321%)  route 6.164ns (61.678%))
  Logic Levels:           23  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.621     5.224    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=181, routed)         1.205     6.885    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.009 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2/O
                         net (fo=2, routed)           0.670     7.679    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2_n_3
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1/O
                         net (fo=1, routed)           0.719     8.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1_n_3
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_2__4/O
                         net (fo=74, routed)          0.620     9.265    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_9
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.389 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_6__1/O
                         net (fo=91, routed)          1.084    10.473    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.597 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6/O
                         net (fo=1, routed)           0.000    10.597    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6_n_3
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2/O
                         net (fo=1, routed)           1.190    11.999    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_n_3
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.299    12.298 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_1__1/O
                         net (fo=18, routed)          0.668    12.966    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[24]_0[0]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.124    13.090 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[0]_i_4__2/O
                         net (fo=1, routed)           0.000    13.090    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[3]_4[0]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.488 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.488    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1_n_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.602 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.602    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1_n_3
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.716 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.716    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1_n_3
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.830 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.830    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/CO[0]
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.944 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.944    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2_n_3
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.058 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.058    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1_n_3
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.172    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1_n_3
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.286    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1_n_3
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.400 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.400    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1_n_3
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.514 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    14.523    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2_n_3
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.637 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.637    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1_n_3
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.751    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1_n_3
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.865 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1_n_3
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.979 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.979    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[59]_8[0]
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.218 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    15.218    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[59]_1[2]
    SLICE_X41Y79         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.507    14.930    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[58]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.062    15.215    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[58]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.978ns  (logic 3.814ns (38.223%)  route 6.164ns (61.777%))
  Logic Levels:           23  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.621     5.224    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=181, routed)         1.205     6.885    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.009 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2/O
                         net (fo=2, routed)           0.670     7.679    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2_n_3
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1/O
                         net (fo=1, routed)           0.719     8.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1_n_3
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_2__4/O
                         net (fo=74, routed)          0.620     9.265    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_9
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.389 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_6__1/O
                         net (fo=91, routed)          1.084    10.473    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.597 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6/O
                         net (fo=1, routed)           0.000    10.597    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6_n_3
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2/O
                         net (fo=1, routed)           1.190    11.999    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_n_3
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.299    12.298 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_1__1/O
                         net (fo=18, routed)          0.668    12.966    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[24]_0[0]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.124    13.090 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[0]_i_4__2/O
                         net (fo=1, routed)           0.000    13.090    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[3]_4[0]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.488 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.488    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1_n_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.602 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.602    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1_n_3
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.716 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.716    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1_n_3
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.830 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.830    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/CO[0]
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.944 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.944    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2_n_3
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.058 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.058    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1_n_3
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.172    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1_n_3
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.286    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1_n_3
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.400 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.400    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1_n_3
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.514 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    14.523    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2_n_3
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.637 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.637    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1_n_3
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.751    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1_n_3
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.865 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1_n_3
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.979 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.979    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[59]_8[0]
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.202 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[56]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    15.202    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[59]_1[0]
    SLICE_X41Y79         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.507    14.930    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[56]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.062    15.215    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[56]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.975ns  (logic 3.811ns (38.204%)  route 6.164ns (61.796%))
  Logic Levels:           22  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.621     5.224    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=181, routed)         1.205     6.885    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.009 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2/O
                         net (fo=2, routed)           0.670     7.679    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12__2_n_3
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1/O
                         net (fo=1, routed)           0.719     8.521    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_5__1_n_3
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_2__4/O
                         net (fo=74, routed)          0.620     9.265    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]_9
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.389 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q[63]_i_6__1/O
                         net (fo=91, routed)          1.084    10.473    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.597 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6/O
                         net (fo=1, routed)           0.000    10.597    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_6_n_3
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    10.809 f  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2/O
                         net (fo=1, routed)           1.190    11.999    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[2]_i_2_n_3
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.299    12.298 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[2]_i_1__1/O
                         net (fo=18, routed)          0.668    12.966    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[24]_0[0]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.124    13.090 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q[0]_i_4__2/O
                         net (fo=1, routed)           0.000    13.090    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[3]_4[0]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.488 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.488    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[0]_i_1__1_n_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.602 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.602    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]_i_1__1_n_3
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.716 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.716    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[8]_i_1__1_n_3
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.830 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.830    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/CO[0]
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.944 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.944    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[16]_i_1__2_n_3
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.058 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.058    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[20]_i_1__1_n_3
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.172 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.172    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[24]_i_1__1_n_3
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.286    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[28]_i_1__1_n_3
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.400 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.400    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[32]_i_1__1_n_3
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.514 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    14.523    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[36]_i_1__2_n_3
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.637 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.637    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[40]_i_1__1_n_3
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.751    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[44]_i_1__1_n_3
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.865 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.865    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[48]_i_1__1_n_3
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.199 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[52]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.199    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[55]_1[1]
    SLICE_X41Y78         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        1.506    14.929    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[53]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)        0.062    15.214    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[53]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -15.199    
  -------------------------------------------------------------------
                         slack                                  0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.136%)  route 0.315ns (62.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.554     1.473    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X47Y76         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[22]/Q
                         net (fo=5, routed)           0.315     1.929    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_5[22]
    SLICE_X52Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.974 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[22]_i_1/O
                         net (fo=1, routed)           0.000     1.974    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[22]
    SLICE_X52Y75         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.818     1.983    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[22]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.092     1.824    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.223%)  route 0.374ns (66.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.556     1.475    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[18]/Q
                         net (fo=5, routed)           0.374     1.990    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_5[18]
    SLICE_X53Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.035 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[18]_i_1/O
                         net (fo=1, routed)           0.000     2.035    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[18]
    SLICE_X53Y78         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.822     1.987    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[18]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.092     1.828    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.925%)  route 0.379ns (67.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.553     1.472    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[14]/Q
                         net (fo=5, routed)           0.379     1.992    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_5[14]
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.037 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[14]_i_1/O
                         net (fo=1, routed)           0.000     2.037    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[14]
    SLICE_X51Y78         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.823     1.988    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X51Y78         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[14]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.091     1.828    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.624%)  route 0.378ns (64.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.559     1.478    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[29]/Q
                         net (fo=5, routed)           0.378     2.020    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_5[29]
    SLICE_X57Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.065 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[29]_i_1/O
                         net (fo=1, routed)           0.000     2.065    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[29]
    SLICE_X57Y80         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.825     1.990    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[29]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X57Y80         FDRE (Hold_fdre_C_D)         0.092     1.831    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.953%)  route 0.415ns (69.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.552     1.471    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[6]/Q
                         net (fo=5, routed)           0.415     2.027    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_5[6]
    SLICE_X51Y77         LUT6 (Prop_lut6_I2_O)        0.045     2.072 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.072    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[6]
    SLICE_X51Y77         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.822     1.987    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[6]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.092     1.828    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.567     1.486    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[53]/Q
                         net (fo=22, routed)          0.155     1.782    jay__0/central_processing_unit__0/d_flip_flop__state/a[53]
    SLICE_X43Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[53]_i_1/O
                         net (fo=1, routed)           0.000     1.827    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[53]
    SLICE_X43Y90         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.837     2.002    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[53]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.092     1.578    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.570%)  route 0.422ns (69.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.553     1.472    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[8]/Q
                         net (fo=5, routed)           0.422     2.036    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_5[8]
    SLICE_X49Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.081 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.081    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[8]
    SLICE_X49Y78         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.825     1.990    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[8]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.092     1.831    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 jay__0/platform_level_interrupt_controller__0/gateway__1/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/platform_level_interrupt_controller__0/core/sr_flip_flop__ip__1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.333%)  route 0.388ns (62.667%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.560     1.479    jay__0/platform_level_interrupt_controller__0/gateway__1/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X53Y65         FDRE                                         r  jay__0/platform_level_interrupt_controller__0/gateway__1/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  jay__0/platform_level_interrupt_controller__0/gateway__1/d_flip_flop__state/q_reg[0]/Q
                         net (fo=3, routed)           0.275     1.895    jay__0/platform_level_interrupt_controller__0/gateway__1/d_flip_flop__state/state[0]
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.045     1.940 r  jay__0/platform_level_interrupt_controller__0/gateway__1/d_flip_flop__state/q_i_2/O
                         net (fo=1, routed)           0.113     2.053    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__ie__1/q_reg
    SLICE_X48Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.098 r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__ie__1/q_i_1/O
                         net (fo=1, routed)           0.000     2.098    jay__0/platform_level_interrupt_controller__0/core/sr_flip_flop__ip__1/q_reg_2
    SLICE_X48Y64         FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/sr_flip_flop__ip__1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.832     1.997    jay__0/platform_level_interrupt_controller__0/core/sr_flip_flop__ip__1/clk_100mhz_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/sr_flip_flop__ip__1/q_reg/C
                         clock pessimism             -0.250     1.746    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.092     1.838    jay__0/platform_level_interrupt_controller__0/core/sr_flip_flop__ip__1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mie__meie/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mie__meie/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.558     1.477    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mie__meie/clk_100mhz_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mie__meie/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mie__meie/q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.787    jay__0/central_processing_unit__0/d_flip_flop__state/mie__meie
    SLICE_X63Y71         LUT5 (Prop_lut5_I4_O)        0.045     1.832 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_1__11/O
                         net (fo=1, routed)           0.000     1.832    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mie__meie/q_reg[0]_0
    SLICE_X63Y71         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mie__meie/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.827     1.992    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mie__meie/clk_100mhz_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mie__meie/q_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.091     1.568    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mie__meie/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.556     1.475    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]/Q
                         net (fo=26, routed)          0.168     1.785    jay__0/central_processing_unit__0/d_flip_flop__state/a[24]
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.830    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[24]
    SLICE_X51Y79         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2940, routed)        0.824     1.989    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.091     1.566    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y61  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__29/q_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[60]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y76  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__15/q_reg[62]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y73  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[62]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y73  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y73  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y73  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y73  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__7/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y73  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__7/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y81  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y80  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[2]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y91  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__15/q_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y91  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__15/q_reg[38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y91  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__15/q_reg[40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y62  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__21/q_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y69  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__21/q_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y62  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__21/q_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y69  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__21/q_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y69  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__21/q_reg[1]/C



