// Seed: 1492773091
module module_0 #(
    parameter id_1 = 32'd6,
    parameter id_2 = 32'd38
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  input wire _id_2;
  input wire _id_1;
  wire [id_2 : -1] id_9;
  assign id_4[id_1] = id_8 ? 1 : id_1 ? id_2 : id_9;
endmodule
module module_0 #(
    parameter id_6 = 32'd82,
    parameter id_9 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    module_1,
    id_5,
    _id_6
);
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_6 : 1] id_7;
  wire id_8;
  parameter id_9 = 1;
  logic [7:0] id_10;
  assign id_10[1] = id_3[id_9];
  wire id_11;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_1,
      id_10,
      id_5,
      id_2,
      id_7,
      id_7
  );
endmodule
