Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 12 14:49:58 2023
| Host         : DESKTOP-K0IDMNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.773        0.000                      0                 4903        0.033        0.000                      0                 4903        4.020        0.000                       0                  2462  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.773        0.000                      0                 4903        0.033        0.000                      0                 4903        4.020        0.000                       0                  2462  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 2.142ns (27.438%)  route 5.665ns (72.562%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.922ns = ( 12.922 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.843     3.137    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/aclk
    SLICE_X39Y108        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, routed)           0.663     4.256    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X39Y109        LUT3 (Prop_lut3_I0_O)        0.124     4.380 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=107, routed)         1.132     5.512    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.124     5.636 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_4/O
                         net (fo=2, routed)           0.843     6.478    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/ALIGN_BLK/sml_shift_mux__105[13]
    SLICE_X43Y106        LUT4 (Prop_lut4_I2_O)        0.124     6.602 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.602    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[3]
    SLICE_X43Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.003 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.734     7.738    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47][3]
    SLICE_X44Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.862 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14/O
                         net (fo=1, routed)           1.075     8.937    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14_n_2
    SLICE_X45Y109        LUT4 (Prop_lut4_I2_O)        0.124     9.061 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_3[1]
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I1_O)      0.245     9.306 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     9.306    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X45Y109        MUXF8 (Prop_muxf8_I0_O)      0.104     9.410 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.499     9.908    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.316    10.224 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.719    10.944    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.743    12.922    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.247    13.169    
                         clock uncertainty           -0.154    13.014    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    11.716    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.716    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 3.027ns (34.206%)  route 5.822ns (65.794%))
  Logic Levels:           9  (CARRY4=2 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.933     3.227    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.183     4.843    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.119     4.962 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     5.805    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.332     6.137 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.669    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.940 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.718     7.657    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.399     8.056 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__1/O
                         net (fo=1, routed)           0.451     8.507    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.332     8.839 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.455     9.294    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X40Y119        LUT3 (Prop_lut3_I2_O)        0.124     9.418 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.143    10.562    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.152    10.714 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[27]_i_2/O
                         net (fo=4, routed)           1.030    11.744    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[27]_i_2_n_2
    SLICE_X34Y117        LUT6 (Prop_lut6_I0_O)        0.332    12.076 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[24]_i_1/O
                         net (fo=1, routed)           0.000    12.076    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[24]
    SLICE_X34Y117        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.646    12.825    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X34Y117        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.280    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X34Y117        FDRE (Setup_fdre_C_D)        0.079    13.030    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.987ns (33.850%)  route 5.837ns (66.150%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.933     3.227    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.183     4.843    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.119     4.962 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     5.805    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.332     6.137 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.669    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.940 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.718     7.657    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.399     8.056 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__1/O
                         net (fo=1, routed)           0.451     8.507    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.332     8.839 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.714     9.553    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/p_5_out[0]
    SLICE_X43Y114        LUT3 (Prop_lut3_I0_O)        0.118     9.671 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=1, routed)           0.436    10.107    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/op_a__0[0]
    SLICE_X43Y114        LUT5 (Prop_lut5_I4_O)        0.326    10.433 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__4/O
                         net (fo=57, routed)          1.493    11.927    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[1]
    SLICE_X34Y118        LUT6 (Prop_lut6_I2_O)        0.124    12.051 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[41]_i_1/O
                         net (fo=1, routed)           0.000    12.051    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[39]
    SLICE_X34Y118        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.644    12.823    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X34Y118        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/C
                         clock pessimism              0.280    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X34Y118        FDRE (Setup_fdre_C_D)        0.081    13.030    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 2.987ns (34.063%)  route 5.782ns (65.937%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.933     3.227    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.183     4.843    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.119     4.962 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     5.805    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.332     6.137 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.669    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.940 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.718     7.657    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.399     8.056 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__1/O
                         net (fo=1, routed)           0.451     8.507    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.332     8.839 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.714     9.553    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/p_5_out[0]
    SLICE_X43Y114        LUT3 (Prop_lut3_I0_O)        0.118     9.671 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=1, routed)           0.436    10.107    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/op_a__0[0]
    SLICE_X43Y114        LUT5 (Prop_lut5_I4_O)        0.326    10.433 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__4/O
                         net (fo=57, routed)          1.438    11.872    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[1]
    SLICE_X36Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.996 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_1/O
                         net (fo=1, routed)           0.000    11.996    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[33]
    SLICE_X36Y120        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.642    12.821    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X36Y120        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/C
                         clock pessimism              0.247    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X36Y120        FDRE (Setup_fdre_C_D)        0.079    12.993    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 3.027ns (34.730%)  route 5.689ns (65.270%))
  Logic Levels:           9  (CARRY4=2 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.933     3.227    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.183     4.843    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.119     4.962 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     5.805    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.332     6.137 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.669    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.940 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.718     7.657    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.399     8.056 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__1/O
                         net (fo=1, routed)           0.451     8.507    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.332     8.839 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.455     9.294    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X40Y119        LUT3 (Prop_lut3_I2_O)        0.124     9.418 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.019    10.438    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I1_O)        0.152    10.590 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_2/O
                         net (fo=4, routed)           1.020    11.610    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_2_n_2
    SLICE_X37Y120        LUT6 (Prop_lut6_I0_O)        0.332    11.942 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[31]_i_1/O
                         net (fo=1, routed)           0.000    11.942    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[31]
    SLICE_X37Y120        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.642    12.821    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X37Y120        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.247    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X37Y120        FDRE (Setup_fdre_C_D)        0.031    12.945    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                         -11.942    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 3.019ns (34.521%)  route 5.726ns (65.479%))
  Logic Levels:           9  (CARRY4=2 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.933     3.227    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.183     4.843    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.119     4.962 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     5.805    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.332     6.137 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.669    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.940 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.718     7.657    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.399     8.056 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__1/O
                         net (fo=1, routed)           0.451     8.507    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.332     8.839 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.455     9.294    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X40Y119        LUT3 (Prop_lut3_I2_O)        0.124     9.418 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.024    10.443    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X39Y118        LUT3 (Prop_lut3_I1_O)        0.150    10.593 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[20]_i_2/O
                         net (fo=4, routed)           1.053    11.646    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[20]_i_2_n_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I1_O)        0.326    11.972 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[19]_i_1/O
                         net (fo=1, routed)           0.000    11.972    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[19]
    SLICE_X35Y118        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.644    12.823    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X35Y118        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.280    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X35Y118        FDRE (Setup_fdre_C_D)        0.029    12.978    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 3.021ns (34.675%)  route 5.691ns (65.325%))
  Logic Levels:           9  (CARRY4=2 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.933     3.227    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.183     4.843    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.119     4.962 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     5.805    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.332     6.137 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.669    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.940 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.718     7.657    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.399     8.056 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__1/O
                         net (fo=1, routed)           0.451     8.507    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.332     8.839 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.455     9.294    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X40Y119        LUT3 (Prop_lut3_I2_O)        0.124     9.418 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.020    10.439    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X37Y119        LUT3 (Prop_lut3_I1_O)        0.152    10.591 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2/O
                         net (fo=4, routed)           1.022    11.613    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2_n_2
    SLICE_X37Y120        LUT6 (Prop_lut6_I0_O)        0.326    11.939 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=1, routed)           0.000    11.939    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[30]
    SLICE_X37Y120        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.642    12.821    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X37Y120        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.247    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X37Y120        FDRE (Setup_fdre_C_D)        0.031    12.945    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 3.021ns (34.494%)  route 5.737ns (65.507%))
  Logic Levels:           9  (CARRY4=2 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.933     3.227    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.183     4.843    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.119     4.962 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     5.805    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.332     6.137 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.669    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.940 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.718     7.657    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.399     8.056 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__1/O
                         net (fo=1, routed)           0.451     8.507    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.332     8.839 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.455     9.294    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X40Y119        LUT3 (Prop_lut3_I2_O)        0.124     9.418 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.175    10.593    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X37Y117        LUT3 (Prop_lut3_I1_O)        0.152    10.745 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2/O
                         net (fo=4, routed)           0.914    11.659    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2_n_2
    SLICE_X34Y117        LUT6 (Prop_lut6_I0_O)        0.326    11.985 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[23]_i_1/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[23]
    SLICE_X34Y117        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.646    12.825    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X34Y117        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.280    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X34Y117        FDRE (Setup_fdre_C_D)        0.081    13.032    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.987ns (34.252%)  route 5.734ns (65.748%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.933     3.227    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.183     4.843    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.119     4.962 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     5.805    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.332     6.137 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.669    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.940 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.718     7.657    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.399     8.056 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__1/O
                         net (fo=1, routed)           0.451     8.507    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.332     8.839 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.714     9.553    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/p_5_out[0]
    SLICE_X43Y114        LUT3 (Prop_lut3_I0_O)        0.118     9.671 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=1, routed)           0.436    10.107    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/op_a__0[0]
    SLICE_X43Y114        LUT5 (Prop_lut5_I4_O)        0.326    10.433 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__4/O
                         net (fo=57, routed)          1.390    11.823    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[1]
    SLICE_X36Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[28]_i_1/O
                         net (fo=1, routed)           0.000    11.947    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[28]
    SLICE_X36Y120        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.642    12.821    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X36Y120        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism              0.247    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X36Y120        FDRE (Setup_fdre_C_D)        0.081    12.995    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.714ns  (logic 2.987ns (34.278%)  route 5.727ns (65.722%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.933     3.227    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.183     4.843    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X44Y113        LUT3 (Prop_lut3_I2_O)        0.119     4.962 f  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     5.805    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.332     6.137 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.669    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.940 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.718     7.657    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.399     8.056 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__1/O
                         net (fo=1, routed)           0.451     8.507    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.332     8.839 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.714     9.553    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/p_5_out[0]
    SLICE_X43Y114        LUT3 (Prop_lut3_I0_O)        0.118     9.671 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=1, routed)           0.436    10.107    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/op_a__0[0]
    SLICE_X43Y114        LUT5 (Prop_lut5_I4_O)        0.326    10.433 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__4/O
                         net (fo=57, routed)          1.383    11.817    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[1]
    SLICE_X36Y118        LUT6 (Prop_lut6_I2_O)        0.124    11.941 r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[45]_i_1/O
                         net (fo=1, routed)           0.000    11.941    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[43]
    SLICE_X36Y118        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        1.643    12.822    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X36Y118        FDRE                                         r  design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]/C
                         clock pessimism              0.247    13.069    
                         clock uncertainty           -0.154    12.915    
    SLICE_X36Y118        FDRE (Setup_fdre_C_D)        0.079    12.994    design_1_i/fir_0/inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  1.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.487%)  route 0.128ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.639     0.975    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.128     1.244    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/first_q[0]
    SLICE_X41Y99         FDRE                                         r  design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.825     1.191    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.055     1.211    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.110     1.145    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/y_1_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_AXILiteS_s_axi_U/int_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.489%)  route 0.119ns (44.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.639     0.975    design_1_i/fir_0/inst/ap_clk
    SLICE_X38Y100        FDRE                                         r  design_1_i/fir_0/inst/y_1_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/fir_0/inst/y_1_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.119     1.242    design_1_i/fir_0/inst/fir_AXILiteS_s_axi_U/y_1_data_reg_reg[31][9]
    SLICE_X40Y99         FDRE                                         r  design_1_i/fir_0/inst/fir_AXILiteS_s_axi_U/int_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.825     1.191    design_1_i/fir_0/inst/fir_AXILiteS_s_axi_U/ap_clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/fir_0/inst/fir_AXILiteS_s_axi_U/int_y_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.023     1.179    design_1_i/fir_0/inst/fir_AXILiteS_s_axi_U/int_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/x_0_data_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/x_read_reg_368_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.409%)  route 0.246ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.556     0.892    design_1_i/fir_0/inst/ap_clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/fir_0/inst/x_0_data_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/fir_0/inst/x_0_data_reg_reg[26]/Q
                         net (fo=1, routed)           0.246     1.279    design_1_i/fir_0/inst/x_0_data_reg[26]
    SLICE_X50Y93         FDRE                                         r  design_1_i/fir_0/inst/x_read_reg_368_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.820     1.186    design_1_i/fir_0/inst/ap_clk
    SLICE_X50Y93         FDRE                                         r  design_1_i/fir_0/inst/x_read_reg_368_reg[26]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.063     1.214    design_1_i/fir_0/inst/x_read_reg_368_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.226ns (52.644%)  route 0.203ns (47.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.551     0.887    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/aclk
    SLICE_X52Y90         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=7, routed)           0.203     1.218    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/abs_a_del[3]
    SLICE_X48Y90         LUT6 (Prop_lut6_I1_O)        0.098     1.316 r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[22]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/shifted_temp[21]
    SLICE_X48Y90         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.823     1.189    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X48Y90         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/x_read_reg_368_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/data1_reg_165_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.003%)  route 0.200ns (46.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.555     0.891    design_1_i/fir_0/inst/ap_clk
    SLICE_X47Y90         FDRE                                         r  design_1_i/fir_0/inst/x_read_reg_368_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/fir_0/inst/x_read_reg_368_reg[9]/Q
                         net (fo=2, routed)           0.200     1.219    design_1_i/fir_0/inst/shift_reg_U/fir_shift_reg_ram_U/x_read_reg_368_reg[31][9]
    SLICE_X51Y86         LUT4 (Prop_lut4_I3_O)        0.098     1.317 r  design_1_i/fir_0/inst/shift_reg_U/fir_shift_reg_ram_U/data1_reg_165[9]_i_1/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/fir_0/inst/shift_reg_U_n_25
    SLICE_X51Y86         FDRE                                         r  design_1_i/fir_0/inst/data1_reg_165_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.815     1.181    design_1_i/fir_0/inst/ap_clk
    SLICE_X51Y86         FDRE                                         r  design_1_i/fir_0/inst/data1_reg_165_reg[9]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.092     1.238    design_1_i/fir_0/inst/data1_reg_165_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.226ns (51.520%)  route 0.213ns (48.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.551     0.887    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=7, routed)           0.213     1.227    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[27]_2
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.098     1.325 r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.325    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/shifted_temp[26]
    SLICE_X48Y92         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.823     1.189    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.252ns (55.293%)  route 0.204ns (44.707%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.551     0.887    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X53Y92         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=43, routed)          0.204     1.231    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/out
    SLICE_X48Y91         LUT3 (Prop_lut3_I1_O)        0.045     1.276 r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.276    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/lopt_11
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.342 r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[25].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.342    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/round_mant[27]
    SLICE_X48Y91         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.823     1.189    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[27]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.105     1.259    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.912%)  route 0.119ns (48.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.119     1.139    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.256ns (55.663%)  route 0.204ns (44.337%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.551     0.887    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X53Y92         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=43, routed)          0.204     1.232    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/out
    SLICE_X48Y91         LUT3 (Prop_lut3_I1_O)        0.045     1.277 r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/CHAIN_GEN[25].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.277    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/A[4]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.347 r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[25].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.347    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/round_mant[25]
    SLICE_X48Y91         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2469, routed)        0.823     1.189    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.105     1.259    design_1_i/fir_0/inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X2Y33     design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y37     design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    design_1_i/fir_0/inst/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    design_1_i/fir_0/inst/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    design_1_i/fir_0/inst/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    design_1_i/fir_0/inst/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34    design_1_i/fir_0/inst/shift_reg_U/fir_shift_reg_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34    design_1_i/fir_0/inst/shift_reg_U/fir_shift_reg_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y29     design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y99    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y99    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y99    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y84    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y99    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y99    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y99    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y99    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y99    design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y101   design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y101   design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y101   design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y101   design_1_i/fir_0/inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



