
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000191                       # Number of seconds simulated
sim_ticks                                   190915500                       # Number of ticks simulated
final_tick                                  190915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 252013                       # Simulator instruction rate (inst/s)
host_op_rate                                   254002                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11147153                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686116                       # Number of bytes of host memory used
host_seconds                                    17.13                       # Real time elapsed on the host
sim_insts                                     4316171                       # Number of instructions simulated
sim_ops                                       4350247                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         116032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             155072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2423                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         183704309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         607766263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           3687495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1340907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           3017042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           1676134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           2346588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1340907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst            670454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           1676134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            335227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           1340907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            335227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           1340907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            335227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           1340907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             812254636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    183704309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      3687495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      3017042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      2346588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst       670454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       335227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       335227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       335227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194431568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        183704309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        607766263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          3687495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1340907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          3017042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          1676134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          2346588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1340907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst           670454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          1676134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           335227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          1340907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           335227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          1340907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           335227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          1340907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            812254636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2423                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2423                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 155072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  155072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           32                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     190875500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2423                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    482.213836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   272.403948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.766308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           95     29.87%     29.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     16.35%     46.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      8.49%     54.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      2.83%     57.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      2.52%     60.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      3.77%     63.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.94%     64.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      2.83%     67.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          103     32.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          318                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     17589250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                63020500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12115000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7259.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26009.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       812.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    812.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2095                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      78776.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1663200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   907500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10140000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             12205440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             61984080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             57897750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              144797970                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            773.839632                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     95912500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       6240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      85028500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   695520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8307000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             12205440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             59630265                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             59962500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              141180225                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            754.505421                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    100919000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      81685500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  55813                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            53106                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1713                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               53063                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  49351                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.004542                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   1017                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  51                       # Number of system calls
system.cpu0.numCycles                          381832                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             97865                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        678584                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      55813                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             50368                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       237443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3575                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    83562                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  903                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            337100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.111287                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.289296                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  230553     68.39%     68.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    3351      0.99%     69.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    6004      1.78%     71.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1221      0.36%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    6484      1.92%     73.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1178      0.35%     73.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5308      1.57%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   34989     10.38%     85.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   48012     14.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              337100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.146172                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.777179                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   87747                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               150002                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    89235                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 8675                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1441                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1235                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  356                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                700350                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1355                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1441                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   92147                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   4837                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10441                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    93357                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               134877                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                695806                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    9                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  3478                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  6280                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                122500                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             870423                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              3452886                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1137672                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               824612                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   45811                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               139                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           140                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    50515                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              143929                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              48543                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1594                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             549                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    687654                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                278                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   669717                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1131                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          30623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       103376                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            81                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       337100                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.986701                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.865755                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             143601     42.60%     42.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              19226      5.70%     48.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              11298      3.35%     51.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              24005      7.12%     58.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             138970     41.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         337100                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2715    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               374345     55.90%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              106754     15.94%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              141423     21.12%     92.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              47192      7.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                669717                       # Type of FU issued
system.cpu0.iq.rate                          1.753957                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       2715                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004054                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           1680324                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           718599                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       665612                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                672404                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             126                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         7032                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1954                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          157                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1441                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   3814                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  595                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             687939                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              237                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               143929                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               48543                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               132                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    33                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  552                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           779                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          644                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1423                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               667848                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               140340                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1869                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      187399                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   49954                       # Number of branches executed
system.cpu0.iew.exec_stores                     47059                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.749062                       # Inst execution rate
system.cpu0.iew.wb_sent                        666132                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       665640                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   538256                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   967232                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.743280                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.556491                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          30637                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1367                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       332639                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.976043                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.790745                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       167477     50.35%     50.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        56925     17.11%     67.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        15083      4.53%     72.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         6317      1.90%     73.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        13204      3.97%     77.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        21501      6.46%     84.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        10922      3.28%     87.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         4266      1.28%     88.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        36944     11.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       332639                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              628081                       # Number of instructions committed
system.cpu0.commit.committedOps                657309                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        183486                       # Number of memory references committed
system.cpu0.commit.loads                       136897                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     48775                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   609147                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 341                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          367270     55.87%     55.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         106550     16.21%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.09% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         136897     20.83%     92.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         46589      7.09%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           657309                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                36944                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      983276                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1380369                       # The number of ROB writes
system.cpu0.timesIdled                            445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          44732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     628081                       # Number of Instructions Simulated
system.cpu0.committedOps                       657309                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.607934                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.607934                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.644915                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.644915                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1073877                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 557086                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  2419383                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  277159                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 191079                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             3028                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          798.586833                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             138688                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4051                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            34.235497                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         70726250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   798.586833                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.779870                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.779870                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          961                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           376731                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          376731                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       132876                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         132876                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         5640                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          5640                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           49                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       138516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          138516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       138521                       # number of overall hits
system.cpu0.dcache.overall_hits::total         138521                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         6909                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6909                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        40796                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        40796                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        47705                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         47705                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        47705                       # number of overall misses
system.cpu0.dcache.overall_misses::total        47705                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     80284462                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     80284462                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2063850810                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2063850810                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       193000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       193000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        21500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        21500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2144135272                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2144135272                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2144135272                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2144135272                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       139785                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       139785                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        46436                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        46436                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       186221                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       186221                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       186226                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       186226                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.049426                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.049426                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.878543                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.878543                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.256174                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.256174                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.256167                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.256167                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 11620.272398                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11620.272398                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50589.538435                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50589.538435                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        38600                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        38600                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  7166.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7166.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 44945.713699                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44945.713699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 44945.713699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44945.713699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          907                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.791667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2677                       # number of writebacks
system.cpu0.dcache.writebacks::total             2677                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         5857                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5857                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        37755                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        37755                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        43612                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        43612                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        43612                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        43612                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1052                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1052                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3041                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3041                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4093                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4093                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4093                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4093                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     21988273                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     21988273                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    142891965                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    142891965                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    164880238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    164880238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    164880238                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    164880238                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.065488                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065488                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.021979                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.021979                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.021979                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.021979                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 20901.400190                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20901.400190                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 46988.479119                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46988.479119                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        36900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 40283.468849                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40283.468849                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 40283.468849                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40283.468849                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              258                       # number of replacements
system.cpu0.icache.tags.tagsinuse          322.879776                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              82687                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              651                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           127.015361                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   322.879776                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.630625                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.630625                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           167775                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          167775                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        82687                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          82687                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        82687                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           82687                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        82687                       # number of overall hits
system.cpu0.icache.overall_hits::total          82687                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          875                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          875                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           875                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          875                       # number of overall misses
system.cpu0.icache.overall_misses::total          875                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     56888235                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     56888235                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     56888235                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     56888235                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     56888235                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     56888235                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        83562                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        83562                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        83562                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        83562                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        83562                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        83562                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010471                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010471                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010471                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010471                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010471                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010471                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65015.125714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65015.125714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65015.125714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65015.125714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65015.125714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65015.125714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          116                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          222                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          222                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          222                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          222                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          653                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          653                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          653                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     44259015                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     44259015                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     44259015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     44259015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     44259015                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     44259015                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007815                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007815                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007815                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007815                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007815                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007815                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 67777.970904                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67777.970904                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 67777.970904                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67777.970904                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 67777.970904                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67777.970904                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  42413                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            42226                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              638                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               39091                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  38265                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.886982                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                     75                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          153512                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             70798                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        548806                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      42413                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             38340                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        78881                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1299                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                    69280                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  236                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            150336                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.658552                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.764751                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   76276     50.74%     50.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     604      0.40%     51.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     119      0.08%     51.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     125      0.08%     51.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     647      0.43%     51.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     125      0.08%     51.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     113      0.08%     51.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   33712     22.42%     74.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   38615     25.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              150336                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.276285                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.575004                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   70461                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 5942                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    68349                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 4960                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   623                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                  87                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   26                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                547820                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                   94                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   623                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   71162                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1479                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           531                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    72557                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 3983                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                545082                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  3164                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   653                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             738284                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2686985                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          896138                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               717748                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   20525                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                10                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            11                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     8527                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              140436                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               2039                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1155                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              24                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    540417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 27                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   536690                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              884                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          11589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        44677                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       150336                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.569937                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.944844                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               5509      3.66%      3.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               4234      2.82%      6.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               2924      1.94%      8.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              24068     16.01%     24.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             113601     75.56%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         150336                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1285    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               294101     54.80%     54.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               98308     18.32%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              142514     26.55%     99.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1767      0.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                536690                       # Type of FU issued
system.cpu1.iq.rate                          3.496078                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       1285                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002394                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1225885                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           552044                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       531299                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                537975                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         3393                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          338                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         3127                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   623                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   1031                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   30                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             540447                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               140436                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                2039                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                 9                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    30                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           531                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 619                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               535698                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               141730                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              992                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      143479                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   40949                       # Number of branches executed
system.cpu1.iew.exec_stores                      1749                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.489616                       # Inst execution rate
system.cpu1.iew.wb_sent                        531654                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       531299                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   458623                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   724072                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.460961                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.633394                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          11527                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             20                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              612                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       148760                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.555089                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.040990                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        13460      9.05%      9.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        59958     40.31%     49.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         5134      3.45%     52.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2332      1.57%     54.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1439      0.97%     55.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        26630     17.90%     73.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1912      1.29%     74.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1905      1.28%     75.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        35990     24.19%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       148760                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              528163                       # Number of instructions committed
system.cpu1.commit.committedOps                528855                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        138744                       # Number of memory references committed
system.cpu1.commit.loads                       137043                       # Number of loads committed
system.cpu1.commit.membars                         13                       # Number of memory barriers committed
system.cpu1.commit.branches                     40854                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   488034                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  23                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          291804     55.18%     55.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          98307     18.59%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         137043     25.91%     99.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1701      0.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           528855                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                35990                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      653113                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1082412                       # The number of ROB writes
system.cpu1.timesIdled                             34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      228319                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     528163                       # Number of Instructions Simulated
system.cpu1.committedOps                       528855                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.290653                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.290653                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.440532                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.440532                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  879528                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 477134                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  2020155                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  243852                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 145806                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             1421                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          212.863379                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             135236                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2020                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            66.948515                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   212.863379                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.207874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.207874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          580                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           282605                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          282605                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       134569                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         134569                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          665                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           665                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data       135234                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          135234                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       135236                       # number of overall hits
system.cpu1.dcache.overall_hits::total         135236                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         3999                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3999                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1029                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1029                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         5028                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5028                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         5031                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5031                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     28559156                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     28559156                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     15518748                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15518748                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        16000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        16000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     44077904                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     44077904                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     44077904                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     44077904                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       138568                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       138568                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1694                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1694                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       140262                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       140262                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       140267                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       140267                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.028859                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028859                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.607438                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.607438                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.035847                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.035847                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035867                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035867                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  7141.574394                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7141.574394                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 15081.387755                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15081.387755                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  8766.488465                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  8766.488465                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  8761.260982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  8761.260982                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1494                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          296                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              374                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.994652                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          296                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          556                       # number of writebacks
system.cpu1.dcache.writebacks::total              556                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         2459                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2459                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          517                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          517                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         2976                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2976                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         2976                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2976                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1540                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1540                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          512                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          512                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2054                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2054                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      8608548                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      8608548                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      6441501                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6441501                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     15050049                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     15050049                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     15064049                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     15064049                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011114                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011114                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.302243                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.302243                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014630                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014630                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014644                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014644                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  5589.966234                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  5589.966234                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12581.056641                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12581.056641                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7334.331871                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7334.331871                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7334.006329                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7334.006329                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           17.073606                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              69208                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               49                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1412.408163                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    17.073606                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.033347                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.033347                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           138609                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          138609                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        69208                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          69208                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        69208                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           69208                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        69208                       # number of overall hits
system.cpu1.icache.overall_hits::total          69208                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           72                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           72                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           72                       # number of overall misses
system.cpu1.icache.overall_misses::total           72                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4945679                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4945679                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4945679                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4945679                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4945679                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4945679                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        69280                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        69280                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        69280                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        69280                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        69280                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        69280                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 68689.986111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68689.986111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 68689.986111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68689.986111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 68689.986111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68689.986111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           23                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3209045                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3209045                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3209045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3209045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3209045                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3209045                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000707                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000707                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000707                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000707                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000707                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000707                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 65490.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65490.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 65490.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65490.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 65490.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65490.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  42815                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            42617                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              632                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               39404                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  38471                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.632220                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                     78                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          152962                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             70721                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        550333                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      42815                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             38549                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        78906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1287                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                    69287                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  238                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            150278                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.670131                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.767344                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   76107     50.64%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     603      0.40%     51.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      75      0.05%     51.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                      90      0.06%     51.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     616      0.41%     51.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     101      0.07%     51.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      95      0.06%     51.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   33750     22.46%     74.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   38841     25.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              150278                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.279906                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.597841                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   71323                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 4838                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    68891                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 4608                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   617                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                  88                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   26                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                549234                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                   94                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   617                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   71869                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1152                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           607                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    72910                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 3122                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                546488                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  2695                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   317                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands             741085                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              2693821                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          898037                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               720810                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   20271                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                13                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            15                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     6274                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              140618                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               2017                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             1146                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              15                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    541911                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 33                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   537736                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              932                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          11457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        43824                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       150278                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.578275                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.919075                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               5139      3.42%      3.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               3807      2.53%      5.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               2890      1.92%      7.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              25619     17.05%     24.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             112823     75.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         150278                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   859    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               295538     54.96%     54.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               98309     18.28%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              142119     26.43%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1770      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                537736                       # Type of FU issued
system.cpu2.iq.rate                          3.515488                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                        859                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001597                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           1227541                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           553413                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       532943                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                538595                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              14                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         3370                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          315                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         2555                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   617                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    945                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                   20                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             541947                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               140618                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                2017                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                12                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   13                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           532                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 612                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               536773                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               141382                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              963                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                      143135                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   41357                       # Number of branches executed
system.cpu2.iew.exec_stores                      1753                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.509192                       # Inst execution rate
system.cpu2.iew.wb_sent                        533285                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       532943                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   458405                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   722643                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      3.484153                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.634345                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          11398                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              606                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       148721                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.566995                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.027093                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        12005      8.07%      8.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        61156     41.12%     49.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         5113      3.44%     52.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         2399      1.61%     54.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1383      0.93%     55.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27370     18.40%     73.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1531      1.03%     74.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1772      1.19%     75.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        35992     24.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       148721                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              529795                       # Number of instructions committed
system.cpu2.commit.committedOps                530487                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        138950                       # Number of memory references committed
system.cpu2.commit.loads                       137248                       # Number of loads committed
system.cpu2.commit.membars                         13                       # Number of memory barriers committed
system.cpu2.commit.branches                     41262                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   489258                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  23                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          293230     55.28%     55.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          98307     18.53%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         137248     25.87%     99.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1702      0.32%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           530487                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                35992                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      654575                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1085398                       # The number of ROB writes
system.cpu2.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      228869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     529795                       # Number of Instructions Simulated
system.cpu2.committedOps                       530487                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.288719                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.288719                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              3.463573                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        3.463573                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  881125                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 477735                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  2023998                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  246318                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 146011                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             1400                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          213.654711                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             135854                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2002                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            67.859141                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   213.654711                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.208647                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.208647                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          602                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          583                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           283044                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          283044                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       135194                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         135194                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          658                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           658                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data       135852                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          135852                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       135854                       # number of overall hits
system.cpu2.dcache.overall_hits::total         135854                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         3596                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3596                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1036                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1036                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            4                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         4632                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4632                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         4635                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4635                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     22525858                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     22525858                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     15469746                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     15469746                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        20500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        20500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     37995604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     37995604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     37995604                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     37995604                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       138790                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       138790                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1694                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1694                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       140484                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       140484                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       140489                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       140489                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.025910                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025910                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.611570                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.611570                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.032972                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032972                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.032992                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032992                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  6264.142937                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  6264.142937                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 14932.187259                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14932.187259                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         4100                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4100                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         3000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  8202.850604                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8202.850604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  8197.541316                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8197.541316                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1250                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              314                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     3.980892                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          516                       # number of writebacks
system.cpu2.dcache.writebacks::total              516                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         2071                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2071                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          522                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          522                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         2593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         2593                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2593                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         1525                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1525                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          514                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          514                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         2039                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         2039                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         2041                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         2041                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      7642822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      7642822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      6457502                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6457502                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     14100324                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     14100324                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     14105324                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     14105324                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010988                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010988                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.303424                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.303424                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.014514                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014514                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.014528                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014528                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  5011.686557                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5011.686557                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 12563.233463                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12563.233463                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         2600                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2600                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         1875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  6915.313389                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6915.313389                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  6910.986771                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6910.986771                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           17.069101                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              69216                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               49                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1412.571429                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    17.069101                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.033338                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.033338                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           138623                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          138623                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        69216                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          69216                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        69216                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           69216                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        69216                       # number of overall hits
system.cpu2.icache.overall_hits::total          69216                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           71                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           71                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           71                       # number of overall misses
system.cpu2.icache.overall_misses::total           71                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4888439                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4888439                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4888439                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4888439                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4888439                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4888439                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        69287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        69287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        69287                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        69287                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        69287                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        69287                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001025                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001025                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001025                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001025                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001025                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001025                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 68851.253521                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 68851.253521                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 68851.253521                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 68851.253521                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 68851.253521                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 68851.253521                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           49                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2675040                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2675040                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2675040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2675040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2675040                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2675040                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000707                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000707                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000707                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000707                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000707                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000707                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 54592.653061                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54592.653061                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 54592.653061                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54592.653061                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 54592.653061                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54592.653061                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  42968                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            42765                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              635                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               39427                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  38536                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.740127                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                     78                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          152330                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             70530                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        550343                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      42968                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             38614                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        79025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   1295                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                    69193                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  199                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            150210                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.672026                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.768045                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   76068     50.64%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     580      0.39%     51.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      77      0.05%     51.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                      89      0.06%     51.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     602      0.40%     51.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                      96      0.06%     51.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      83      0.06%     51.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   33732     22.46%     74.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   38883     25.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              150210                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.282072                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       3.612834                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   71158                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 4803                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    69088                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 4541                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   619                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                  83                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                549725                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   619                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   71738                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1079                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles           735                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    73010                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 3028                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                546635                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  2492                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   450                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands             741578                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              2694527                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          898015                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               722043                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   19531                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                13                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            14                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     6161                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              140474                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               2008                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             1155                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              26                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    541949                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 34                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   537176                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              630                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          10833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        41386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       150210                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.576167                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.928464                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               5230      3.48%      3.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               3988      2.65%      6.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               3059      2.04%      8.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              24662     16.42%     24.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             113271     75.41%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         150210                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                  1175    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               296030     55.11%     55.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               98308     18.30%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.41% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              141060     26.26%     99.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1778      0.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                537176                       # Type of FU issued
system.cpu3.iq.rate                          3.526397                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       1175                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.002187                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           1226367                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           552829                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       533508                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                538351                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              17                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         3142                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          303                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1406                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   619                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    872                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    3                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             541986                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               140474                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                2008                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                13                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           533                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 613                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               536139                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               140215                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1037                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      141981                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   41524                       # Number of branches executed
system.cpu3.iew.exec_stores                      1766                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.519589                       # Inst execution rate
system.cpu3.iew.wb_sent                        533808                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       533508                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   459583                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   725506                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      3.502317                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.633465                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          10768                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              607                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       148733                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.571164                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.038874                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        12770      8.59%      8.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        60409     40.62%     49.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         5085      3.42%     52.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         2245      1.51%     54.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         1503      1.01%     55.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        26773     18.00%     73.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1852      1.25%     74.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1921      1.29%     75.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        36175     24.32%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       148733                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              530458                       # Number of instructions committed
system.cpu3.commit.committedOps                531150                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        139037                       # Number of memory references committed
system.cpu3.commit.loads                       137332                       # Number of loads committed
system.cpu3.commit.membars                         13                       # Number of memory barriers committed
system.cpu3.commit.branches                     41427                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   489756                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  23                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          293806     55.32%     55.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          98307     18.51%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         137332     25.86%     99.68% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1705      0.32%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           531150                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                36175                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      654437                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1085384                       # The number of ROB writes
system.cpu3.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           2120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      229501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     530458                       # Number of Instructions Simulated
system.cpu3.committedOps                       531150                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.287167                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.287167                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              3.482295                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        3.482295                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  880492                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 477881                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  2022072                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  247170                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 146046                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    37                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             1387                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          214.386403                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             135472                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1989                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.110608                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   214.386403                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.209362                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.209362                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          602                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          585                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           282993                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          282993                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       134816                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         134816                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          654                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           654                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data            1                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       135470                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          135470                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       135472                       # number of overall hits
system.cpu3.dcache.overall_hits::total         135472                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         3950                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3950                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1040                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1040                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            8                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         4990                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4990                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         4993                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4993                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     25598815                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     25598815                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     16038250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16038250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        42000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        42000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     41637065                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     41637065                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     41637065                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     41637065                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       138766                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       138766                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1694                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1694                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       140460                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       140460                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       140465                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       140465                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.028465                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.028465                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.613932                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.613932                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.035526                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.035526                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.035546                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035546                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  6480.712658                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  6480.712658                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 15421.394231                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15421.394231                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         5250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         5250                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  8344.101202                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8344.101202                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  8339.087723                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8339.087723                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          704                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          198                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              162                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.345679                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          198                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          552                       # number of writebacks
system.cpu3.dcache.writebacks::total              552                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         2436                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2436                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          524                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          524                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         2960                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2960                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         2960                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2960                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         1514                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1514                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          516                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          516                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            8                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         2030                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2030                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         2032                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2032                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      6898843                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      6898843                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      6571250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6571250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     13470093                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     13470093                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     13475093                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     13475093                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010910                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010910                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.304604                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.304604                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.014453                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014453                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.014466                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014466                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  4556.699472                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4556.699472                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 12734.980620                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12734.980620                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         3750                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3750                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  6635.513793                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6635.513793                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  6631.443406                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6631.443406                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           17.475435                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              69119                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1329.211538                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    17.475435                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.034132                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.034132                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           138438                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          138438                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        69119                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          69119                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        69119                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           69119                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        69119                       # number of overall hits
system.cpu3.icache.overall_hits::total          69119                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           74                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           74                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           74                       # number of overall misses
system.cpu3.icache.overall_misses::total           74                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4783679                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4783679                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4783679                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4783679                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4783679                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4783679                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        69193                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        69193                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        69193                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        69193                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        69193                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        69193                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001069                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001069                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001069                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001069                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001069                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001069                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 64644.310811                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64644.310811                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 64644.310811                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64644.310811                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 64644.310811                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64644.310811                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           52                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           52                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2538048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2538048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2538048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2538048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2538048                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2538048                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000752                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000752                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000752                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000752                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000752                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000752                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 48808.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48808.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 48808.615385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48808.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 48808.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48808.615385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                  42143                       # Number of BP lookups
system.cpu4.branchPred.condPredicted            41911                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              641                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups               38903                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                  38138                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            98.033571                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                     73                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                          151797                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles             70556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                        547949                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                      42143                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches             38211                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        78881                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   1305                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                    69384                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                  242                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples            150097                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             3.659287                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.763596                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                   76092     50.70%     50.70% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     625      0.42%     51.11% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     121      0.08%     51.19% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     131      0.09%     51.28% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     650      0.43%     51.71% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     155      0.10%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     122      0.08%     51.90% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                   33727     22.47%     74.37% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                   38474     25.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total              150097                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.277627                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       3.609749                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                   70231                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 6037                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                    68787                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 4417                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   624                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                  99                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                546950                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   624                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                   71014                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                   1496                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles           672                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    72380                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 3910                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                544153                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                  2908                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                   726                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands             736180                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups              2682465                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups          894925                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps               715011                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                   21165                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                14                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            13                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     8643                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads              140351                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               2034                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads             1163                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              25                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                    539423                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 34                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                   535176                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              859                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined          12061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        46816                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples       150097                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        3.565534                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.945769                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               5480      3.65%      3.65% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               4309      2.87%      6.52% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2               2882      1.92%      8.44% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3              24601     16.39%     24.83% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4             112825     75.17%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total         150097                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                  1214    100.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu               292842     54.72%     54.72% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               98308     18.37%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.09% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead              142239     26.58%     99.67% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite               1787      0.33%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                535176                       # Type of FU issued
system.cpu4.iq.rate                          3.525603                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                       1214                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.002268                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads           1222522                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes           551530                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses       529880                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                536390                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              19                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         3489                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          331                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         3030                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   624                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                   1020                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts             539460                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts               140351                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                2034                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                12                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect           533                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 619                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts               534182                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts               141450                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              994                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                      143211                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                   40590                       # Number of branches executed
system.cpu4.iew.exec_stores                      1761                       # Number of stores executed
system.cpu4.iew.exec_rate                    3.519055                       # Inst execution rate
system.cpu4.iew.wb_sent                        530268                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                       529880                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                   457154                       # num instructions producing a value
system.cpu4.iew.wb_consumers                   720700                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      3.490715                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.634319                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts          11996                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              613                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples       148458                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     3.552493                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     3.042872                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0        13393      9.02%      9.02% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        60128     40.50%     49.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2         4976      3.35%     52.87% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         2257      1.52%     54.40% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4         1375      0.93%     55.32% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        26862     18.09%     73.42% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6         1688      1.14%     74.55% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7         1625      1.09%     75.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        36154     24.35%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total       148458                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts              526704                       # Number of instructions committed
system.cpu4.commit.committedOps                527396                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                        138565                       # Number of memory references committed
system.cpu4.commit.loads                       136862                       # Number of loads committed
system.cpu4.commit.membars                         13                       # Number of memory barriers committed
system.cpu4.commit.branches                     40489                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                   486940                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  23                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu          290524     55.09%     55.09% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          98307     18.64%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.73% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead         136862     25.95%     99.68% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite          1703      0.32%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total           527396                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                36154                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                      651657                       # The number of ROB reads
system.cpu4.rob.rob_writes                    1080495                       # The number of ROB writes
system.cpu4.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      230034                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                     526704                       # Number of Instructions Simulated
system.cpu4.committedOps                       527396                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.288202                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.288202                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              3.469792                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        3.469792                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                  877454                       # number of integer regfile reads
system.cpu4.int_regfile_writes                 476642                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                  2015151                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                  241656                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                 145668                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements             1386                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          213.405630                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             135010                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             1987                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            67.946653                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   213.405630                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.208404                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.208404                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          601                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          582                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.586914                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           282197                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          282197                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       134350                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         134350                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          658                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           658                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data       135008                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          135008                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       135010                       # number of overall hits
system.cpu4.dcache.overall_hits::total         135010                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         4026                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         4026                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         1036                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1036                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            3                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            5                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         5062                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          5062                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         5065                       # number of overall misses
system.cpu4.dcache.overall_misses::total         5065                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     30442640                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     30442640                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data     17272000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     17272000                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        22000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        22000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data     47714640                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     47714640                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data     47714640                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     47714640                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data       138376                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       138376                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data         1694                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         1694                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       140070                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       140070                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       140075                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       140075                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.029095                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.029095                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.611570                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.611570                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.036139                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.036139                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.036159                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.036159                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data  7561.510184                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  7561.510184                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 16671.814672                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 16671.814672                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data         4400                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total         4400                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data         4000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data  9426.045041                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  9426.045041                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data  9420.461994                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  9420.461994                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         1509                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          352                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              379                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     3.981530                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          352                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          561                       # number of writebacks
system.cpu4.dcache.writebacks::total              561                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         2519                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2519                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data          522                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          522                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         3041                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         3041                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         3041                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         3041                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         1507                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         1507                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data          514                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          514                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            5                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         2021                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         2021                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         2023                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         2023                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      8405308                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      8405308                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data      6972500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      6972500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        14500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        14500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data     15377808                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     15377808                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data     15382808                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     15382808                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.010891                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010891                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.303424                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.303424                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.014429                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.014429                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.014442                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.014442                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  5577.510285                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  5577.510285                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 13565.175097                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 13565.175097                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         2900                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2900                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         2500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data  7609.009401                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  7609.009401                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data  7603.958478                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  7603.958478                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           17.472370                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              69310                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1260.181818                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    17.472370                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.034126                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.034126                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           138823                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          138823                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst        69310                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          69310                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst        69310                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           69310                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst        69310                       # number of overall hits
system.cpu4.icache.overall_hits::total          69310                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           74                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           74                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           74                       # number of overall misses
system.cpu4.icache.overall_misses::total           74                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      2344169                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2344169                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      2344169                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2344169                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      2344169                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2344169                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst        69384                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        69384                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst        69384                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        69384                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst        69384                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        69384                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.001067                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.001067                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.001067                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.001067                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.001067                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.001067                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 31677.959459                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 31677.959459                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 31677.959459                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 31677.959459                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 31677.959459                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 31677.959459                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           19                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           19                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           55                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           55                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           55                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1834300                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1834300                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1834300                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1834300                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1834300                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1834300                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000793                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000793                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000793                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000793                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000793                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000793                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 33350.909091                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 33350.909091                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 33350.909091                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 33350.909091                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 33350.909091                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 33350.909091                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                  42075                       # Number of BP lookups
system.cpu5.branchPred.condPredicted            41858                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              636                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups               38671                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                  38105                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            98.536371                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                     67                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                          151263                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles             70524                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                        548000                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                      42075                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches             38172                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        78434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   1293                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                    69371                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                  270                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples            149612                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             3.671470                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.765473                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                   75679     50.58%     50.58% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     588      0.39%     50.98% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     121      0.08%     51.06% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     103      0.07%     51.13% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     616      0.41%     51.54% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     145      0.10%     51.63% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                      93      0.06%     51.70% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                   33726     22.54%     74.24% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                   38541     25.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total              149612                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.278158                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       3.622829                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                   69933                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 5908                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                    68704                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 4448                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   618                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                  94                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                546586                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   618                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                   70671                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                   1238                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles           789                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    72361                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 3934                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                544021                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                  2623                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                   981                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands             736083                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups              2681825                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups          894912                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps               714736                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                   21336                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                15                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            15                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     8764                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads              140455                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               2010                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads             1123                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              25                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                    539400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 32                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                   533879                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued             1017                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined          12178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        46864                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples       149612                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        3.568424                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.950354                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               5376      3.59%      3.59% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               4623      3.09%      6.68% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2               3086      2.06%      8.75% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3              23024     15.39%     24.14% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4             113503     75.86%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total         149612                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                  1440    100.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu               292768     54.84%     54.84% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               98308     18.41%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.25% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead              141026     26.42%     99.67% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite               1777      0.33%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                533879                       # Type of FU issued
system.cpu5.iq.rate                          3.529475                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                       1440                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.002697                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads           1219827                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes           551617                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses       529787                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                535319                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         3611                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          306                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked         1825                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   618                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                   1040                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    7                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts             539435                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts               140455                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                2010                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                13                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     5                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect           532                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 615                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts               532916                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts               140322                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              963                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                      142080                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                   40547                       # Number of branches executed
system.cpu5.iew.exec_stores                      1758                       # Number of stores executed
system.cpu5.iew.exec_rate                    3.523109                       # Inst execution rate
system.cpu5.iew.wb_sent                        530116                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                       529787                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                   458639                       # num instructions producing a value
system.cpu5.iew.wb_consumers                   724492                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      3.502423                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.633049                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts          12116                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              608                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples       147962                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     3.563442                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     3.061218                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0        14457      9.77%      9.77% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        58714     39.68%     49.45% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2         4883      3.30%     52.75% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         2208      1.49%     54.25% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4         1403      0.95%     55.19% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5        25792     17.43%     72.62% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6         2317      1.57%     74.19% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7         1828      1.24%     75.43% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        36360     24.57%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total       147962                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts              526562                       # Number of instructions committed
system.cpu5.commit.committedOps                527254                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                        138548                       # Number of memory references committed
system.cpu5.commit.loads                       136844                       # Number of loads committed
system.cpu5.commit.membars                         13                       # Number of memory barriers committed
system.cpu5.commit.branches                     40453                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                   486834                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  23                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu          290399     55.08%     55.08% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          98307     18.65%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.72% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead         136844     25.95%     99.68% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite          1704      0.32%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total           527254                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                36360                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                      650933                       # The number of ROB reads
system.cpu5.rob.rob_writes                    1080462                       # The number of ROB writes
system.cpu5.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      230568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                     526562                       # Number of Instructions Simulated
system.cpu5.committedOps                       527254                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.287265                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.287265                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              3.481102                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        3.481102                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                  875987                       # number of integer regfile reads
system.cpu5.int_regfile_writes                 476568                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                  2011326                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                  241521                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                 145661                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    32                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements             1378                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          213.824530                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             134424                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1979                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            67.925215                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   213.824530                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.208813                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.208813                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          601                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          582                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.586914                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           282370                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          282370                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       133763                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         133763                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          658                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           658                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data       134421                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          134421                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       134423                       # number of overall hits
system.cpu5.dcache.overall_hits::total         134423                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         4696                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         4696                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         1036                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1036                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            3                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            7                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            4                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         5732                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          5732                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         5735                       # number of overall misses
system.cpu5.dcache.overall_misses::total         5735                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     32872363                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     32872363                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     15360248                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     15360248                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        28500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        28500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data     48232611                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     48232611                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data     48232611                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     48232611                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data       138459                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       138459                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data         1694                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         1694                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data       140153                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       140153                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data       140158                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       140158                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.033916                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.033916                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.611570                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.611570                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.040898                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.040898                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.040918                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.040918                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data  7000.077300                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  7000.077300                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 14826.494208                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 14826.494208                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  4071.428571                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  4071.428571                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         3000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data  8414.621598                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total  8414.621598                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data  8410.219878                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  8410.219878                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          883                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              200                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     4.415000                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          621                       # number of writebacks
system.cpu5.dcache.writebacks::total              621                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         3189                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         3189                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data          522                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          522                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         3711                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         3711                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         3711                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         3711                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         1507                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1507                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data          514                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          514                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            7                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         2021                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         2021                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         2023                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         2023                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      7841069                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      7841069                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data      6354251                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      6354251                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data     14195320                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     14195320                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data     14200320                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     14200320                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.010884                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010884                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.303424                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.303424                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.014420                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.014420                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.014434                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.014434                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  5203.098208                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  5203.098208                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 12362.356031                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 12362.356031                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  2571.428571                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2571.428571                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         1875                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data  7023.908956                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  7023.908956                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data  7019.436480                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  7019.436480                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           17.800979                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              69302                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1260.036364                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    17.800979                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.034768                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.034768                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           138797                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          138797                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst        69302                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          69302                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst        69302                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           69302                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst        69302                       # number of overall hits
system.cpu5.icache.overall_hits::total          69302                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           69                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           69                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           69                       # number of overall misses
system.cpu5.icache.overall_misses::total           69                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      2203197                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2203197                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      2203197                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2203197                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      2203197                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2203197                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst        69371                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        69371                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst        69371                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        69371                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst        69371                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        69371                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000995                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000995                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000995                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000995                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000995                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000995                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 31930.391304                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 31930.391304                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 31930.391304                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 31930.391304                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 31930.391304                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 31930.391304                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1654289                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1654289                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1654289                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1654289                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1654289                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1654289                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000793                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000793                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000793                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000793                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000793                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000793                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 30077.981818                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 30077.981818                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 30077.981818                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 30077.981818                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 30077.981818                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 30077.981818                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                  41339                       # Number of BP lookups
system.cpu6.branchPred.condPredicted            41121                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              644                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups               38001                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                  37719                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.257914                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                     68                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                          150578                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles             70549                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                        544746                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                      41339                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches             37787                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                        77728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   1309                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                    69325                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                  236                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples            148939                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             3.666326                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.764393                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                   75424     50.64%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     610      0.41%     51.05% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      84      0.06%     51.11% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                      99      0.07%     51.17% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     630      0.42%     51.60% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     108      0.07%     51.67% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     103      0.07%     51.74% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                   33742     22.65%     74.39% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                   38139     25.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total              148939                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.274535                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       3.617700                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                   70710                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 4800                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                    68932                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 3870                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   626                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                  86                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                543615                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   626                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                   71317                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                   1165                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles           711                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    72146                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 2973                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                540740                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                  2439                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                   434                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.RenamedOperands             729939                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups              2665833                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups          890204                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps               709254                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                   20681                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     5950                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads              139897                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               2036                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads             1150                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              25                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                    535927                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 34                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                   531804                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              887                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined          11630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        44714                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples       148939                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        3.570616                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.928402                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               5214      3.50%      3.50% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               3887      2.61%      6.11% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               2996      2.01%      8.12% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3              25443     17.08%     25.20% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4             111399     74.80%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total         148939                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                   780    100.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu               290178     54.56%     54.56% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               98309     18.49%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead              141538     26.61%     99.67% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite               1779      0.33%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                531804                       # Type of FU issued
system.cpu6.iq.rate                          3.531751                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                        780                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.001467                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads           1214214                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes           547598                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses       526795                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                532584                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         3417                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          330                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         2715                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   626                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    961                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    7                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts             535964                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts               139897                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                2036                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                15                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    6                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect           532                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 622                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts               530822                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts               140784                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              982                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                      142544                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                   39815                       # Number of branches executed
system.cpu6.iew.exec_stores                      1760                       # Number of stores executed
system.cpu6.iew.exec_rate                    3.525229                       # Inst execution rate
system.cpu6.iew.wb_sent                        527153                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                       526795                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                   453894                       # num instructions producing a value
system.cpu6.iew.wb_consumers                   714001                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      3.498486                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.635705                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts          11565                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              616                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples       147357                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     3.558236                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     3.030086                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0        12240      8.31%      8.31% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        60532     41.08%     49.38% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2         4957      3.36%     52.75% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         2354      1.60%     54.35% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4         1322      0.90%     55.24% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5        27229     18.48%     73.72% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6         1423      0.97%     74.69% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7         1548      1.05%     75.74% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        35752     24.26%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total       147357                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts              523639                       # Number of instructions committed
system.cpu6.commit.committedOps                524331                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                        138186                       # Number of memory references committed
system.cpu6.commit.loads                       136480                       # Number of loads committed
system.cpu6.commit.membars                         13                       # Number of memory barriers committed
system.cpu6.commit.branches                     39722                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                   484642                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  23                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu          287838     54.90%     54.90% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          98307     18.75%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.65% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead         136480     26.03%     99.67% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite          1706      0.33%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total           524331                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                35752                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                      647462                       # The number of ROB reads
system.cpu6.rob.rob_writes                    1073445                       # The number of ROB writes
system.cpu6.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      231253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                     523639                       # Number of Instructions Simulated
system.cpu6.committedOps                       524331                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.287561                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.287561                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              3.477527                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        3.477527                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                  872901                       # number of integer regfile reads
system.cpu6.int_regfile_writes                 475449                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                  2003829                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                  237081                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                 145267                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    39                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements             1369                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          213.455098                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             135163                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             1972                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            68.541075                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   213.455098                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.208452                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.208452                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          603                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          583                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.588867                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           281502                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          281502                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       134497                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         134497                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          658                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           658                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            3                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data       135155                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          135155                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       135157                       # number of overall hits
system.cpu6.dcache.overall_hits::total         135157                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         3533                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3533                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         1036                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1036                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            3                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            7                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            5                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         4569                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          4569                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         4572                       # number of overall misses
system.cpu6.dcache.overall_misses::total         4572                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     22954100                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     22954100                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data     15432000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     15432000                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        28500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        28500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data     38386100                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     38386100                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data     38386100                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     38386100                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data       138030                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       138030                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data         1694                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         1694                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data       139724                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       139724                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data       139729                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       139729                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.025596                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.025596                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.611570                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.611570                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.700000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.700000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.032700                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.032700                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.032720                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.032720                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data  6497.056326                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  6497.056326                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 14895.752896                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 14895.752896                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data  4071.428571                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  4071.428571                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         2400                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data  8401.422631                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  8401.422631                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data  8395.909886                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  8395.909886                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         1332                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              341                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     3.906158                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          520                       # number of writebacks
system.cpu6.dcache.writebacks::total              520                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         2043                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2043                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data          522                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          522                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         2565                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2565                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         2565                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2565                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         1490                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1490                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data          514                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          514                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            7                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            5                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         2004                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         2004                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         2006                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         2006                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      7850828                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      7850828                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data      6398750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      6398750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data     14249578                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     14249578                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data     14254578                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     14254578                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.010795                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010795                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.303424                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.303424                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.700000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.014343                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.014343                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.014356                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.014356                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  5269.012081                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  5269.012081                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 12448.929961                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 12448.929961                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  2571.428571                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2571.428571                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         1500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data  7110.567864                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  7110.567864                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data  7105.971087                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  7105.971087                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           17.752411                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              69256                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1259.200000                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    17.752411                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.034673                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.034673                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           138705                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          138705                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        69256                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          69256                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        69256                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           69256                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        69256                       # number of overall hits
system.cpu6.icache.overall_hits::total          69256                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           69                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           69                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           69                       # number of overall misses
system.cpu6.icache.overall_misses::total           69                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1996469                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1996469                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1996469                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1996469                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1996469                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1996469                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst        69325                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        69325                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        69325                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        69325                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        69325                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        69325                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000995                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000995                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000995                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000995                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000995                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000995                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 28934.333333                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 28934.333333                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 28934.333333                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 28934.333333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 28934.333333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 28934.333333                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1643023                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1643023                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1643023                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1643023                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1643023                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1643023                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000793                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000793                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000793                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000793                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000793                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000793                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 29873.145455                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 29873.145455                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 29873.145455                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 29873.145455                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 29873.145455                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 29873.145455                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                  41056                       # Number of BP lookups
system.cpu7.branchPred.condPredicted            40807                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              636                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups               38151                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                  37532                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            98.377500                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    103                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                          150190                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles             70450                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                        542927                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                      41056                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches             37635                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                        77692                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   1297                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                    69314                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                  272                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples            148798                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             3.657751                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.762846                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                   75452     50.71%     50.71% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     631      0.42%     51.13% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     147      0.10%     51.23% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                      99      0.07%     51.30% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     595      0.40%     51.70% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     115      0.08%     51.77% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     136      0.09%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                   33711     22.66%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                   37912     25.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total              148798                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.273360                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       3.614934                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                   70583                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 5030                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                    68925                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 3642                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   617                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 102                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                541757                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   617                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                   71251                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                   1125                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles           863                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                    71874                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 3067                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                539355                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  2484                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                   427                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.RenamedOperands             727946                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups              2659017                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups          888232                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps               707632                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                   20303                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                14                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            15                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     6448                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads              139831                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               1970                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads             1098                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              13                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                    534868                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 31                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                   531037                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              821                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined          11434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        43223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples       148798                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        3.568845                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.922518                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               4844      3.26%      3.26% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               4466      3.00%      6.26% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               2607      1.75%      8.01% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3              26167     17.59%     25.59% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4             110714     74.41%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total         148798                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                   695    100.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu               289290     54.48%     54.48% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               98328     18.52%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.99% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead              141661     26.68%     99.67% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite               1758      0.33%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                531037                       # Type of FU issued
system.cpu7.iq.rate                          3.535768                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                        695                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.001309                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads           1212388                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes           546344                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses       525950                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                531732                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         3465                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          264                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked         2841                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   617                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    945                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    5                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts             534902                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts               139831                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                1970                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                11                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect           531                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 612                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts               530276                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts               141183                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              761                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                      142923                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                   39576                       # Number of branches executed
system.cpu7.iew.exec_stores                      1740                       # Number of stores executed
system.cpu7.iew.exec_rate                    3.530701                       # Inst execution rate
system.cpu7.iew.wb_sent                        526357                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                       525950                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                   453664                       # num instructions producing a value
system.cpu7.iew.wb_consumers                   713344                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      3.501898                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.635968                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts          11372                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              605                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples       147244                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     3.555085                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     3.013734                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0        11133      7.56%      7.56% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        61908     42.04%     49.61% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2         4785      3.25%     52.86% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         1777      1.21%     54.06% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4         1411      0.96%     55.02% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5        28298     19.22%     74.24% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6         1303      0.88%     75.12% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7         1328      0.90%     76.03% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        35301     23.97%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total       147244                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts              522769                       # Number of instructions committed
system.cpu7.commit.committedOps                523465                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                        138072                       # Number of memory references committed
system.cpu7.commit.loads                       136366                       # Number of loads committed
system.cpu7.commit.membars                         13                       # Number of memory barriers committed
system.cpu7.commit.branches                     39502                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                   483996                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  23                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu          287086     54.84%     54.84% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          98307     18.78%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.62% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead         136366     26.05%     99.67% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite          1706      0.33%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total           523465                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                35301                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                      646728                       # The number of ROB reads
system.cpu7.rob.rob_writes                    1071295                       # The number of ROB writes
system.cpu7.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      231641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                     522769                       # Number of Instructions Simulated
system.cpu7.committedOps                       523465                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.287297                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.287297                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              3.480718                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        3.480718                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                  872031                       # number of integer regfile reads
system.cpu7.int_regfile_writes                 475296                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                  2002620                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                  235563                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                 148708                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    17                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements             1372                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          214.830166                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             135430                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1978                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            68.468150                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   214.830166                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.209795                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.209795                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          606                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          584                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.591797                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           282068                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          282068                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       134765                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         134765                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          663                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           663                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data       135428                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          135428                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       135430                       # number of overall hits
system.cpu7.dcache.overall_hits::total         135430                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         3550                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3550                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         1036                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1036                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            3                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            4                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         4586                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          4586                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         4589                       # number of overall misses
system.cpu7.dcache.overall_misses::total         4589                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     21105414                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     21105414                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     14874748                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     14874748                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        16500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        12000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data     35980162                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     35980162                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data     35980162                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     35980162                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data       138315                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       138315                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         1699                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         1699                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data       140014                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       140014                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data       140019                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       140019                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.025666                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.025666                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.609770                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.609770                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.032754                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.032754                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.032774                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.032774                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data  5945.187042                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  5945.187042                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 14357.864865                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 14357.864865                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         4125                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         4000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data  7845.652420                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total  7845.652420                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data  7840.523426                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  7840.523426                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         1379                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              334                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     4.128743                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          520                       # number of writebacks
system.cpu7.dcache.writebacks::total              520                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         2055                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2055                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data          521                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          521                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         2576                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2576                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         2576                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2576                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         1495                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1495                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data          515                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          515                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         2010                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         2010                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         2012                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         2012                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      7619045                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      7619045                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data      6245251                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6245251                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data     13864296                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     13864296                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data     13869296                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     13869296                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.010809                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010809                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.303119                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.303119                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.014356                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.014356                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.014369                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.014369                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  5096.351171                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  5096.351171                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 12126.700971                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 12126.700971                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         2500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data  6897.659701                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  6897.659701                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data  6893.288270                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  6893.288270                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           16.943551                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              69250                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1331.730769                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    16.943551                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.033093                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.033093                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           138680                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          138680                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        69250                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          69250                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        69250                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           69250                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        69250                       # number of overall hits
system.cpu7.icache.overall_hits::total          69250                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           64                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           64                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           64                       # number of overall misses
system.cpu7.icache.overall_misses::total           64                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1786962                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1786962                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1786962                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1786962                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1786962                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1786962                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        69314                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        69314                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        69314                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        69314                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        69314                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        69314                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000923                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000923                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000923                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000923                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000923                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000923                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 27921.281250                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 27921.281250                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 27921.281250                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 27921.281250                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 27921.281250                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 27921.281250                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           52                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           52                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           52                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1361529                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1361529                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1361529                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1361529                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1361529                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1361529                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000750                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000750                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000750                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000750                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000750                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000750                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 26183.250000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 26183.250000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 26183.250000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 26183.250000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 26183.250000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 26183.250000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   970.747010                       # Cycle average of tags in use
system.l2.tags.total_refs                        6489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1536                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.224609                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      423.219138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       435.450248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       101.656057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         4.007693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.569222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.395754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.502178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         0.774802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         0.390192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.390784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.390941                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.012916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.029625                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    133690                       # Number of tag accesses
system.l2.tags.data_accesses                   133690                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 101                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                 888                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  19                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  71                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  73                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                  78                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                 154                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1714                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6523                       # number of Writeback hits
system.l2.Writeback_hits::total                  6523                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               509                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data               507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data               507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data               507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data               507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4871                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 2210                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  576                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  538                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                  582                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                  585                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                  661                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                  545                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                  540                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6585                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 101                       # number of overall hits
system.l2.overall_hits::cpu0.data                2210                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  19                       # number of overall hits
system.l2.overall_hits::cpu1.data                 576                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  25                       # number of overall hits
system.l2.overall_hits::cpu2.data                 538                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu3.data                 582                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu4.data                 585                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  44                       # number of overall hits
system.l2.overall_hits::cpu5.data                 661                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  45                       # number of overall hits
system.l2.overall_hits::cpu6.data                 545                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  45                       # number of overall hits
system.l2.overall_hits::cpu7.data                 540                       # number of overall hits
system.l2.overall_hits::total                    6585                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               552                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               141                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   826                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 32                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1717                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                552                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1829                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2543                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               552                       # number of overall misses
system.l2.overall_misses::cpu0.data              1829                       # number of overall misses
system.l2.overall_misses::cpu1.inst                30                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                24                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::cpu4.inst                14                       # number of overall misses
system.l2.overall_misses::cpu4.data                 7                       # number of overall misses
system.l2.overall_misses::cpu5.inst                11                       # number of overall misses
system.l2.overall_misses::cpu5.data                 5                       # number of overall misses
system.l2.overall_misses::cpu6.inst                10                       # number of overall misses
system.l2.overall_misses::cpu6.data                 6                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 7                       # number of overall misses
system.l2.overall_misses::cpu7.data                 5                       # number of overall misses
system.l2.overall_misses::total                  2543                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     42525500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11509750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2932000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       166500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2336500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       144250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      2160000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       187750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1316250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data       103750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      1104250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data        47000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1090000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data       109750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       820000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data        42000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        66595250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data       374488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       374488                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    124716500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       557000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       554000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       634750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data      1090500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       445250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       480750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       347750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     128826500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     42525500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    136226250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       723500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2336500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       698250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      2160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       822500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1316250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data      1194250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      1104250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       492250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1090000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       590500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       820000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       389750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        195421750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     42525500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    136226250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2932000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       723500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2336500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       698250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      2160000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       822500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1316250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data      1194250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      1104250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       492250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1090000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       590500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       820000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       389750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       195421750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             653                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            1029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              73                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              76                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              80                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data             155                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2540                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6523                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6523                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          3010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6588                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              653                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             4039                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               49                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              582                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               49                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data              544                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data              589                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data              592                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data              666                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data              551                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data              545                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9128                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             653                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            4039                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              49                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             582                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              49                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data             544                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data             589                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data             592                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data             666                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data             551                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data             545                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9128                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.845329                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.137026                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.612245                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.027397                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.489796                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.060606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.461538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.039474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.254545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.025000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.006452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.181818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.050000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.134615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.029412                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.325197                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.780488                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.780488                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.560797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.007859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.007828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.007797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.009766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.007828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.007828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.007828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.260625                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.845329                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.452835                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.612245                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.010309                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.489796                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.011029                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.461538                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.011885                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.254545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.011824                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.007508                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.181818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.010889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.134615                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.009174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.278593                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.845329                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.452835                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.612245                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.010309                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.489796                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.011029                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.461538                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.011885                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.254545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.011824                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.007508                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.010889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.134615                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.009174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.278593                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 77038.949275                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 81629.432624                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 97733.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        83250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 97354.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        72125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst        90000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 62583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 94017.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        51875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 100386.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        47000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst       109000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data        54875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 117142.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        42000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80623.789346                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 11702.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11702.750000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73884.182464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data       139250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data       138500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 158687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       218100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 111312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 120187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 86937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75029.994176                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 77038.949275                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74481.273920                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 97733.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 120583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 97354.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data       116375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst        90000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data       117500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 94017.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 170607.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 100386.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data        98450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst       109000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 98416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 117142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data        77950                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76846.932757                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 77038.949275                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74481.273920                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 97733.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 120583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 97354.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data       116375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst        90000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data       117500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 94017.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 170607.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 100386.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data        98450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst       109000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 98416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 117142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data        77950                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76846.932757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              102                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                119                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 119                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                119                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          549                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              707                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            32                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1717                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2424                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2424                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     35553250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8828500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       823250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       800750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        68000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       450500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       126250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46819750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       570031                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       570031                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    103677500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       507000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       503000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       583250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data      1027000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       396250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       430750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       297250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    107422000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     35553250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    112506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       823250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       507000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       800750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       450500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       583250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       126250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data      1027000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       396250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       430750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       297250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    154241750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     35553250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    112506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       823250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       507000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       800750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       450500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       583250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       126250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data      1027000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       396250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       430750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       297250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    154241750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.840735                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.121477                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.224490                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.183673                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.030303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.134615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.019231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.278346                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.780488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.780488                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.560797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.007859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.007828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.007797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.009766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.007828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.007828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.007828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.260625                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.840735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.448873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.224490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.006873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.183673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.009191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.134615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.006791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.008446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.006006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.007260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.019231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.007339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265557                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.840735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.448873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.224490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.006873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.183673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.009191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.134615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.006791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.008446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.006006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.007260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.019231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.007339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265557                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64760.018215                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data        70628                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 74840.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 88972.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        68000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 64357.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        63125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66223.125884                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17813.468750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17813.468750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61420.319905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data       126750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data       125750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 145812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       205400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 99062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 107687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 74312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62563.774024                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64760.018215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 62055.157198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 74840.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       126750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 88972.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data       114200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 64357.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 145812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        63125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data       205400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 99062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 107687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 74312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63631.084983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64760.018215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 62055.157198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 74840.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       126750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 88972.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data       114200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 64357.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 145812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        63125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data       205400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 99062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 107687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 74312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63631.084983                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 706                       # Transaction distribution
system.membus.trans_dist::ReadResp                705                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               42                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             22                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1717                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1717                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       155008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  155008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               32                       # Total snoops (count)
system.membus.snoop_fanout::samples              2487                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2487    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2487                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2676500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12818719                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              12708                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             12706                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6523                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              51                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             74                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6604                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        10873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         3199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         3110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         3184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         3321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         3089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         3084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 35081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       429824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        72832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        67840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        73024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        73792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        82368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        68544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        68160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1001536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10220                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            25914                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 25914    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25914                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19480748                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1078485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6509257                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82955                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3102951                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             78960                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           3098176                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            84952                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3088407                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            87200                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          3060192                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            86211                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3074180                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            85977                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          3050922                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            80471                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          3038704                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
