#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 18 12:01:58 2021
# Process ID: 7276
# Current directory: C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4200 C:\Users\chand\Desktop\EE214\PROJECTS\juego_project11\project_11.1\project_11.1.xpr
# Log file: C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/vivado.log
# Journal file: C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/project_11.1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/chand/Desktop/EE214/PROJECTS/juego_project10/project_11.1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/project_11.1.gen/sources_1', nor could it be found using path 'C:/Users/chand/Desktop/EE214/PROJECTS/juego_project10/project_11.1/project_11.1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/chand/Desktop/EE214/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 1280.812 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'serial_adderTB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/project_11.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/chand/Desktop/EE214/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'serial_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/project_11.1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj serial_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/project_11.1.srcs/sources_1/new/serial_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/project_11.1.srcs/sim_1/new/serial_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_adderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/project_11.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/project_11.1.sim/sim_1/behav/xsim'
"xelab -wto 3f0f625b60b74bb9941e29ccb74c1113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_adderTB_behav xil_defaultlib.serial_adderTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/chand/Desktop/EE214/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 3f0f625b60b74bb9941e29ccb74c1113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_adderTB_behav xil_defaultlib.serial_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.serial_adder
Compiling module xil_defaultlib.serial_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot serial_adderTB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/project_11.1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "serial_adderTB_behav -key {Behavioral:sim_1:Functional:serial_adderTB} -tclbatch {serial_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source serial_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
S1 to S1 works
S2 to S2 works
S3 to S3 works
$stop called at time : 95 ns : File "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project11/project_11.1/project_11.1.srcs/sim_1/new/serial_adderTB.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serial_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.812 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 12:19:50 2021...
