/* bench 25957.6.0 4a226023a818 */
/* bench 25957.6.1 073889792d6e */
/* bench 25957.6.2 63efff0b8ae0 */
/* bench 25957.6.3 f9c80aa3cc9e */
/* bench 25957.6.4 2de7b5afad8d */
/* bench 25957.6.5 530f5dd5f9bd */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Rockchip General Register Files definitions
 *
 * Copyright (c) 2018, Collabora Ltd.
 * Author: Enric Balletbo i Serra <enric.balletbo@collabora.com>
 */

#ifndef __SOC_RK3399_GRF_H
#define __SOC_RK3399_GRF_H

/* PMU GRF Registers */
#define RK3399_PMUGRF_OS_REG2		0x308
#define RK3399_PMUGRF_DDRTYPE_SHIFT	13
#define RK3399_PMUGRF_DDRTYPE_MASK	7
#define RK3399_PMUGRF_DDRTYPE_DDR3	3
#define RK3399_PMUGRF_DDRTYPE_LPDDR2	5
#define RK3399_PMUGRF_DDRTYPE_LPDDR3	6
#define RK3399_PMUGRF_DDRTYPE_LPDDR4	7

#endif
