#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  1 17:43:34 2021
# Process ID: 3372
# Current directory: D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/impl_1
# Command line: vivado.exe -log pr_region_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pr_region_2_wrapper.tcl -notrace
# Log file: D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/impl_1/pr_region_2_wrapper.vdi
# Journal file: D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source pr_region_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/ocl_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/hls_proj/conv_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/hls_proj/fc_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.cache/ip 
ERROR: [Project 1-682] Sub-design 'pr_region_2.bd' is not generated for Synthesis target. Please open this sub-design and generate with synth_checkpoint_mode as 'Singular' in original project before adding it to current project.
CRITICAL WARNING: [Vivado 12-1464] The source file 'D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/pr_region_2.bd' cannot be added to the fileset 'sources_1'.
ERROR: [Common 17-39] 'add_files' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 17:43:38 2021...
