INFO-FLOW: Workspace /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1 opened at Wed Dec 11 13:01:45 EST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::tclcmd2ininames config_array_partition
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
Execute       create_platform xcvu13p-flga2577-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
Command       create_platform done; 1 sec.
Execute       source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.1 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /home/tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.91 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:08; Allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 326.957 MB.
Execute         set_directive_top myproject -name=myproject 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.18 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 6.16 sec.
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.41 seconds. CPU system time: 1.33 seconds. Elapsed time: 20.79 seconds; current allocated memory: 334.441 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.29 sec.
Execute         run_link_or_opt -opt -out /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.57 sec.
Execute         run_link_or_opt -out /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.625 -x ir /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,037 Compile/Link /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,037 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 86,540 Unroll/Inline (step 1) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 86,540 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 20,625 Unroll/Inline (step 2) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 20,625 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 19,963 Unroll/Inline (step 3) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 19,963 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 19,963 Unroll/Inline (step 4) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 19,963 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 17,947 Array/Struct (step 1) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,947 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 17,947 Array/Struct (step 2) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,947 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 17,947 Array/Struct (step 3) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,947 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 18,907 Array/Struct (step 4) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 18,907 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 17,467 Array/Struct (step 5) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,467 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 16,491 Performance (step 1) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 16,491 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 16,491 Performance (step 2) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 16,491 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 16,491 Performance (step 3) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 16,491 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 16,491 Performance (step 4) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 16,491 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 16,972 HW Transforms (step 1) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 16,972 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 17,004 HW Transforms (step 2) /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,004 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:89:11)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:81:12)
INFO: [HLS 214-291] Loop 'LAYERNORM_SEQ_LOOP' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:119:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_LOAD' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:122:9)
INFO: [HLS 214-291] Loop 'LAYERNORM_STORE' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:128:9)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_RESULT' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:98:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_VAR' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:84:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_SUM' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_layernorm.h:78:5)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:119:5) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 30 (firmware/nnet_utils/nnet_layernorm.h:106:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:119:5) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_layernorm.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_STORE' (firmware/nnet_utils/nnet_layernorm.h:128:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_layernorm.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_LOAD' (firmware/nnet_utils/nnet_layernorm.h:122:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_layernorm.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_RESULT' (firmware/nnet_utils/nnet_layernorm.h:98:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_layernorm.h:48:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_VAR' (firmware/nnet_utils/nnet_layernorm.h:84:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_layernorm.h:48:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_SUM' (firmware/nnet_utils/nnet_layernorm.h:78:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_layernorm.h:48:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 's2': Complete partitioning on dimension 1. (firmware/weights/s2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_val': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_layernorm.h:108:12)
INFO: [HLS 214-248] Applying array_partition to 'outval': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_layernorm.h:109:11)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'layer_normalization_input': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.97 seconds. CPU system time: 0.46 seconds. Elapsed time: 12.46 seconds; current allocated memory: 343.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.336 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 350.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.91 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 365.703 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 2.25 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_layernorm.h:79:22) to (firmware/nnet_utils/nnet_layernorm.h:101:1) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_layernorm.h:79:1)...44 expression(s) balanced.
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.67 seconds; current allocated memory: 465.414 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.89 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.o.3.bc -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.11 seconds; current allocated memory: 617.793 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 5.05 sec.
Command       elaborate done; 38.32 sec.
Execute       ap_eval exec zip -j /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' to 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         preproc_iomode -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>} {layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>} myproject
INFO-FLOW: Configuring Module : layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> ...
Execute         set_default_model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> ...
Execute         set_default_model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>} {layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>} myproject
INFO-FLOW: Preprocessing Module: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> ...
Execute         set_default_model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> ...
Execute         set_default_model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Command         cdfg_preprocess done; 0.38 sec.
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>} {layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         schedule -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 622.000 MB.
Execute         syn_report -verbosereport -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>.
Execute         set_default_model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         bind -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 622.000 MB.
Execute         syn_report -verbosereport -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         schedule -model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.69 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 632.953 MB.
Execute         syn_report -verbosereport -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>.
Execute         set_default_model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         bind -model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 633.371 MB.
Execute         syn_report -verbosereport -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 644.277 MB.
Execute         syn_report -verbosereport -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 644.551 MB.
Execute         syn_report -verbosereport -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>} {layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_table_ROM_AUTO_1R' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_19s_15ns_34_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_19s_19s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 648.016 MB.
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/vhdl/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s 
Execute         gen_rtl layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s 
Execute         syn_report -csynth -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -f -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.adb 
Execute         db_write -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -bindview -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -p /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' is 31680 from HDL expression: (1'b1 == ap_ce_reg)
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
Command         create_rtl_model done; 15.02 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.7 seconds. CPU system time: 0.4 seconds. Elapsed time: 15.14 seconds; current allocated memory: 1.383 GB.
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/vhdl/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s 
Execute         gen_rtl layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s 
Execute         syn_report -csynth -model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -f -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -bindview -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> -p /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer_normalization_input' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_80' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_81' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_82' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_83' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_84' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_85' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_86' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_87' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_88' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_89' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_90' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_91' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_92' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_93' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_94' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_95' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_96' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_97' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_98' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_99' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_100' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_101' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_102' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_103' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_104' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_105' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_106' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_107' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_108' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_109' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_110' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_111' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_112' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_113' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_114' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_115' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_116' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_117' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_118' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_119' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_120' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_121' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_122' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_123' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_124' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_125' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_126' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_127' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_128' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_129' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_130' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_131' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_132' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_133' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_134' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_135' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_136' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_137' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_138' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_139' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_140' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_141' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_142' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_143' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_144' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_145' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_146' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_147' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_148' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_149' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_150' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_151' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_152' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_153' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_154' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_155' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_156' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_157' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_158' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_159' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_160' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_161' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_162' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_163' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_164' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_165' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_166' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_167' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_168' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_169' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_170' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_171' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_172' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_173' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_174' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_175' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_176' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_177' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_178' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_179' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_180' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_181' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_182' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_183' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_184' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_185' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_186' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_187' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_188' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_189' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_190' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_191' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_192' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_193' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_194' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_195' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_196' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_197' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_198' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_199' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_200' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_201' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_202' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_203' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_204' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_205' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_206' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_207' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_208' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_209' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_210' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_211' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_212' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_213' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_214' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_215' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_216' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_217' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_218' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_219' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_220' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_221' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_222' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_223' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_224' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_225' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_226' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_227' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_228' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_229' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_230' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_231' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_232' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_233' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_234' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_235' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_236' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_237' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_238' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_239' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_240' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_241' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_242' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_243' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_244' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_245' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_246' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_247' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_248' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_249' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_250' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_251' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_252' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_253' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_254' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_255' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_256' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_257' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_258' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_259' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_260' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_261' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_262' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_263' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_264' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_265' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_266' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_267' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_268' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_269' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_270' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_271' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_272' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_273' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_274' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_275' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_276' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_277' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_278' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_279' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_280' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_281' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_282' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_283' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_284' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_285' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_286' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_287' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_288' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_289' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_290' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_291' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_292' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_293' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_294' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_295' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_296' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_297' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_298' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_299' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_300' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_301' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_302' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_303' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_304' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_305' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_306' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_307' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_308' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_309' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_310' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_311' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_312' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_313' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_314' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_315' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_316' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_317' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_318' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_319' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_320' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_321' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_322' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_323' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_324' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_325' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_326' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_327' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_328' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_329' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_330' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_331' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_332' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_333' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_334' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_335' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_336' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_337' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_338' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_339' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_340' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_341' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_342' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_343' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_344' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_345' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_346' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_347' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_348' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_349' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_350' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_351' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_352' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_353' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_354' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_355' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_356' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_357' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_358' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_359' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_360' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_361' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_362' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_363' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_364' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_365' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_366' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_367' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_368' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_369' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_370' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_371' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_372' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_373' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_374' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_375' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_376' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_377' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_378' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_379' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_380' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_381' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_382' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_383' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_384' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_385' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_386' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_387' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_388' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_389' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_390' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_391' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_392' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_393' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_394' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_395' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_396' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_397' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_398' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_399' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_400' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_401' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_402' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_403' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_404' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_405' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_406' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_407' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_408' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_409' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_410' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_411' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_412' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_413' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_414' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_415' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_416' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_417' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_418' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_419' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_420' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_421' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_422' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_423' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_424' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_425' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_426' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_427' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_428' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_429' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_430' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_431' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_432' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_433' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_434' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_435' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_436' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_437' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_438' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_439' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_440' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_441' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_442' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_443' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_444' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_445' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_446' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_447' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_448' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_449' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_450' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_451' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_452' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_453' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_454' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_455' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_456' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_457' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_458' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_459' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_460' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_461' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_462' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_463' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_464' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_465' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_466' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_467' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_468' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_469' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_470' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_471' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_472' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_473' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_474' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_475' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_476' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_477' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_478' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_479' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'myproject' in module 'myproject', because the estimated Stream Port Number is 30, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'myproject' is 107880 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp8) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 8.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.63 seconds. CPU system time: 0.25 seconds. Elapsed time: 8.9 seconds; current allocated memory: 1.734 GB.
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model myproject -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model myproject -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -model myproject -f -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -csynthDesign -model myproject -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -wcfg -model myproject -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>} {layernormalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>} myproject
INFO-FLOW: Handling components in module [layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s] ... 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_19s_19s_32_1_1.
INFO-FLOW: Append model myproject_mul_19s_19s_32_1_1
INFO-FLOW: Found component myproject_mul_19s_15ns_34_1_1.
INFO-FLOW: Append model myproject_mul_19s_15ns_34_1_1
INFO-FLOW: Found component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.
INFO-FLOW: Append model myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb
INFO-FLOW: Handling components in module [layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s] ... 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO-FLOW: Append model layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_19s_19s_32_1_1 myproject_mul_19s_15ns_34_1_1 myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s myproject
INFO-FLOW: Generating /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_19s_19s_32_1_1
INFO-FLOW: To file: write model myproject_mul_19s_15ns_34_1_1
INFO-FLOW: To file: write model myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb
INFO-FLOW: To file: write model layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO-FLOW: To file: write model layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_19s_19s_32_1_1
myproject_mul_19s_15ns_34_1_1
myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb
layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
myproject
' expOnly='0'
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.compgen.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.compgen.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.734 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
INFO-FLOW: No bind nodes found for module_name myproject
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_19s_19s_32_1_1
myproject_mul_19s_15ns_34_1_1
myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb
layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.tbgen.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.tbgen.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_4354 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s {grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1934 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1956 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1978 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2000 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2022 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2044 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2066 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2088 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2110 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2132 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2154 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2176 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2198 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2220 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2242 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2264 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2286 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2308 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2330 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2352 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2374 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2396 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2418 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2440 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2462 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2484 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2506 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2528 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2550 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2572}} INST2MODULE {myproject myproject grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_4354 layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1934 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1956 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1978 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2000 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2022 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2044 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2066 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2088 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2110 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2132 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2154 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2176 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2198 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2220 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2242 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2264 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2286 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2308 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2330 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2352 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2374 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2396 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2418 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2440 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2462 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2484 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2506 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2528 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2550 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2572 layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s} INSTDATA {myproject {DEPTH 1 CHILDREN grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_4354} grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_4354 {DEPTH 2 CHILDREN {grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1934 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1956 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1978 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2000 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2022 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2044 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2066 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2088 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2110 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2132 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2154 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2176 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2198 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2220 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2242 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2264 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2286 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2308 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2330 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2352 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2374 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2396 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2418 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2440 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2462 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2484 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2506 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2528 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2550 grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2572}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1934 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1956 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_1978 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2000 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2022 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2044 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2066 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2088 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2110 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2132 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2154 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2176 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2198 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2220 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2242 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2264 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2286 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2308 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2330 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2352 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2374 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2396 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2418 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2440 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2462 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2484 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2506 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2528 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2550 {DEPTH 3 CHILDREN {}} grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_2572 {DEPTH 3 CHILDREN {}}} MODULEDATA {layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_2_fu_341_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:79 VARIABLE add_ln79_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_5_fu_359_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:79 VARIABLE add_ln79_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_8_fu_377_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:79 VARIABLE add_ln79_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_9_fu_383_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:79 VARIABLE add_ln79_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_12_fu_401_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:79 VARIABLE add_ln79_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_fu_439_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U1 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_1_fu_445_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U2 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_2_fu_451_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U3 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_3_fu_457_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U4 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_4_fu_463_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U5 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_5_fu_469_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U6 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_6_fu_475_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U7 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_7_fu_481_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U8 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_8_fu_487_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U9 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_9_fu_493_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U10 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_10_fu_499_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U11 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_11_fu_505_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U12 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_12_fu_511_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U13 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_13_fu_517_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U14 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_14_fu_523_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U15 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_15_fu_529_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:85 VARIABLE sub_ln85_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_19s_32_1_1_U16 SOURCE firmware/nnet_utils/nnet_layernorm.h:86 VARIABLE mul_ln86_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_2_fu_845_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:87 VARIABLE add_ln87_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_5_fu_863_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:87 VARIABLE add_ln87_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_8_fu_875_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:87 VARIABLE add_ln87_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_9_fu_881_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:87 VARIABLE add_ln87_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_12_fu_899_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:87 VARIABLE add_ln87_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln91_fu_964_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:91 VARIABLE icmp_ln91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_970_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:91 VARIABLE add_ln91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln91_fu_976_p3 SOURCE firmware/nnet_utils/nnet_layernorm.h:91 VARIABLE select_ln91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME index_fu_984_p3 SOURCE firmware/nnet_utils/nnet_layernorm.h:91 VARIABLE index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME index_1_fu_1004_p3 SOURCE firmware/nnet_utils/nnet_layernorm.h:93 VARIABLE index_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln94_fu_1026_p2 SOURCE firmware/nnet_utils/nnet_layernorm.h:94 VARIABLE icmp_ln94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME index_2_fu_1032_p3 SOURCE firmware/nnet_utils/nnet_layernorm.h:94 VARIABLE index_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U17 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U18 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U19 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U20 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U21 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U22 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U23 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U24 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U25 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U26 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U27 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U28 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U29 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U30 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U31 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_15ns_34_1_1_U32 SOURCE firmware/nnet_utils/nnet_layernorm.h:99 VARIABLE mul_ln99_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME invert_sqr_table_U SOURCE {} VARIABLE invert_sqr_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 4096 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 32 BRAM 4 URAM 0}} layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s {AREA {DSP 960 BRAM 120 URAM 0}} myproject {AREA {DSP 960 BRAM 120 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 35.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 35.2 seconds; current allocated memory: 1.734 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 235.08 MHz
Command       autosyn done; 62.96 sec.
Command     csynth_design done; 101.42 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:41; Allocated memory: 1.415 GB.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -std=c++0x -DRTL_SIM -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /home/tools/Xilinx/Vitis_HLS/2024.1/include -I include /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_test.cpp -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -D__DSP48E2__ --gcc-toolchain=/home/tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject_test.cpp.clang.autosim-tb.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject_test.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_test.cpp /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.04 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: run_clang exec: /home/tools/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -std=c++0x -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /home/tools/Xilinx/Vitis_HLS/2024.1/include -I include /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/firmware/myproject.cpp -o /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -D__DSP48E2__ --gcc-toolchain=/home/tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 > /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.autosim-tb.out.log 2> /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/firmware/myproject.cpp /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /home/tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 4.88 sec.
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.23 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.DependenceCheck.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rflynn/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform_30_16/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 310.03 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:05:10; Allocated memory: 0.000 MB.
Execute     source ./project.tcl 
INFO: [HLS 200-1510] Running: source ./project.tcl
Execute     source run_sim.tcl 
INFO: [HLS 200-1510] Running: source run_sim.tcl
Execute       source check_sim.tcl 
INFO: [HLS 200-1510] Running: source check_sim.tcl
Execute       source dataflow_monitor_API.tcl 
INFO: [HLS 200-1510] Running: source dataflow_monitor_API.tcl
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 14.12 sec.
Command   ap_source done; error code: 1; 456.44 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.75 sec.
