<stg><name>lenet_cnn</name>


<trans_list>

<trans id="484" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="9" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="18" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="27" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="29" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="38" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="40" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="49" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="51" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="60" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="62" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="71" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="73" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="82" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="84" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="93" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="95" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="106" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="118" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="120" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="122" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="128" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %fc6_output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc6_output)

]]></Node>
<StgValue><ssdm name="fc6_output_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %parameters_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %parameters)

]]></Node>
<StgValue><ssdm name="parameters_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %image_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %image_r)

]]></Node>
<StgValue><ssdm name="image_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %fc6_output5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc6_output_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="fc6_output5"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %parameters3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %parameters_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="parameters3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %image1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %image_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="image1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:15  %conv1_weights_0 = alloca [150 x float], align 4

]]></Node>
<StgValue><ssdm name="conv1_weights_0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:16  %conv1_bias = alloca [6 x float], align 16

]]></Node>
<StgValue><ssdm name="conv1_bias"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:17  %conv3_weights = alloca [2400 x float], align 4

]]></Node>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:18  %conv3_bias = alloca [16 x float], align 16

]]></Node>
<StgValue><ssdm name="conv3_bias"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:19  %conv5_weights = alloca [48000 x float], align 4

]]></Node>
<StgValue><ssdm name="conv5_weights"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:20  %conv5_bias = alloca [120 x float], align 16

]]></Node>
<StgValue><ssdm name="conv5_bias"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:21  %fc6_weights_0_0 = alloca [1200 x float], align 4

]]></Node>
<StgValue><ssdm name="fc6_weights_0_0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:22  %fc6_bias = alloca [10 x float], align 16

]]></Node>
<StgValue><ssdm name="fc6_bias"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:23  %output_assign = alloca [10 x float], align 16

]]></Node>
<StgValue><ssdm name="output_assign"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:24  %conv1_output = alloca [4704 x float], align 4

]]></Node>
<StgValue><ssdm name="conv1_output"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:25  %pool2_output = alloca [1176 x float], align 4

]]></Node>
<StgValue><ssdm name="pool2_output"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:26  %conv3_output = alloca [1600 x float], align 4

]]></Node>
<StgValue><ssdm name="conv3_output"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:27  %pool4_output = alloca [400 x float], align 4

]]></Node>
<StgValue><ssdm name="pool4_output"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:28  %conv5_output_0_0 = alloca [120 x float], align 16

]]></Node>
<StgValue><ssdm name="conv5_output_0_0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="30">
<![CDATA[
:7  %empty_15 = zext i30 %parameters3 to i64

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9  %DATA_PARAMETERS_addr = getelementptr float* %DATA_PARAMETERS, i64 %empty_15

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %DATA_PARAMETERS_addr_8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr, i32 150)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="151" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %DATA_PARAMETERS_addr_8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr, i32 150)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="152" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %DATA_PARAMETERS_addr_8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr, i32 150)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="153" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %DATA_PARAMETERS_addr_8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr, i32 150)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="154" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %DATA_PARAMETERS_addr_8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr, i32 150)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="155" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %DATA_PARAMETERS_addr_8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr, i32 150)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="30">
<![CDATA[
:4  %empty = zext i30 %fc6_output5 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %DATA_FC6_OUTPUT_addr = getelementptr float* %DATA_FC6_OUTPUT, i64 %empty

]]></Node>
<StgValue><ssdm name="DATA_FC6_OUTPUT_addr"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="30">
<![CDATA[
:8  %p_cast = zext i30 %parameters3 to i31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_FC6_OUTPUT), !map !40

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_PARAMETERS), !map !46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_IMAGE), !map !52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @lenet_cnn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_IMAGE, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [11 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln132"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %image_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln132"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_PARAMETERS, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 51902, [16 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln133"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32 %parameters, [10 x i8]* @mode10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 51902, [1 x i8]* @bundle11, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln133"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_FC6_OUTPUT, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [16 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln134"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i32 %fc6_output, [10 x i8]* @mode12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @bundle13, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln134"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str12, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str13, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln135"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %DATA_PARAMETERS_addr_8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr, i32 150)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_8"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
burst.rd.header:0  %phi_ln154 = phi i8 [ 0, %0 ], [ %add_ln154, %burstread.region ]

]]></Node>
<StgValue><ssdm name="phi_ln154"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
burst.rd.header:1  %phi_mul = phi i16 [ 0, %0 ], [ %add_ln154_7, %burstread.region ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
burst.rd.header:2  %phi_urem = phi i8 [ 0, %0 ], [ %select_ln154_1, %burstread.region ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.header:3  %icmp_ln154 = icmp eq i8 %phi_ln154, -106

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.header:5  %add_ln154 = add i8 %phi_ln154, 1

]]></Node>
<StgValue><ssdm name="add_ln154"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:6  br i1 %icmp_ln154, label %burst.rd.end, label %burstread.region

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burstread.region:0  %add_ln154_1 = add i8 1, %phi_urem

]]></Node>
<StgValue><ssdm name="add_ln154_1"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
burstread.region:1  %icmp_ln154_2 = icmp ult i8 %add_ln154_1, 25

]]></Node>
<StgValue><ssdm name="icmp_ln154_2"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burstread.region:2  %select_ln154_1 = select i1 %icmp_ln154_2, i8 %add_ln154_1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln154_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burstread.region:7  %add_ln154_7 = add i16 328, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln154_7"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
burstread.region:8  %tmp = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %phi_mul, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="8">
<![CDATA[
burstread.region:13  %trunc_ln154 = trunc i8 %phi_urem to i5

]]></Node>
<StgValue><ssdm name="trunc_ln154"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:14  %icmp_ln154_1 = icmp ult i5 %trunc_ln154, -7

]]></Node>
<StgValue><ssdm name="icmp_ln154_1"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:15  %add_ln154_3 = add i5 7, %trunc_ln154

]]></Node>
<StgValue><ssdm name="add_ln154_3"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
burstread.region:16  %select_ln154 = select i1 %icmp_ln154_1, i5 %trunc_ln154, i5 %add_ln154_3

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="5">
<![CDATA[
burstread.region:17  %zext_ln154_2 = zext i5 %select_ln154 to i12

]]></Node>
<StgValue><ssdm name="zext_ln154_2"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burstread.region:18  %mul_ln154 = mul i12 52, %zext_ln154_2

]]></Node>
<StgValue><ssdm name="mul_ln154"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
burstread.region:19  %tmp_13 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln154, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:27  %urem_ln154 = urem i5 %select_ln154, 5

]]></Node>
<StgValue><ssdm name="urem_ln154"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="192" st_id="10" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:27  %urem_ln154 = urem i5 %select_ln154, 5

]]></Node>
<StgValue><ssdm name="urem_ln154"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="193" st_id="11" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:27  %urem_ln154 = urem i5 %select_ln154, 5

]]></Node>
<StgValue><ssdm name="urem_ln154"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="194" st_id="12" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:27  %urem_ln154 = urem i5 %select_ln154, 5

]]></Node>
<StgValue><ssdm name="urem_ln154"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="195" st_id="13" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:27  %urem_ln154 = urem i5 %select_ln154, 5

]]></Node>
<StgValue><ssdm name="urem_ln154"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:27  %urem_ln154 = urem i5 %select_ln154, 5

]]></Node>
<StgValue><ssdm name="urem_ln154"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="197" st_id="15" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:27  %urem_ln154 = urem i5 %select_ln154, 5

]]></Node>
<StgValue><ssdm name="urem_ln154"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="198" st_id="16" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:27  %urem_ln154 = urem i5 %select_ln154, 5

]]></Node>
<StgValue><ssdm name="urem_ln154"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="199" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
burstread.region:6  %DATA_PARAMETERS_addr_9 = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_PARAMETERS_addr)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_9"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="3">
<![CDATA[
burstread.region:9  %zext_ln154 = zext i3 %tmp to i11

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
burstread.region:10  %tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="5">
<![CDATA[
burstread.region:11  %zext_ln154_1 = zext i5 %tmp_12 to i11

]]></Node>
<StgValue><ssdm name="zext_ln154_1"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burstread.region:12  %add_ln154_2 = add i11 %zext_ln154, %zext_ln154_1

]]></Node>
<StgValue><ssdm name="add_ln154_2"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="4">
<![CDATA[
burstread.region:20  %sext_ln154 = sext i4 %tmp_13 to i5

]]></Node>
<StgValue><ssdm name="sext_ln154"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="5">
<![CDATA[
burstread.region:21  %zext_ln154_3 = zext i5 %sext_ln154 to i11

]]></Node>
<StgValue><ssdm name="zext_ln154_3"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burstread.region:22  %add_ln154_4 = add i11 %add_ln154_2, %zext_ln154_3

]]></Node>
<StgValue><ssdm name="add_ln154_4"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="11">
<![CDATA[
burstread.region:23  %trunc_ln154_1 = trunc i11 %add_ln154_4 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln154_1"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="11">
<![CDATA[
burstread.region:24  %trunc_ln154_2 = trunc i11 %add_ln154_4 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln154_2"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
burstread.region:25  %p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln154_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burstread.region:26  %add_ln154_5 = add i9 %trunc_ln154_1, %p_shl_cast

]]></Node>
<StgValue><ssdm name="add_ln154_5"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burstread.region:27  %urem_ln154 = urem i5 %select_ln154, 5

]]></Node>
<StgValue><ssdm name="urem_ln154"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="5">
<![CDATA[
burstread.region:28  %zext_ln154_4 = zext i5 %urem_ln154 to i9

]]></Node>
<StgValue><ssdm name="zext_ln154_4"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burstread.region:29  %add_ln154_6 = add i9 %add_ln154_5, %zext_ln154_4

]]></Node>
<StgValue><ssdm name="add_ln154_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region:3  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specpipeline_ln154"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region:5  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_conv1_weig) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="9">
<![CDATA[
burstread.region:30  %zext_ln154_5 = zext i9 %add_ln154_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln154_5"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region:31  %conv1_weights_0_add = getelementptr [150 x float]* %conv1_weights_0, i64 0, i64 %zext_ln154_5

]]></Node>
<StgValue><ssdm name="conv1_weights_0_add"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
burstread.region:32  store float %DATA_PARAMETERS_addr_9, float* %conv1_weights_0_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region:33  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
burstread.region:34  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="222" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end:0  %add_ln155_1 = add i31 %p_cast, 150

]]></Node>
<StgValue><ssdm name="add_ln155_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end:1  %zext_ln155_1 = zext i31 %add_ln155_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end:2  %DATA_PARAMETERS_addr_1 = getelementptr float* %DATA_PARAMETERS, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_1"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:3  %DATA_PARAMETERS_addr_10 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_1, i32 6)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="226" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:3  %DATA_PARAMETERS_addr_10 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_1, i32 6)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_10"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="227" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:3  %DATA_PARAMETERS_addr_10 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_1, i32 6)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_10"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="228" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:3  %DATA_PARAMETERS_addr_10 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_1, i32 6)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_10"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="229" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:3  %DATA_PARAMETERS_addr_10 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_1, i32 6)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_10"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="230" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:3  %DATA_PARAMETERS_addr_10 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_1, i32 6)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="231" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.end:3  %DATA_PARAMETERS_addr_10 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_1, i32 6)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_10"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:4  br label %burst.rd.header6

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="233" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
burst.rd.header6:0  %phi_ln155 = phi i3 [ 0, %burst.rd.end ], [ %add_ln155, %burstread.region1 ]

]]></Node>
<StgValue><ssdm name="phi_ln155"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.header6:1  %icmp_ln155 = icmp eq i3 %phi_ln155, -2

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header6:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.header6:3  %add_ln155 = add i3 %phi_ln155, 1

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header6:4  br i1 %icmp_ln155, label %burst.rd.end5, label %burstread.region1

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="238" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burstread.region1:4  %DATA_PARAMETERS_addr_11 = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_PARAMETERS_addr_1)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="239" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region1:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="240" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="specpipeline_ln155"/></StgValue>
</operation>

<operation id="241" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region1:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_conv1_bias) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="242" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="3">
<![CDATA[
burstread.region1:3  %zext_ln155 = zext i3 %phi_ln155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region1:5  %conv1_bias_addr = getelementptr [6 x float]* %conv1_bias, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="conv1_bias_addr"/></StgValue>
</operation>

<operation id="244" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burstread.region1:6  store float %DATA_PARAMETERS_addr_11, float* %conv1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region1:7  %burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend17"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
burstread.region1:8  br label %burst.rd.header6

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="247" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end5:0  %add_ln157_1 = add i31 %p_cast, 156

]]></Node>
<StgValue><ssdm name="add_ln157_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end5:1  %zext_ln157 = zext i31 %add_ln157_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end5:2  %DATA_PARAMETERS_addr_2 = getelementptr float* %DATA_PARAMETERS, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_2"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.end5:3  %DATA_PARAMETERS_addr_12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_2, i32 2400)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="251" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.end5:3  %DATA_PARAMETERS_addr_12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_2, i32 2400)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_12"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="252" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.end5:3  %DATA_PARAMETERS_addr_12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_2, i32 2400)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_12"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="253" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.end5:3  %DATA_PARAMETERS_addr_12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_2, i32 2400)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_12"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="254" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.end5:3  %DATA_PARAMETERS_addr_12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_2, i32 2400)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_12"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="255" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.end5:3  %DATA_PARAMETERS_addr_12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_2, i32 2400)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_12"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="256" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.end5:3  %DATA_PARAMETERS_addr_12 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_2, i32 2400)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_12"/></StgValue>
</operation>

<operation id="257" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end5:4  br label %burst.rd.header20

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="258" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
burst.rd.header20:0  %phi_ln157 = phi i12 [ 0, %burst.rd.end5 ], [ %add_ln157, %burstread.region2 ]

]]></Node>
<StgValue><ssdm name="phi_ln157"/></StgValue>
</operation>

<operation id="259" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.header20:1  %icmp_ln157 = icmp eq i12 %phi_ln157, -1696

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="260" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header20:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2400, i64 2400, i64 2400) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="261" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.header20:3  %add_ln157 = add i12 %phi_ln157, 1

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="262" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header20:4  br i1 %icmp_ln157, label %burst.rd.end19, label %burstread.region2

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="263" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
burstread.region2:3  %DATA_PARAMETERS_addr_13 = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_PARAMETERS_addr_2)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="264" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region2:0  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin2"/></StgValue>
</operation>

<operation id="265" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="specpipeline_ln157"/></StgValue>
</operation>

<operation id="266" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region2:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_conv3_weig) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="267" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="12">
<![CDATA[
burstread.region2:4  %zext_ln157_1 = zext i12 %phi_ln157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln157_1"/></StgValue>
</operation>

<operation id="268" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region2:5  %conv3_weights_addr = getelementptr [2400 x float]* %conv3_weights, i64 0, i64 %zext_ln157_1

]]></Node>
<StgValue><ssdm name="conv3_weights_addr"/></StgValue>
</operation>

<operation id="269" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
burstread.region2:6  store float %DATA_PARAMETERS_addr_13, float* %conv3_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="270" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region2:7  %burstread_rend31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend31"/></StgValue>
</operation>

<operation id="271" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
burstread.region2:8  br label %burst.rd.header20

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="272" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end19:0  %add_ln158_1 = add i31 %p_cast, 2556

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="273" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end19:1  %zext_ln158_1 = zext i31 %add_ln158_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="274" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end19:2  %DATA_PARAMETERS_addr_3 = getelementptr float* %DATA_PARAMETERS, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_3"/></StgValue>
</operation>

<operation id="275" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.end19:3  %DATA_PARAMETERS_addr_14 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_3, i32 16)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_14"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="276" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.end19:3  %DATA_PARAMETERS_addr_14 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_3, i32 16)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_14"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="277" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.end19:3  %DATA_PARAMETERS_addr_14 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_3, i32 16)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_14"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="278" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.end19:3  %DATA_PARAMETERS_addr_14 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_3, i32 16)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_14"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="279" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.end19:3  %DATA_PARAMETERS_addr_14 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_3, i32 16)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_14"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="280" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.end19:3  %DATA_PARAMETERS_addr_14 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_3, i32 16)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_14"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="281" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.end19:3  %DATA_PARAMETERS_addr_14 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_3, i32 16)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_14"/></StgValue>
</operation>

<operation id="282" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end19:4  br label %burst.rd.header34

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="283" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
burst.rd.header34:0  %phi_ln158 = phi i5 [ 0, %burst.rd.end19 ], [ %add_ln158, %burstread.region3 ]

]]></Node>
<StgValue><ssdm name="phi_ln158"/></StgValue>
</operation>

<operation id="284" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.header34:1  %icmp_ln158 = icmp eq i5 %phi_ln158, -16

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="285" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header34:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="286" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.header34:3  %add_ln158 = add i5 %phi_ln158, 1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="287" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header34:4  br i1 %icmp_ln158, label %burst.rd.end33, label %burstread.region3

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="288" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burstread.region3:4  %DATA_PARAMETERS_addr_15 = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_PARAMETERS_addr_3)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_15"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="289" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region3:0  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin3"/></StgValue>
</operation>

<operation id="290" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="specpipeline_ln158"/></StgValue>
</operation>

<operation id="291" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region3:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_conv3_bias) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="292" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="5">
<![CDATA[
burstread.region3:3  %zext_ln158 = zext i5 %phi_ln158 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="293" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region3:5  %conv3_bias_addr = getelementptr [16 x float]* %conv3_bias, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="conv3_bias_addr"/></StgValue>
</operation>

<operation id="294" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burstread.region3:6  store float %DATA_PARAMETERS_addr_15, float* %conv3_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="295" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region3:7  %burstread_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend45"/></StgValue>
</operation>

<operation id="296" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
burstread.region3:8  br label %burst.rd.header34

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="297" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end33:0  %add_ln160_1 = add i31 %p_cast, 2572

]]></Node>
<StgValue><ssdm name="add_ln160_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="298" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end33:1  %zext_ln160 = zext i31 %add_ln160_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="299" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end33:2  %DATA_PARAMETERS_addr_4 = getelementptr float* %DATA_PARAMETERS, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_4"/></StgValue>
</operation>

<operation id="300" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end33:3  %DATA_PARAMETERS_addr_16 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_4, i32 48000)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_16"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="301" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end33:3  %DATA_PARAMETERS_addr_16 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_4, i32 48000)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_16"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="302" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end33:3  %DATA_PARAMETERS_addr_16 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_4, i32 48000)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_16"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="303" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end33:3  %DATA_PARAMETERS_addr_16 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_4, i32 48000)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_16"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="304" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end33:3  %DATA_PARAMETERS_addr_16 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_4, i32 48000)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_16"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="305" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end33:3  %DATA_PARAMETERS_addr_16 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_4, i32 48000)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_16"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="306" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end33:3  %DATA_PARAMETERS_addr_16 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_4, i32 48000)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_16"/></StgValue>
</operation>

<operation id="307" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end33:4  br label %burst.rd.header48

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="308" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
burst.rd.header48:0  %phi_ln160 = phi i16 [ 0, %burst.rd.end33 ], [ %add_ln160, %burstread.region4 ]

]]></Node>
<StgValue><ssdm name="phi_ln160"/></StgValue>
</operation>

<operation id="309" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.header48:1  %icmp_ln160 = icmp eq i16 %phi_ln160, -17536

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="310" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header48:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48000, i64 48000, i64 48000) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="311" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.header48:3  %add_ln160 = add i16 %phi_ln160, 1

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="312" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header48:4  br i1 %icmp_ln160, label %burst.rd.end47, label %burstread.region4

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="313" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burstread.region4:3  %DATA_PARAMETERS_addr_17 = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_PARAMETERS_addr_4)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_17"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="314" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region4:0  %burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin4"/></StgValue>
</operation>

<operation id="315" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="specpipeline_ln160"/></StgValue>
</operation>

<operation id="316" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region4:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_conv5_weig) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="317" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="16">
<![CDATA[
burstread.region4:4  %zext_ln160_1 = zext i16 %phi_ln160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln160_1"/></StgValue>
</operation>

<operation id="318" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region4:5  %conv5_weights_addr = getelementptr [48000 x float]* %conv5_weights, i64 0, i64 %zext_ln160_1

]]></Node>
<StgValue><ssdm name="conv5_weights_addr"/></StgValue>
</operation>

<operation id="319" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
burstread.region4:6  store float %DATA_PARAMETERS_addr_17, float* %conv5_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="320" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region4:7  %burstread_rend59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend59"/></StgValue>
</operation>

<operation id="321" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
burstread.region4:8  br label %burst.rd.header48

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="322" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end47:0  %add_ln161_1 = add i31 %p_cast, 50572

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="323" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end47:1  %zext_ln161_1 = zext i31 %add_ln161_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="324" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end47:2  %DATA_PARAMETERS_addr_5 = getelementptr float* %DATA_PARAMETERS, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_5"/></StgValue>
</operation>

<operation id="325" st_id="64" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.end47:3  %DATA_PARAMETERS_addr_18 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_5, i32 120)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_18"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="326" st_id="65" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.end47:3  %DATA_PARAMETERS_addr_18 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_5, i32 120)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_18"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="327" st_id="66" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.end47:3  %DATA_PARAMETERS_addr_18 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_5, i32 120)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_18"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="328" st_id="67" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.end47:3  %DATA_PARAMETERS_addr_18 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_5, i32 120)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_18"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="329" st_id="68" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.end47:3  %DATA_PARAMETERS_addr_18 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_5, i32 120)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_18"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="330" st_id="69" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.end47:3  %DATA_PARAMETERS_addr_18 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_5, i32 120)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_18"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="331" st_id="70" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.end47:3  %DATA_PARAMETERS_addr_18 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_5, i32 120)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_18"/></StgValue>
</operation>

<operation id="332" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end47:4  br label %burst.rd.header62

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="333" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
burst.rd.header62:0  %phi_ln161 = phi i7 [ 0, %burst.rd.end47 ], [ %add_ln161, %burstread.region5 ]

]]></Node>
<StgValue><ssdm name="phi_ln161"/></StgValue>
</operation>

<operation id="334" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
burst.rd.header62:1  %icmp_ln161 = icmp eq i7 %phi_ln161, -8

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="335" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header62:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="336" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
burst.rd.header62:3  %add_ln161 = add i7 %phi_ln161, 1

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="337" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header62:4  br i1 %icmp_ln161, label %burst.rd.end61, label %burstread.region5

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="338" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burstread.region5:4  %DATA_PARAMETERS_addr_19 = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_PARAMETERS_addr_5)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_19"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="339" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region5:0  %burstread_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin5"/></StgValue>
</operation>

<operation id="340" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="specpipeline_ln161"/></StgValue>
</operation>

<operation id="341" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region5:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_conv5_bias) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="342" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="7">
<![CDATA[
burstread.region5:3  %zext_ln161 = zext i7 %phi_ln161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="343" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region5:5  %conv5_bias_addr = getelementptr [120 x float]* %conv5_bias, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="conv5_bias_addr"/></StgValue>
</operation>

<operation id="344" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
burstread.region5:6  store float %DATA_PARAMETERS_addr_19, float* %conv5_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="345" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region5:7  %burstread_rend73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin5) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend73"/></StgValue>
</operation>

<operation id="346" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
burstread.region5:8  br label %burst.rd.header62

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="347" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end61:0  %add_ln163_1 = add i31 %p_cast, 50692

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="348" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end61:1  %zext_ln163 = zext i31 %add_ln163_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="349" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end61:2  %DATA_PARAMETERS_addr_6 = getelementptr float* %DATA_PARAMETERS, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_6"/></StgValue>
</operation>

<operation id="350" st_id="75" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.end61:3  %DATA_PARAMETERS_addr_20 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_6, i32 1200)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_20"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="351" st_id="76" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.end61:3  %DATA_PARAMETERS_addr_20 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_6, i32 1200)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_20"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="352" st_id="77" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.end61:3  %DATA_PARAMETERS_addr_20 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_6, i32 1200)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_20"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="353" st_id="78" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.end61:3  %DATA_PARAMETERS_addr_20 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_6, i32 1200)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_20"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="354" st_id="79" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.end61:3  %DATA_PARAMETERS_addr_20 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_6, i32 1200)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_20"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="355" st_id="80" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.end61:3  %DATA_PARAMETERS_addr_20 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_6, i32 1200)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_20"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="356" st_id="81" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.end61:3  %DATA_PARAMETERS_addr_20 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_6, i32 1200)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_20"/></StgValue>
</operation>

<operation id="357" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end61:4  br label %burst.rd.header76

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="358" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
burst.rd.header76:0  %phi_ln163 = phi i11 [ 0, %burst.rd.end61 ], [ %add_ln163, %burstread.region6 ]

]]></Node>
<StgValue><ssdm name="phi_ln163"/></StgValue>
</operation>

<operation id="359" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header76:1  %icmp_ln163 = icmp eq i11 %phi_ln163, -848

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="360" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header76:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1200, i64 1200, i64 1200) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="361" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header76:3  %add_ln163 = add i11 %phi_ln163, 1

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="362" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header76:4  br i1 %icmp_ln163, label %burst.rd.end75, label %burstread.region6

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="363" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burstread.region6:3  %DATA_PARAMETERS_addr_21 = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_PARAMETERS_addr_6)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_21"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="364" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region6:0  %burstread_rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin6"/></StgValue>
</operation>

<operation id="365" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region6:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="specpipeline_ln163"/></StgValue>
</operation>

<operation id="366" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region6:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_fc6_weight) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="367" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="11">
<![CDATA[
burstread.region6:4  %zext_ln163_1 = zext i11 %phi_ln163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="368" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region6:5  %fc6_weights_0_0_ad = getelementptr [1200 x float]* %fc6_weights_0_0, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="fc6_weights_0_0_ad"/></StgValue>
</operation>

<operation id="369" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
burstread.region6:6  store float %DATA_PARAMETERS_addr_21, float* %fc6_weights_0_0_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="370" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region6:7  %burstread_rend87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin6) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend87"/></StgValue>
</operation>

<operation id="371" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
burstread.region6:8  br label %burst.rd.header76

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="372" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end75:0  %add_ln164_1 = add i31 %p_cast, 51892

]]></Node>
<StgValue><ssdm name="add_ln164_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="373" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end75:1  %zext_ln164_1 = zext i31 %add_ln164_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</operation>

<operation id="374" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end75:2  %DATA_PARAMETERS_addr_7 = getelementptr float* %DATA_PARAMETERS, i64 %zext_ln164_1

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_7"/></StgValue>
</operation>

<operation id="375" st_id="86" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
burst.rd.end75:3  %DATA_PARAMETERS_addr_22 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_7, i32 10)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_22"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="376" st_id="87" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
burst.rd.end75:3  %DATA_PARAMETERS_addr_22 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_7, i32 10)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_22"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="377" st_id="88" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
burst.rd.end75:3  %DATA_PARAMETERS_addr_22 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_7, i32 10)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_22"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="378" st_id="89" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
burst.rd.end75:3  %DATA_PARAMETERS_addr_22 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_7, i32 10)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_22"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="379" st_id="90" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
burst.rd.end75:3  %DATA_PARAMETERS_addr_22 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_7, i32 10)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_22"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="380" st_id="91" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
burst.rd.end75:3  %DATA_PARAMETERS_addr_22 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_7, i32 10)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_22"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="381" st_id="92" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
burst.rd.end75:3  %DATA_PARAMETERS_addr_22 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_PARAMETERS_addr_7, i32 10)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_22"/></StgValue>
</operation>

<operation id="382" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end75:4  br label %burst.rd.header90

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="383" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.rd.header90:0  %phi_ln164 = phi i4 [ 0, %burst.rd.end75 ], [ %add_ln164, %burstread.region7 ]

]]></Node>
<StgValue><ssdm name="phi_ln164"/></StgValue>
</operation>

<operation id="384" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header90:1  %icmp_ln164 = icmp eq i4 %phi_ln164, -6

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="385" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header90:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="386" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header90:3  %add_ln164 = add i4 %phi_ln164, 1

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="387" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header90:4  br i1 %icmp_ln164, label %burst.rd.end89, label %burstread.region7

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="388" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
burstread.region7:4  %DATA_PARAMETERS_addr_23 = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_PARAMETERS_addr_7)

]]></Node>
<StgValue><ssdm name="DATA_PARAMETERS_addr_23"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="389" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region7:0  %burstread_rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin7"/></StgValue>
</operation>

<operation id="390" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region7:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="specpipeline_ln164"/></StgValue>
</operation>

<operation id="391" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region7:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_fc6_bias_O) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="392" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="4">
<![CDATA[
burstread.region7:3  %zext_ln164 = zext i4 %phi_ln164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="393" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region7:5  %fc6_bias_addr = getelementptr [10 x float]* %fc6_bias, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="fc6_bias_addr"/></StgValue>
</operation>

<operation id="394" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burstread.region7:6  store float %DATA_PARAMETERS_addr_23, float* %fc6_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="395" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region7:7  %burstread_rend101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin7) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend101"/></StgValue>
</operation>

<operation id="396" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
burstread.region7:8  br label %burst.rd.header90

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="397" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
burst.rd.end89:0  call fastcc void @convolution1(float* %DATA_IMAGE, i30 %image1, [150 x float]* %conv1_weights_0, [6 x float]* nocapture %conv1_bias, [4704 x float]* nocapture %conv1_output)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="398" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
burst.rd.end89:0  call fastcc void @convolution1(float* %DATA_IMAGE, i30 %image1, [150 x float]* %conv1_weights_0, [6 x float]* nocapture %conv1_bias, [4704 x float]* nocapture %conv1_output)

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="399" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
burst.rd.end89:1  call fastcc void @max_pooling2([4704 x float]* %conv1_output, [1176 x float]* %pool2_output) nounwind

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="400" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
burst.rd.end89:1  call fastcc void @max_pooling2([4704 x float]* %conv1_output, [1176 x float]* %pool2_output) nounwind

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="401" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
burst.rd.end89:2  call fastcc void @convolution3([1176 x float]* %pool2_output, [2400 x float]* %conv3_weights, [16 x float]* %conv3_bias, [1600 x float]* %conv3_output) nounwind

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="402" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
burst.rd.end89:2  call fastcc void @convolution3([1176 x float]* %pool2_output, [2400 x float]* %conv3_weights, [16 x float]* %conv3_bias, [1600 x float]* %conv3_output) nounwind

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="403" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
burst.rd.end89:3  call fastcc void @max_pooling4([1600 x float]* %conv3_output, [400 x float]* %pool4_output) nounwind

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="404" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
burst.rd.end89:3  call fastcc void @max_pooling4([1600 x float]* %conv3_output, [400 x float]* %pool4_output) nounwind

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="405" st_id="104" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
burst.rd.end89:4  call fastcc void @convolution5([400 x float]* %pool4_output, [48000 x float]* %conv5_weights, [120 x float]* %conv5_bias, [120 x float]* %conv5_output_0_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln174"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="406" st_id="105" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
burst.rd.end89:4  call fastcc void @convolution5([400 x float]* %pool4_output, [48000 x float]* %conv5_weights, [120 x float]* %conv5_bias, [120 x float]* %conv5_output_0_0) nounwind

]]></Node>
<StgValue><ssdm name="call_ln174"/></StgValue>
</operation>

<operation id="407" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end89:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="408" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.i:0  %indvar_flatten = phi i11 [ 0, %burst.rd.end89 ], [ %add_ln122, %hls_label_5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="409" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.i:1  %c_0_i = phi i7 [ 0, %burst.rd.end89 ], [ %select_ln125_3, %hls_label_5 ]

]]></Node>
<StgValue><ssdm name="c_0_i"/></StgValue>
</operation>

<operation id="410" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i:2  %n_0_i = phi i4 [ 0, %burst.rd.end89 ], [ %n, %hls_label_5 ]

]]></Node>
<StgValue><ssdm name="n_0_i"/></StgValue>
</operation>

<operation id="411" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:3  %icmp_ln122 = icmp eq i11 %indvar_flatten, -848

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="412" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:4  %add_ln122 = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="413" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln122, label %burst.wr.header.preheader, label %hls_label_5

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="414" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_5:0  %c = add i7 %c_0_i, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="415" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_5:2  %icmp_ln123 = icmp eq i4 %n_0_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="416" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_5:3  %select_ln125 = select i1 %icmp_ln123, i4 0, i4 %n_0_i

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="417" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_5:5  %icmp_ln125_1 = icmp eq i7 %c_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln125_1"/></StgValue>
</operation>

<operation id="418" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_5:7  %select_ln125_3 = select i1 %icmp_ln123, i7 %c, i7 %c_0_i

]]></Node>
<StgValue><ssdm name="select_ln125_3"/></StgValue>
</operation>

<operation id="419" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_5:33  %n = add i4 %select_ln125, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="420" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_5:4  %icmp_ln125 = icmp eq i7 %c, 0

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="421" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="7">
<![CDATA[
hls_label_5:8  %zext_ln125_1 = zext i7 %select_ln125_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="422" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="7">
<![CDATA[
hls_label_5:9  %zext_ln126 = zext i7 %select_ln125_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="423" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:10  %conv5_output_0_0_a = getelementptr [120 x float]* %conv5_output_0_0, i64 0, i64 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="conv5_output_0_0_a"/></StgValue>
</operation>

<operation id="424" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="7">
<![CDATA[
hls_label_5:11  %conv5_output_0_0_l = load float* %conv5_output_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv5_output_0_0_l"/></StgValue>
</operation>

<operation id="425" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
hls_label_5:15  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %select_ln125, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="426" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="11">
<![CDATA[
hls_label_5:16  %zext_ln126_1 = zext i11 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="427" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_5:17  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln125, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="428" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="7">
<![CDATA[
hls_label_5:18  %zext_ln126_2 = zext i7 %tmp_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln126_2"/></StgValue>
</operation>

<operation id="429" st_id="107" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_5:19  %sub_ln126 = sub i12 %zext_ln126_1, %zext_ln126_2

]]></Node>
<StgValue><ssdm name="sub_ln126"/></StgValue>
</operation>

<operation id="430" st_id="107" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_5:20  %add_ln126 = add i12 %sub_ln126, %zext_ln126

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="431" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="12">
<![CDATA[
hls_label_5:21  %sext_ln126 = sext i12 %add_ln126 to i64

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="432" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:22  %fc6_weights_0_0_ad_1 = getelementptr [1200 x float]* %fc6_weights_0_0, i64 0, i64 %sext_ln126

]]></Node>
<StgValue><ssdm name="fc6_weights_0_0_ad_1"/></StgValue>
</operation>

<operation id="433" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="11">
<![CDATA[
hls_label_5:28  %fc6_weights_0_0_lo = load float* %fc6_weights_0_0_ad_1, align 4

]]></Node>
<StgValue><ssdm name="fc6_weights_0_0_lo"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="434" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="7">
<![CDATA[
hls_label_5:11  %conv5_output_0_0_l = load float* %conv5_output_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv5_output_0_0_l"/></StgValue>
</operation>

<operation id="435" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="11">
<![CDATA[
hls_label_5:28  %fc6_weights_0_0_lo = load float* %fc6_weights_0_0_ad_1, align 4

]]></Node>
<StgValue><ssdm name="fc6_weights_0_0_lo"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="436" st_id="109" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5:29  %tmp_i = fmul float %fc6_weights_0_0_lo, %conv5_output_0_0_l

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="437" st_id="110" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5:29  %tmp_i = fmul float %fc6_weights_0_0_lo, %conv5_output_0_0_l

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="438" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="4">
<![CDATA[
hls_label_5:14  %zext_ln125 = zext i4 %select_ln125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="439" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:23  %fc6_bias_addr_1 = getelementptr [10 x float]* %fc6_bias, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="fc6_bias_addr_1"/></StgValue>
</operation>

<operation id="440" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="4">
<![CDATA[
hls_label_5:24  %fc6_bias_load = load float* %fc6_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc6_bias_load"/></StgValue>
</operation>

<operation id="441" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:25  %output_assign_addr_1 = getelementptr [10 x float]* %output_assign, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="output_assign_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="4">
<![CDATA[
hls_label_5:26  %output_assign_load_1 = load float* %output_assign_addr_1, align 4

]]></Node>
<StgValue><ssdm name="output_assign_load_1"/></StgValue>
</operation>

<operation id="443" st_id="111" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5:29  %tmp_i = fmul float %fc6_weights_0_0_lo, %conv5_output_0_0_l

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="444" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_5:6  %select_ln125_1 = select i1 %icmp_ln123, i1 %icmp_ln125, i1 %icmp_ln125_1

]]></Node>
<StgValue><ssdm name="select_ln125_1"/></StgValue>
</operation>

<operation id="445" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="4">
<![CDATA[
hls_label_5:24  %fc6_bias_load = load float* %fc6_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc6_bias_load"/></StgValue>
</operation>

<operation id="446" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="4">
<![CDATA[
hls_label_5:26  %output_assign_load_1 = load float* %output_assign_addr_1, align 4

]]></Node>
<StgValue><ssdm name="output_assign_load_1"/></StgValue>
</operation>

<operation id="447" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:27  %acc = select i1 %select_ln125_1, float %fc6_bias_load, float %output_assign_load_1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="448" st_id="112" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5:29  %tmp_i = fmul float %fc6_weights_0_0_lo, %conv5_output_0_0_l

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="449" st_id="113" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5:30  %tmp_7_i = fadd float %acc, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="450" st_id="114" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5:30  %tmp_7_i = fadd float %acc, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="451" st_id="115" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5:30  %tmp_7_i = fadd float %acc, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="452" st_id="116" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5:30  %tmp_7_i = fadd float %acc, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="453" st_id="117" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5:30  %tmp_7_i = fadd float %acc, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="454" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_5:1  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1200, i64 1200, i64 1200) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="455" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5:12  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="456" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_5:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln124"/></StgValue>
</operation>

<operation id="457" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_5:31  store float %tmp_7_i, float* %output_assign_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="458" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5:32  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_3_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="459" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5:34  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="460" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:0  %DATA_FC6_OUTPUT_addr_1 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %DATA_FC6_OUTPUT_addr, i32 10)

]]></Node>
<StgValue><ssdm name="DATA_FC6_OUTPUT_addr_1"/></StgValue>
</operation>

<operation id="461" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:1  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="462" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.wr.header:0  %phi_ln178 = phi i4 [ %add_ln178, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln178"/></StgValue>
</operation>

<operation id="463" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header:1  %icmp_ln178 = icmp eq i4 %phi_ln178, -6

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="464" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="465" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header:3  %add_ln178 = add i4 %phi_ln178, 1

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="466" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %icmp_ln178, label %memcpy.tail, label %burstwrite.region

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="467" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="4">
<![CDATA[
burstwrite.region:3  %zext_ln178 = zext i4 %phi_ln178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="468" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region:4  %output_assign_addr = getelementptr [10 x float]* %output_assign, i64 0, i64 %zext_ln178

]]></Node>
<StgValue><ssdm name="output_assign_addr"/></StgValue>
</operation>

<operation id="469" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region:5  %output_assign_load = load float* %output_assign_addr, align 4

]]></Node>
<StgValue><ssdm name="output_assign_load"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="470" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region:5  %output_assign_load = load float* %output_assign_addr, align 4

]]></Node>
<StgValue><ssdm name="output_assign_load"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="471" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="472" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="specpipeline_ln178"/></StgValue>
</operation>

<operation id="473" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopName([37 x i8]* @memcpy_OC_fc6_output) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="474" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
burstwrite.region:6  call void @_ssdm_op_Write.m_axi.floatP(float* %DATA_FC6_OUTPUT_addr, float %output_assign_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln178"/></StgValue>
</operation>

<operation id="475" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="476" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region:8  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="477" st_id="123" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %DATA_FC6_OUTPUT_addr_2 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_FC6_OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_FC6_OUTPUT_addr_2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="478" st_id="124" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %DATA_FC6_OUTPUT_addr_2 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_FC6_OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_FC6_OUTPUT_addr_2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="479" st_id="125" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %DATA_FC6_OUTPUT_addr_2 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_FC6_OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_FC6_OUTPUT_addr_2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="480" st_id="126" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %DATA_FC6_OUTPUT_addr_2 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_FC6_OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_FC6_OUTPUT_addr_2"/></StgValue>
</operation>

<operation id="481" st_id="126" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0">
<![CDATA[
memcpy.tail:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln179"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="482" st_id="127" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %DATA_FC6_OUTPUT_addr_2 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_FC6_OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_FC6_OUTPUT_addr_2"/></StgValue>
</operation>

<operation id="483" st_id="127" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0">
<![CDATA[
memcpy.tail:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln179"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
