Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul  3 15:48:08 2019
| Host         : Rodrigo-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_syncIndex_control_sets_placed.rpt
| Design       : vga_syncIndex
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              98 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------+------------------+------------------+----------------+
|   Clock Signal   |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------+------------------+------------------+----------------+
|  clk_BUFG        | vsyncoff       | vsyncon          |                1 |              2 |
|  clk_BUFG        | hsyncoff       | hsyncon          |                1 |              2 |
|  clock_IBUF_BUFG |                |                  |                1 |              2 |
|  clk_BUFG        | ec             | hreset           |                2 |             20 |
|  clk_BUFG        | hreset         | vc0              |                2 |             20 |
| ~pcount_BUFG     |                |                  |                6 |             20 |
|  clk_BUFG        |                |                  |                8 |             22 |
| ~pcount_BUFG     | red[3]_i_2_n_0 | red[3]_i_1_n_0   |                6 |             24 |
| ~pcount_BUFG     | red1           | addra            |                4 |             30 |
+------------------+----------------+------------------+------------------+----------------+


