// Seed: 1810199758
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3
);
  always assert (1);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0
  );
  wire id_4;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  assign module_3.id_4 = 0;
  output wire id_1;
  wire id_4;
  ;
  parameter id_5 = 1;
endmodule
module module_3 #(
    parameter id_12 = 32'd25,
    parameter id_4  = 32'd84
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire _id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [id_12 : 1] id_16;
  module_2 modCall_1 (
      id_8,
      id_11,
      id_1
  );
  wire [1 : id_4] id_17;
endmodule
