# Reading D:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do medfilter2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/singal2/final_project/verilog {C:/singal2/final_project/verilog/win3by3_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:25 on Jul 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/singal2/final_project/verilog" C:/singal2/final_project/verilog/win3by3_gen.v 
# -- Compiling module win3by3_gen
# 
# Top level modules:
# 	win3by3_gen
# End time: 16:31:25 on Jul 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/singal2/final_project/verilog {C:/singal2/final_project/verilog/medfilter3by3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:25 on Jul 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/singal2/final_project/verilog" C:/singal2/final_project/verilog/medfilter3by3.v 
# -- Compiling module medfilter3by3
# 
# Top level modules:
# 	medfilter3by3
# End time: 16:31:25 on Jul 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/singal2/final_project/verilog {C:/singal2/final_project/verilog/medfilter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:25 on Jul 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/singal2/final_project/verilog" C:/singal2/final_project/verilog/medfilter2.v 
# -- Compiling module medfilter2
# 
# Top level modules:
# 	medfilter2
# End time: 16:31:25 on Jul 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/singal2/final_project/verilog {C:/singal2/final_project/verilog/counter_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:25 on Jul 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/singal2/final_project/verilog" C:/singal2/final_project/verilog/counter_ctrl.v 
# -- Compiling module counter_ctrl
# 
# Top level modules:
# 	counter_ctrl
# End time: 16:31:25 on Jul 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
