#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec 12 16:19:49 2024
# Process ID: 9600
# Current directory: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28256 C:\Users\SDverisure\Documents\4_TELECO\DSED_github\DSED\megatest_fit\filterBlockTest\filterBlockTest.xpr
# Log file: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/vivado.log
# Journal file: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_0 -dir c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {524288} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
export_ip_user_files -of_objects [get_files c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 10 blk_mem_gen_0_synth_1
[Thu Dec 12 16:24:24 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.ip_user_files -ipstatic_source_dir C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/modelsim} {questa=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/questa} {riviera=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/riviera} {activehdl=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd w ]
add_files -fileset sim_1 C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd
set_property top tb_RAM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_RAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RAM_behav xil_defaultlib.tb_RAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavior of entity xil_defaultlib.tb_ram
Built simulation snapshot tb_RAM_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_RAM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 16:34:46 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAM_behav -key {Behavioral:sim_1:Functional:tb_RAM} -tclbatch {tb_RAM.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/rst was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/sen was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/FIR/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s0 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s1 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s2 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s3 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s4 was not found in the design.
source tb_RAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.793 ; gain = 0.000
create_wave_config
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 us
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
set_property xsim.view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_RAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RAM_behav xil_defaultlib.tb_RAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavior of entity xil_defaultlib.tb_ram
Built simulation snapshot tb_RAM_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_RAM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 16:41:42 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAM_behav -key {Behavioral:sim_1:Functional:tb_RAM} -tclbatch {tb_RAM.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/rst was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/sen was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/FIR/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s0 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s1 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s2 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s3 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s4 was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
source tb_RAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.312 ; gain = 1.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_RAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RAM_behav xil_defaultlib.tb_RAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavior of entity xil_defaultlib.tb_ram
Built simulation snapshot tb_RAM_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_RAM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 16:44:22 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAM_behav -key {Behavioral:sim_1:Functional:tb_RAM} -tclbatch {tb_RAM.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/rst was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/sen was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/FIR/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s0 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s1 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s2 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s3 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s4 was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
source tb_RAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.629 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_RAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RAM_behav xil_defaultlib.tb_RAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavior of entity xil_defaultlib.tb_ram
Built simulation snapshot tb_RAM_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_RAM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 16:45:43 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAM_behav -key {Behavioral:sim_1:Functional:tb_RAM} -tclbatch {tb_RAM.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/rst was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/sen was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/FIR/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s0 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s1 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s2 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s3 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s4 was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
source tb_RAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.629 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_RAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RAM_behav xil_defaultlib.tb_RAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavior of entity xil_defaultlib.tb_ram
Built simulation snapshot tb_RAM_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_RAM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 16:48:54 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAM_behav -key {Behavioral:sim_1:Functional:tb_RAM} -tclbatch {tb_RAM.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/rst was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/sen was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/FIR/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s0 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s1 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s2 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s3 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s4 was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
source tb_RAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1277.184 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 us
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 2.5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2.5 us
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_RAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RAM_behav xil_defaultlib.tb_RAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavior of entity xil_defaultlib.tb_ram
Built simulation snapshot tb_RAM_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xsim.dir/tb_RAM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 12 16:50:23 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAM_behav -key {Behavioral:sim_1:Functional:tb_RAM} -tclbatch {tb_RAM.tcl} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg} -view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
WARNING: Simulation object /tb_firterBlock/clk_12Mhz was not found in the design.
WARNING: Simulation object /tb_firterBlock/rst was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_in was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_en was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/sen was not found in the design.
WARNING: Simulation object /tb_firterBlock/filterSelect was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/FIR/sample_out was not found in the design.
WARNING: Simulation object /tb_firterBlock/sample_out_ready was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s0 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s1 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s2 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s3 was not found in the design.
WARNING: Simulation object /tb_firterBlock/uut/s4 was not found in the design.
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
source tb_RAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1277.184 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2.5 us
Block Memory Generator module tb_RAM.DUT.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg}
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
