// Seed: 2550168451
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output reg id_5;
  inout reg id_4;
  output uwire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = (-1);
  for (id_6 = id_6; 1; id_4 = id_1) begin : LABEL_0
    assign id_3 = 1;
  end
  final begin : LABEL_1
    id_4 <= id_1;
    id_5 = id_4;
  end
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd70
) (
    input  uwire _id_0,
    output tri1  id_1,
    output tri   id_2,
    output tri0  id_3
);
  wire [-1 : id_0] id_5;
  localparam id_6 = id_3++;
  always @(-1 or id_6) disable id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_7,
      id_7
  );
endmodule
