<stg><name>shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:0  %kernel_window_35_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_35_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_35_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:1  %kernel_window_34_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_34_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_34_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:2  %kernel_window_33_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_33_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_33_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:3  %kernel_window_32_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_32_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_32_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:4  %kernel_window_31_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_31_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_31_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:5  %kernel_window_30_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_30_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_30_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:6  %kernel_window_29_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_29_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_29_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:7  %kernel_window_28_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_28_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_28_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:8  %kernel_window_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_23_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_23_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:9  %kernel_window_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_22_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_22_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:10  %kernel_window_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_21_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_21_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:11  %kernel_window_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_20_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_20_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:12  %kernel_window_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_19_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_19_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:13  %kernel_window_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_18_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_18_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:14  %kernel_window_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_17_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_17_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:15  %kernel_window_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_11_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_11_V_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:16  %kernel_window_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_10_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_10_V_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:17  %kernel_window_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_8_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_8_V_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:18  %kernel_window_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_7_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_7_V_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:19  %kernel_window_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_6_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_6_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:20  %kernel_window_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_4_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_4_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:21  %in_elem_data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_3_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_3_V_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:22  %in_elem_data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_2_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_2_V_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:23  %in_elem_data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_1_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_1_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:24  %in_elem_data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_0_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_0_V_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:25  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln226"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader.preheader:26  %DataOut_V_8 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_0, i64 0, i64 5), i16 %in_elem_data_0_V_read_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader.preheader:27  %DataOut_V_9 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_0, i64 0, i64 5), i16 %DataOut_V_8, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader.preheader:28  %DataOut_V_10 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_1, i64 0, i64 5), i16 %in_elem_data_1_V_read_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_10"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader.preheader:29  %DataOut_V_11 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_1, i64 0, i64 5), i16 %DataOut_V_10, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_11"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader.preheader:30  %DataOut_V_12 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_2, i64 0, i64 5), i16 %in_elem_data_2_V_read_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_12"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader.preheader:31  %DataOut_V_13 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_2, i64 0, i64 5), i16 %DataOut_V_12, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_13"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader.preheader:32  %DataOut_V_14 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_3, i64 0, i64 5), i16 %in_elem_data_3_V_read_1, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_14"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader.preheader:33  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_3, i64 0, i64 5), i16 %DataOut_V_14, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:34  %newret = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %kernel_window_4_V_read_1, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:35  %newret1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret, i16 %kernel_window_6_V_read_1, 1

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:36  %newret2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret1, i16 %kernel_window_7_V_read_1, 2

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:37  %newret3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret2, i16 %kernel_window_17_V_read_1, 3

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:38  %newret4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret3, i16 %kernel_window_18_V_read_1, 4

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:39  %newret5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret4, i16 %kernel_window_19_V_read_1, 5

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:40  %newret6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret5, i16 %kernel_window_28_V_read_1, 6

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:41  %newret7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret6, i16 %kernel_window_29_V_read_1, 7

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:42  %newret8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret7, i16 %kernel_window_30_V_read_1, 8

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:43  %newret9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret8, i16 %kernel_window_31_V_read_1, 9

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:44  %newret10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret9, i16 %kernel_window_8_V_read_1, 10

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:45  %newret11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret10, i16 %kernel_window_10_V_read_1, 11

]]></Node>
<StgValue><ssdm name="newret11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:46  %newret12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret11, i16 %kernel_window_11_V_read_1, 12

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:47  %newret13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret12, i16 %DataOut_V_9, 13

]]></Node>
<StgValue><ssdm name="newret13"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:48  %newret14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret13, i16 %DataOut_V_11, 14

]]></Node>
<StgValue><ssdm name="newret14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:49  %newret15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret14, i16 %DataOut_V_13, 15

]]></Node>
<StgValue><ssdm name="newret15"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:50  %newret16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret15, i16 %DataOut_V, 16

]]></Node>
<StgValue><ssdm name="newret16"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:51  %newret17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret16, i16 %kernel_window_20_V_read_1, 17

]]></Node>
<StgValue><ssdm name="newret17"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:52  %newret18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret17, i16 %kernel_window_21_V_read_1, 18

]]></Node>
<StgValue><ssdm name="newret18"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:53  %newret19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret18, i16 %kernel_window_22_V_read_1, 19

]]></Node>
<StgValue><ssdm name="newret19"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:54  %newret20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret19, i16 %kernel_window_23_V_read_1, 20

]]></Node>
<StgValue><ssdm name="newret20"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:55  %newret21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret20, i16 %DataOut_V_8, 21

]]></Node>
<StgValue><ssdm name="newret21"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:56  %newret22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret21, i16 %DataOut_V_10, 22

]]></Node>
<StgValue><ssdm name="newret22"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:57  %newret23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret22, i16 %DataOut_V_12, 23

]]></Node>
<StgValue><ssdm name="newret23"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:58  %newret24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret23, i16 %DataOut_V_14, 24

]]></Node>
<StgValue><ssdm name="newret24"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:59  %newret25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret24, i16 %kernel_window_32_V_read_1, 25

]]></Node>
<StgValue><ssdm name="newret25"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:60  %newret26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret25, i16 %kernel_window_33_V_read_1, 26

]]></Node>
<StgValue><ssdm name="newret26"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:61  %newret27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret26, i16 %kernel_window_34_V_read_1, 27

]]></Node>
<StgValue><ssdm name="newret27"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:62  %newret28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret27, i16 %kernel_window_35_V_read_1, 28

]]></Node>
<StgValue><ssdm name="newret28"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:63  %newret29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret28, i16 %in_elem_data_0_V_read_1, 29

]]></Node>
<StgValue><ssdm name="newret29"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:64  %newret30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret29, i16 %in_elem_data_1_V_read_1, 30

]]></Node>
<StgValue><ssdm name="newret30"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:65  %newret31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret30, i16 %in_elem_data_2_V_read_1, 31

]]></Node>
<StgValue><ssdm name="newret31"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="528" op_0_bw="528" op_1_bw="16">
<![CDATA[
.preheader.preheader:66  %newret32 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret31, i16 %in_elem_data_3_V_read_1, 32

]]></Node>
<StgValue><ssdm name="newret32"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="528">
<![CDATA[
.preheader.preheader:67  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret32

]]></Node>
<StgValue><ssdm name="ret_ln221"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="in_elem_data_0_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</port>
<port id="72" name="in_elem_data_1_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</port>
<port id="73" name="in_elem_data_2_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</port>
<port id="74" name="in_elem_data_3_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_elem_data_3_V_read"/></StgValue>
</port>
<port id="75" name="kernel_window_4_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_4_V_read"/></StgValue>
</port>
<port id="76" name="kernel_window_6_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_6_V_read"/></StgValue>
</port>
<port id="77" name="kernel_window_7_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_7_V_read"/></StgValue>
</port>
<port id="78" name="kernel_window_8_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_8_V_read"/></StgValue>
</port>
<port id="79" name="kernel_window_10_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_10_V_read"/></StgValue>
</port>
<port id="80" name="kernel_window_11_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_11_V_read"/></StgValue>
</port>
<port id="81" name="kernel_window_17_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_17_V_read"/></StgValue>
</port>
<port id="82" name="kernel_window_18_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_18_V_read"/></StgValue>
</port>
<port id="83" name="kernel_window_19_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_19_V_read"/></StgValue>
</port>
<port id="84" name="kernel_window_20_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_20_V_read"/></StgValue>
</port>
<port id="85" name="kernel_window_21_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_21_V_read"/></StgValue>
</port>
<port id="86" name="kernel_window_22_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_22_V_read"/></StgValue>
</port>
<port id="87" name="kernel_window_23_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_23_V_read"/></StgValue>
</port>
<port id="88" name="kernel_window_28_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_28_V_read"/></StgValue>
</port>
<port id="89" name="kernel_window_29_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_29_V_read"/></StgValue>
</port>
<port id="90" name="kernel_window_30_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_30_V_read"/></StgValue>
</port>
<port id="91" name="kernel_window_31_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_31_V_read"/></StgValue>
</port>
<port id="92" name="kernel_window_32_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_32_V_read"/></StgValue>
</port>
<port id="93" name="kernel_window_33_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_33_V_read"/></StgValue>
</port>
<port id="94" name="kernel_window_34_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_34_V_read"/></StgValue>
</port>
<port id="95" name="kernel_window_35_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_window_35_V_read"/></StgValue>
</port>
<port id="96" name="line_buffer_Array_V_1_0_0" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="line_buffer_Array_V_1_1_0" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="line_buffer_Array_V_1_0_1" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="line_buffer_Array_V_1_1_1" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="line_buffer_Array_V_1_0_2" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="line_buffer_Array_V_1_1_2" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="line_buffer_Array_V_1_0_3" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="line_buffer_Array_V_1_1_3" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="line_buffer_Array_V_1_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_35_V_read_1" fromId="104" toId="2">
</dataflow>
<dataflow id="106" from="kernel_window_35_V_read" to="kernel_window_35_V_read_1" fromId="95" toId="2">
</dataflow>
<dataflow id="107" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_34_V_read_1" fromId="104" toId="3">
</dataflow>
<dataflow id="108" from="kernel_window_34_V_read" to="kernel_window_34_V_read_1" fromId="94" toId="3">
</dataflow>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_33_V_read_1" fromId="104" toId="4">
</dataflow>
<dataflow id="110" from="kernel_window_33_V_read" to="kernel_window_33_V_read_1" fromId="93" toId="4">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_32_V_read_1" fromId="104" toId="5">
</dataflow>
<dataflow id="112" from="kernel_window_32_V_read" to="kernel_window_32_V_read_1" fromId="92" toId="5">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_31_V_read_1" fromId="104" toId="6">
</dataflow>
<dataflow id="114" from="kernel_window_31_V_read" to="kernel_window_31_V_read_1" fromId="91" toId="6">
</dataflow>
<dataflow id="115" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_30_V_read_1" fromId="104" toId="7">
</dataflow>
<dataflow id="116" from="kernel_window_30_V_read" to="kernel_window_30_V_read_1" fromId="90" toId="7">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_29_V_read_1" fromId="104" toId="8">
</dataflow>
<dataflow id="118" from="kernel_window_29_V_read" to="kernel_window_29_V_read_1" fromId="89" toId="8">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_28_V_read_1" fromId="104" toId="9">
</dataflow>
<dataflow id="120" from="kernel_window_28_V_read" to="kernel_window_28_V_read_1" fromId="88" toId="9">
</dataflow>
<dataflow id="121" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_23_V_read_1" fromId="104" toId="10">
</dataflow>
<dataflow id="122" from="kernel_window_23_V_read" to="kernel_window_23_V_read_1" fromId="87" toId="10">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_22_V_read_1" fromId="104" toId="11">
</dataflow>
<dataflow id="124" from="kernel_window_22_V_read" to="kernel_window_22_V_read_1" fromId="86" toId="11">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_21_V_read_1" fromId="104" toId="12">
</dataflow>
<dataflow id="126" from="kernel_window_21_V_read" to="kernel_window_21_V_read_1" fromId="85" toId="12">
</dataflow>
<dataflow id="127" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_20_V_read_1" fromId="104" toId="13">
</dataflow>
<dataflow id="128" from="kernel_window_20_V_read" to="kernel_window_20_V_read_1" fromId="84" toId="13">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_19_V_read_1" fromId="104" toId="14">
</dataflow>
<dataflow id="130" from="kernel_window_19_V_read" to="kernel_window_19_V_read_1" fromId="83" toId="14">
</dataflow>
<dataflow id="131" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_18_V_read_1" fromId="104" toId="15">
</dataflow>
<dataflow id="132" from="kernel_window_18_V_read" to="kernel_window_18_V_read_1" fromId="82" toId="15">
</dataflow>
<dataflow id="133" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_17_V_read_1" fromId="104" toId="16">
</dataflow>
<dataflow id="134" from="kernel_window_17_V_read" to="kernel_window_17_V_read_1" fromId="81" toId="16">
</dataflow>
<dataflow id="135" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_11_V_read_1" fromId="104" toId="17">
</dataflow>
<dataflow id="136" from="kernel_window_11_V_read" to="kernel_window_11_V_read_1" fromId="80" toId="17">
</dataflow>
<dataflow id="137" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_10_V_read_1" fromId="104" toId="18">
</dataflow>
<dataflow id="138" from="kernel_window_10_V_read" to="kernel_window_10_V_read_1" fromId="79" toId="18">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_8_V_read_1" fromId="104" toId="19">
</dataflow>
<dataflow id="140" from="kernel_window_8_V_read" to="kernel_window_8_V_read_1" fromId="78" toId="19">
</dataflow>
<dataflow id="141" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_7_V_read_1" fromId="104" toId="20">
</dataflow>
<dataflow id="142" from="kernel_window_7_V_read" to="kernel_window_7_V_read_1" fromId="77" toId="20">
</dataflow>
<dataflow id="143" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_6_V_read_1" fromId="104" toId="21">
</dataflow>
<dataflow id="144" from="kernel_window_6_V_read" to="kernel_window_6_V_read_1" fromId="76" toId="21">
</dataflow>
<dataflow id="145" from="_ssdm_op_Read.ap_auto.i16" to="kernel_window_4_V_read_1" fromId="104" toId="22">
</dataflow>
<dataflow id="146" from="kernel_window_4_V_read" to="kernel_window_4_V_read_1" fromId="75" toId="22">
</dataflow>
<dataflow id="147" from="_ssdm_op_Read.ap_auto.i16" to="in_elem_data_3_V_read_1" fromId="104" toId="23">
</dataflow>
<dataflow id="148" from="in_elem_data_3_V_read" to="in_elem_data_3_V_read_1" fromId="74" toId="23">
</dataflow>
<dataflow id="149" from="_ssdm_op_Read.ap_auto.i16" to="in_elem_data_2_V_read_1" fromId="104" toId="24">
</dataflow>
<dataflow id="150" from="in_elem_data_2_V_read" to="in_elem_data_2_V_read_1" fromId="73" toId="24">
</dataflow>
<dataflow id="151" from="_ssdm_op_Read.ap_auto.i16" to="in_elem_data_1_V_read_1" fromId="104" toId="25">
</dataflow>
<dataflow id="152" from="in_elem_data_1_V_read" to="in_elem_data_1_V_read_1" fromId="72" toId="25">
</dataflow>
<dataflow id="153" from="_ssdm_op_Read.ap_auto.i16" to="in_elem_data_0_V_read_1" fromId="104" toId="26">
</dataflow>
<dataflow id="154" from="in_elem_data_0_V_read" to="in_elem_data_0_V_read_1" fromId="71" toId="26">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecPipeline" to="specpipeline_ln226" fromId="155" toId="27">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specpipeline_ln226" fromId="157" toId="27">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specpipeline_ln226" fromId="159" toId="27">
</dataflow>
<dataflow id="161" from="StgValue_159" to="specpipeline_ln226" fromId="159" toId="27">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specpipeline_ln226" fromId="162" toId="27">
</dataflow>
<dataflow id="165" from="p_str10" to="specpipeline_ln226" fromId="164" toId="27">
</dataflow>
<dataflow id="167" from="_ssdm_op_MemShiftRead.[6 x i16]P" to="DataOut_V_8" fromId="166" toId="28">
</dataflow>
<dataflow id="169" from="StgValue_168" to="DataOut_V_8" fromId="168" toId="28">
</dataflow>
<dataflow id="170" from="in_elem_data_0_V_read_1" to="DataOut_V_8" fromId="26" toId="28">
</dataflow>
<dataflow id="172" from="StgValue_171" to="DataOut_V_8" fromId="171" toId="28">
</dataflow>
<dataflow id="173" from="_ssdm_op_MemShiftRead.[6 x i16]P" to="DataOut_V_9" fromId="166" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_174" to="DataOut_V_9" fromId="174" toId="29">
</dataflow>
<dataflow id="176" from="DataOut_V_8" to="DataOut_V_9" fromId="28" toId="29">
</dataflow>
<dataflow id="177" from="StgValue_171" to="DataOut_V_9" fromId="171" toId="29">
</dataflow>
<dataflow id="178" from="_ssdm_op_MemShiftRead.[6 x i16]P" to="DataOut_V_10" fromId="166" toId="30">
</dataflow>
<dataflow id="180" from="StgValue_179" to="DataOut_V_10" fromId="179" toId="30">
</dataflow>
<dataflow id="181" from="in_elem_data_1_V_read_1" to="DataOut_V_10" fromId="25" toId="30">
</dataflow>
<dataflow id="182" from="StgValue_171" to="DataOut_V_10" fromId="171" toId="30">
</dataflow>
<dataflow id="183" from="_ssdm_op_MemShiftRead.[6 x i16]P" to="DataOut_V_11" fromId="166" toId="31">
</dataflow>
<dataflow id="185" from="StgValue_184" to="DataOut_V_11" fromId="184" toId="31">
</dataflow>
<dataflow id="186" from="DataOut_V_10" to="DataOut_V_11" fromId="30" toId="31">
</dataflow>
<dataflow id="187" from="StgValue_171" to="DataOut_V_11" fromId="171" toId="31">
</dataflow>
<dataflow id="188" from="_ssdm_op_MemShiftRead.[6 x i16]P" to="DataOut_V_12" fromId="166" toId="32">
</dataflow>
<dataflow id="190" from="StgValue_189" to="DataOut_V_12" fromId="189" toId="32">
</dataflow>
<dataflow id="191" from="in_elem_data_2_V_read_1" to="DataOut_V_12" fromId="24" toId="32">
</dataflow>
<dataflow id="192" from="StgValue_171" to="DataOut_V_12" fromId="171" toId="32">
</dataflow>
<dataflow id="193" from="_ssdm_op_MemShiftRead.[6 x i16]P" to="DataOut_V_13" fromId="166" toId="33">
</dataflow>
<dataflow id="195" from="StgValue_194" to="DataOut_V_13" fromId="194" toId="33">
</dataflow>
<dataflow id="196" from="DataOut_V_12" to="DataOut_V_13" fromId="32" toId="33">
</dataflow>
<dataflow id="197" from="StgValue_171" to="DataOut_V_13" fromId="171" toId="33">
</dataflow>
<dataflow id="198" from="_ssdm_op_MemShiftRead.[6 x i16]P" to="DataOut_V_14" fromId="166" toId="34">
</dataflow>
<dataflow id="200" from="StgValue_199" to="DataOut_V_14" fromId="199" toId="34">
</dataflow>
<dataflow id="201" from="in_elem_data_3_V_read_1" to="DataOut_V_14" fromId="23" toId="34">
</dataflow>
<dataflow id="202" from="StgValue_171" to="DataOut_V_14" fromId="171" toId="34">
</dataflow>
<dataflow id="203" from="_ssdm_op_MemShiftRead.[6 x i16]P" to="DataOut_V" fromId="166" toId="35">
</dataflow>
<dataflow id="205" from="StgValue_204" to="DataOut_V" fromId="204" toId="35">
</dataflow>
<dataflow id="206" from="DataOut_V_14" to="DataOut_V" fromId="34" toId="35">
</dataflow>
<dataflow id="207" from="StgValue_171" to="DataOut_V" fromId="171" toId="35">
</dataflow>
<dataflow id="209" from="StgValue_208" to="newret" fromId="208" toId="36">
</dataflow>
<dataflow id="210" from="kernel_window_4_V_read_1" to="newret" fromId="22" toId="36">
</dataflow>
<dataflow id="211" from="newret" to="newret1" fromId="36" toId="37">
</dataflow>
<dataflow id="212" from="kernel_window_6_V_read_1" to="newret1" fromId="21" toId="37">
</dataflow>
<dataflow id="213" from="newret1" to="newret2" fromId="37" toId="38">
</dataflow>
<dataflow id="214" from="kernel_window_7_V_read_1" to="newret2" fromId="20" toId="38">
</dataflow>
<dataflow id="215" from="newret2" to="newret3" fromId="38" toId="39">
</dataflow>
<dataflow id="216" from="kernel_window_17_V_read_1" to="newret3" fromId="16" toId="39">
</dataflow>
<dataflow id="217" from="newret3" to="newret4" fromId="39" toId="40">
</dataflow>
<dataflow id="218" from="kernel_window_18_V_read_1" to="newret4" fromId="15" toId="40">
</dataflow>
<dataflow id="219" from="newret4" to="newret5" fromId="40" toId="41">
</dataflow>
<dataflow id="220" from="kernel_window_19_V_read_1" to="newret5" fromId="14" toId="41">
</dataflow>
<dataflow id="221" from="newret5" to="newret6" fromId="41" toId="42">
</dataflow>
<dataflow id="222" from="kernel_window_28_V_read_1" to="newret6" fromId="9" toId="42">
</dataflow>
<dataflow id="223" from="newret6" to="newret7" fromId="42" toId="43">
</dataflow>
<dataflow id="224" from="kernel_window_29_V_read_1" to="newret7" fromId="8" toId="43">
</dataflow>
<dataflow id="225" from="newret7" to="newret8" fromId="43" toId="44">
</dataflow>
<dataflow id="226" from="kernel_window_30_V_read_1" to="newret8" fromId="7" toId="44">
</dataflow>
<dataflow id="227" from="newret8" to="newret9" fromId="44" toId="45">
</dataflow>
<dataflow id="228" from="kernel_window_31_V_read_1" to="newret9" fromId="6" toId="45">
</dataflow>
<dataflow id="229" from="newret9" to="newret10" fromId="45" toId="46">
</dataflow>
<dataflow id="230" from="kernel_window_8_V_read_1" to="newret10" fromId="19" toId="46">
</dataflow>
<dataflow id="231" from="newret10" to="newret11" fromId="46" toId="47">
</dataflow>
<dataflow id="232" from="kernel_window_10_V_read_1" to="newret11" fromId="18" toId="47">
</dataflow>
<dataflow id="233" from="newret11" to="newret12" fromId="47" toId="48">
</dataflow>
<dataflow id="234" from="kernel_window_11_V_read_1" to="newret12" fromId="17" toId="48">
</dataflow>
<dataflow id="235" from="newret12" to="newret13" fromId="48" toId="49">
</dataflow>
<dataflow id="236" from="DataOut_V_9" to="newret13" fromId="29" toId="49">
</dataflow>
<dataflow id="237" from="newret13" to="newret14" fromId="49" toId="50">
</dataflow>
<dataflow id="238" from="DataOut_V_11" to="newret14" fromId="31" toId="50">
</dataflow>
<dataflow id="239" from="newret14" to="newret15" fromId="50" toId="51">
</dataflow>
<dataflow id="240" from="DataOut_V_13" to="newret15" fromId="33" toId="51">
</dataflow>
<dataflow id="241" from="newret15" to="newret16" fromId="51" toId="52">
</dataflow>
<dataflow id="242" from="DataOut_V" to="newret16" fromId="35" toId="52">
</dataflow>
<dataflow id="243" from="newret16" to="newret17" fromId="52" toId="53">
</dataflow>
<dataflow id="244" from="kernel_window_20_V_read_1" to="newret17" fromId="13" toId="53">
</dataflow>
<dataflow id="245" from="newret17" to="newret18" fromId="53" toId="54">
</dataflow>
<dataflow id="246" from="kernel_window_21_V_read_1" to="newret18" fromId="12" toId="54">
</dataflow>
<dataflow id="247" from="newret18" to="newret19" fromId="54" toId="55">
</dataflow>
<dataflow id="248" from="kernel_window_22_V_read_1" to="newret19" fromId="11" toId="55">
</dataflow>
<dataflow id="249" from="newret19" to="newret20" fromId="55" toId="56">
</dataflow>
<dataflow id="250" from="kernel_window_23_V_read_1" to="newret20" fromId="10" toId="56">
</dataflow>
<dataflow id="251" from="newret20" to="newret21" fromId="56" toId="57">
</dataflow>
<dataflow id="252" from="DataOut_V_8" to="newret21" fromId="28" toId="57">
</dataflow>
<dataflow id="253" from="newret21" to="newret22" fromId="57" toId="58">
</dataflow>
<dataflow id="254" from="DataOut_V_10" to="newret22" fromId="30" toId="58">
</dataflow>
<dataflow id="255" from="newret22" to="newret23" fromId="58" toId="59">
</dataflow>
<dataflow id="256" from="DataOut_V_12" to="newret23" fromId="32" toId="59">
</dataflow>
<dataflow id="257" from="newret23" to="newret24" fromId="59" toId="60">
</dataflow>
<dataflow id="258" from="DataOut_V_14" to="newret24" fromId="34" toId="60">
</dataflow>
<dataflow id="259" from="newret24" to="newret25" fromId="60" toId="61">
</dataflow>
<dataflow id="260" from="kernel_window_32_V_read_1" to="newret25" fromId="5" toId="61">
</dataflow>
<dataflow id="261" from="newret25" to="newret26" fromId="61" toId="62">
</dataflow>
<dataflow id="262" from="kernel_window_33_V_read_1" to="newret26" fromId="4" toId="62">
</dataflow>
<dataflow id="263" from="newret26" to="newret27" fromId="62" toId="63">
</dataflow>
<dataflow id="264" from="kernel_window_34_V_read_1" to="newret27" fromId="3" toId="63">
</dataflow>
<dataflow id="265" from="newret27" to="newret28" fromId="63" toId="64">
</dataflow>
<dataflow id="266" from="kernel_window_35_V_read_1" to="newret28" fromId="2" toId="64">
</dataflow>
<dataflow id="267" from="newret28" to="newret29" fromId="64" toId="65">
</dataflow>
<dataflow id="268" from="in_elem_data_0_V_read_1" to="newret29" fromId="26" toId="65">
</dataflow>
<dataflow id="269" from="newret29" to="newret30" fromId="65" toId="66">
</dataflow>
<dataflow id="270" from="in_elem_data_1_V_read_1" to="newret30" fromId="25" toId="66">
</dataflow>
<dataflow id="271" from="newret30" to="newret31" fromId="66" toId="67">
</dataflow>
<dataflow id="272" from="in_elem_data_2_V_read_1" to="newret31" fromId="24" toId="67">
</dataflow>
<dataflow id="273" from="newret31" to="newret32" fromId="67" toId="68">
</dataflow>
<dataflow id="274" from="in_elem_data_3_V_read_1" to="newret32" fromId="23" toId="68">
</dataflow>
<dataflow id="275" from="newret32" to="ret_ln221" fromId="68" toId="69">
</dataflow>
</dataflows>


</stg>
