;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <300, @391
	JMN 400, <-700
	JMN 400, <-700
	ADD 210, 30
	SLT 0, @100
	SUB #100, 10
	ADD -1, <-20
	SUB #100, 10
	SUB <0, @2
	ADD 210, 30
	ADD 210, 30
	SUB <0, @2
	SUB -130, 39
	CMP -130, 39
	CMP -130, 39
	CMP -130, 39
	CMP @121, 103
	SUB @1, <-1
	SLT @130, 9
	JMN 12, #10
	SLT 300, 90
	ADD 210, 30
	SLT 300, 90
	CMP #273, @200
	ADD @130, 9
	SUB #12, @200
	ADD @130, 9
	DJN -83, @-20
	DJN -83, @-20
	DJN -83, @-20
	JMZ <121, 106
	DJN -1, @-20
	DJN -1, @-20
	JMN 0, #2
	SUB <0, @2
	SUB <0, @2
	CMP @127, 106
	ADD 210, 30
	SUB 12, @10
	SUB -1, <-520
	SUB @127, 106
	SUB @21, 6
	SUB -100, -300
	CMP -207, <-120
	JMP <127, 106
	SPL 0, <-22
	MOV -1, <-20
	SPL 0, <-22
	CMP -207, <-120
