/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [5:0] _02_;
  wire [6:0] _03_;
  wire [20:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_1z ? celloutsig_1_10z : celloutsig_1_4z[7];
  assign celloutsig_1_6z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_1z & celloutsig_1_10z);
  assign celloutsig_1_7z = celloutsig_1_1z | _01_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 6'h00;
    else _02_ <= celloutsig_0_0z[8:3];
  reg [6:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _09_ <= 7'h00;
    else _09_ <= { celloutsig_0_0z[12], _02_ };
  assign out_data[38:32] = _09_;
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 7'h00;
    else _10_ <= in_data[186:180];
  assign { _00_, _03_[5], _01_, _03_[3:0] } = _10_;
  assign celloutsig_0_9z = { in_data[23:19], celloutsig_0_1z } && celloutsig_0_0z[15:10];
  assign celloutsig_1_1z = { in_data[96], _00_, _03_[5], _01_, _03_[3:0] } && in_data[105:98];
  assign celloutsig_1_16z = { in_data[167:165], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } && { celloutsig_1_4z[6:1], celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_1z = celloutsig_0_0z[17:0] < celloutsig_0_0z[19:2];
  assign celloutsig_1_14z = celloutsig_1_8z[10:6] < { celloutsig_1_9z[4:1], celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_9z } < { _03_[3:0], celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_8z[8:0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z } != { in_data[152:151], celloutsig_1_8z };
  assign celloutsig_1_12z = | { _01_, celloutsig_1_4z[10:7], _00_, celloutsig_1_1z, _03_[5], _03_[3:0] };
  assign celloutsig_1_8z = { _00_, _03_[5], _01_, _03_[3:0], celloutsig_1_4z } - { celloutsig_1_4z[5:1], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[79:59] ~^ in_data[61:41];
  assign celloutsig_1_4z = { in_data[137:131], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } ~^ { _03_[3:0], _00_, _03_[5], _01_, _03_[3:0] };
  assign celloutsig_1_9z = celloutsig_1_8z[17:12] ~^ in_data[103:98];
  assign { _03_[6], _03_[4] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z };
endmodule
