

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Tue Mar 24 00:13:03 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  350643|    3|  350643|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_wait_for_start  |    0|       0|         1|          1|          1|        0|    yes   |
        |- loop_height          |    0|  350640|  7 ~ 487 |          -|          -| 0 ~ 720 |    no    |
        | + loop_width          |    1|     481|         2|          1|          1| 0 ~ 480 |    yes   |
        | + loop_wait_for_eol   |    1|       1|         2|          1|          1|        0|    yes   |
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    211|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    332|
|Register         |        -|      -|     261|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     261|    543|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_325_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_336_p2                     |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp2_stage0_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_pp2_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_495                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op62_read_state6     |    and   |      0|  0|   8|           1|           1|
    |input_V_data_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |input_V_data_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |input_V_last_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |input_V_last_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |input_V_user_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |input_V_user_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |exitcond5_i_fu_320_p2             |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i_fu_331_p2              |   icmp   |      0|  0|  13|           9|           9|
    |input_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |brmerge_i_fu_345_p2               |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 211|          60|          42|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_axi_last_V_2_i_phi_fu_238_p4  |  15|          3|    1|          3|
    |ap_phi_mux_eol_2_i_phi_fu_261_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_i_phi_fu_203_p4           |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_250_p4        |  15|          3|   32|         96|
    |axi_data_V1_i_reg_167                    |   9|          2|   32|         64|
    |axi_data_V_1_i_reg_222                   |   9|          2|   32|         64|
    |axi_data_V_3_i_reg_281                   |   9|          2|   32|         64|
    |axi_last_V1_i_reg_157                    |   9|          2|    1|          2|
    |axi_last_V_3_i_reg_269                   |   9|          2|    1|          2|
    |eol_2_i_reg_258                          |   9|          2|    1|          2|
    |eol_i_reg_199                            |   9|          2|    1|          2|
    |eol_reg_211                              |   9|          2|    1|          2|
    |input_V_data_V_0_data_out                |   9|          2|   32|         64|
    |input_V_data_V_0_state                   |  15|          3|    2|          6|
    |input_V_dest_V_0_state                   |  15|          3|    2|          6|
    |input_V_last_V_0_data_out                |   9|          2|    1|          2|
    |input_V_last_V_0_state                   |  15|          3|    2|          6|
    |input_V_user_V_0_data_out                |   9|          2|    1|          2|
    |input_V_user_V_0_state                   |  15|          3|    2|          6|
    |input_r_TDATA_blk_n                      |   9|          2|    1|          2|
    |src_mat_data_stream_1_blk_n              |   9|          2|    1|          2|
    |src_mat_data_stream_2_blk_n              |   9|          2|    1|          2|
    |src_mat_data_stream_s_blk_n              |   9|          2|    1|          2|
    |t_V_16_reg_188                           |   9|          2|    9|         18|
    |t_V_reg_177                              |   9|          2|   10|         20|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 332|         71|  205|        458|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   8|   0|    8|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1     |   1|   0|    1|          0|
    |axi_data_V1_i_reg_167       |  32|   0|   32|          0|
    |axi_data_V_1_i_reg_222      |  32|   0|   32|          0|
    |axi_data_V_3_i_reg_281      |  32|   0|   32|          0|
    |axi_last_V1_i_reg_157       |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_269      |   1|   0|    1|          0|
    |brmerge_i_reg_431           |   1|   0|    1|          0|
    |eol_2_i_reg_258             |   1|   0|    1|          0|
    |eol_i_reg_199               |   1|   0|    1|          0|
    |eol_reg_211                 |   1|   0|    1|          0|
    |exitcond_i_reg_422          |   1|   0|    1|          0|
    |i_V_reg_417                 |  10|   0|   10|          0|
    |input_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |input_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |input_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |input_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |input_V_data_V_0_state      |   2|   0|    2|          0|
    |input_V_dest_V_0_state      |   2|   0|    2|          0|
    |input_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |input_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |input_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |input_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |input_V_last_V_0_state      |   2|   0|    2|          0|
    |input_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |input_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |input_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |input_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |input_V_user_V_0_state      |   2|   0|    2|          0|
    |sof_1_i_fu_102              |   1|   0|    1|          0|
    |t_V_16_reg_188              |   9|   0|    9|          0|
    |t_V_reg_177                 |  10|   0|   10|          0|
    |tmp_data_V_reg_393          |  32|   0|   32|          0|
    |tmp_last_V_reg_401          |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 261|   0|  261|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |      AXIvideo2Mat     | return value |
|input_r_TDATA                 |  in |   32|    axis    |     input_V_data_V    |    pointer   |
|input_r_TVALID                |  in |    1|    axis    |     input_V_dest_V    |    pointer   |
|input_r_TREADY                | out |    1|    axis    |     input_V_dest_V    |    pointer   |
|input_r_TDEST                 |  in |    1|    axis    |     input_V_dest_V    |    pointer   |
|input_r_TKEEP                 |  in |    4|    axis    |     input_V_keep_V    |    pointer   |
|input_r_TSTRB                 |  in |    4|    axis    |     input_V_strb_V    |    pointer   |
|input_r_TUSER                 |  in |    1|    axis    |     input_V_user_V    |    pointer   |
|input_r_TLAST                 |  in |    1|    axis    |     input_V_last_V    |    pointer   |
|input_r_TID                   |  in |    1|    axis    |      input_V_id_V     |    pointer   |
|rows                          |  in |   32|  ap_stable |          rows         |    scalar    |
|cols                          |  in |   32|  ap_stable |          cols         |    scalar    |
|src_mat_data_stream_s_din     | out |    8|   ap_fifo  | src_mat_data_stream_s |    pointer   |
|src_mat_data_stream_s_full_n  |  in |    1|   ap_fifo  | src_mat_data_stream_s |    pointer   |
|src_mat_data_stream_s_write   | out |    1|   ap_fifo  | src_mat_data_stream_s |    pointer   |
|src_mat_data_stream_1_din     | out |    8|   ap_fifo  | src_mat_data_stream_1 |    pointer   |
|src_mat_data_stream_1_full_n  |  in |    1|   ap_fifo  | src_mat_data_stream_1 |    pointer   |
|src_mat_data_stream_1_write   | out |    1|   ap_fifo  | src_mat_data_stream_1 |    pointer   |
|src_mat_data_stream_2_din     | out |    8|   ap_fifo  | src_mat_data_stream_2 |    pointer   |
|src_mat_data_stream_2_full_n  |  in |    1|   ap_fifo  | src_mat_data_stream_2 |    pointer   |
|src_mat_data_stream_2_write   | out |    1|   ap_fifo  | src_mat_data_stream_2 |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond5_i)
5 --> 
	6  / true
6 --> 
	7  / (exitcond_i)
	5  / (!exitcond_i)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (eol_2_i)
	8  / (!eol_2_i)
10 --> 
	4  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rows_V = trunc i32 %rows_read to i10" [top.cpp:34]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cols_V = trunc i32 %cols_read to i9" [top.cpp:34]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_mat_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_mat_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_mat_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9 %cols_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [top.cpp:34]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %rows_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [top.cpp:34]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str216, i32 0, i32 0, [13 x i8]* @p_str317, [1 x i8]* @p_str418, [1 x i8]* @p_str418, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418) nounwind"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:63->top.cpp:34]

 <State 2> : 0.00ns
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str2541) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:65->top.cpp:34]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str2541)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:65->top.cpp:34]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str418) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:66->top.cpp:34]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str418) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:67->top.cpp:34]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:68->top.cpp:34]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:68->top.cpp:34]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:68->top.cpp:34]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:68->top.cpp:34]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str2541, i32 %tmp_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:70->top.cpp:34]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_user_V, label %.preheader186.i.preheader, label %._crit_edge1.i" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:65->top.cpp:34]

 <State 3> : 1.77ns
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sof_1_i = alloca i1"
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "store i1 true, i1* %sof_1_i"
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader186.i" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:71->top.cpp:34]

 <State 4> : 2.70ns
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%axi_last_V1_i = phi i1 [ %axi_last_V_3_i, %5 ], [ %tmp_last_V, %.preheader186.i.preheader ]"
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%axi_data_V1_i = phi i32 [ %axi_data_V_3_i, %5 ], [ %tmp_data_V, %.preheader186.i.preheader ]"
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ %i_V, %5 ], [ 0, %.preheader186.i.preheader ]"
ST_4 : Operation 38 [1/1] (1.77ns)   --->   "%exitcond5_i = icmp eq i10 %t_V, %rows_V" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:71->top.cpp:34]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 720, i64 0)"
ST_4 : Operation 40 [1/1] (1.95ns)   --->   "%i_V = add i10 %t_V, 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:71->top.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %AXIvideo2Mat.exit, label %0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:71->top.cpp:34]
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1430) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:71->top.cpp:34]
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_i_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1430)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:71->top.cpp:34]
ST_4 : Operation 44 [1/1] (1.76ns)   --->   "br label %1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:73->top.cpp:34]
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "ret void"

 <State 5> : 2.59ns
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%t_V_16 = phi i9 [ 0, %0 ], [ %j_V, %._crit_edge2.i ]"
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%eol_i = phi i1 [ false, %0 ], [ %axi_last_V_2_i, %._crit_edge2.i ]" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:81->top.cpp:34]
ST_5 : Operation 48 [1/1] (1.66ns)   --->   "%exitcond_i = icmp eq i9 %t_V_16, %cols_V" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:73->top.cpp:34]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.93ns)   --->   "%j_V = add i9 %t_V_16, 1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:73->top.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sof_1_i_load = load i1* %sof_1_i" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:76->top.cpp:34]
ST_5 : Operation 51 [1/1] (0.93ns)   --->   "%brmerge_i = or i1 %sof_1_i_load, %eol_i" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:76->top.cpp:34]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (0.00ns)   --->   "%empty_131 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:81->top.cpp:34]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 53 [1/1] (1.76ns)   --->   "store i1 false, i1* %sof_1_i"

 <State 6> : 5.40ns
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%eol = phi i1 [ %axi_last_V1_i, %0 ], [ %axi_last_V_2_i, %._crit_edge2.i ]" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:100->top.cpp:34]
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%axi_data_V_1_i = phi i32 [ %axi_data_V1_i, %0 ], [ %p_Val2_s, %._crit_edge2.i ]"
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 480, i64 0)"
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.preheader.i.preheader, label %2" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:73->top.cpp:34]
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1531) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:73->top.cpp:34]
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1531)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:73->top.cpp:34]
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str418) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:75->top.cpp:34]
ST_6 : Operation 61 [1/1] (1.76ns)   --->   "br i1 %brmerge_i, label %._crit_edge2.i, label %3" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:76->top.cpp:34]
ST_6 : Operation 62 [1/2] (0.00ns)   --->   "%empty_131 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:81->top.cpp:34]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_131, 0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:81->top.cpp:34]
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_131, 4" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:81->top.cpp:34]
ST_6 : Operation 65 [1/1] (1.76ns)   --->   "br label %._crit_edge2.i"
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%axi_last_V_2_i = phi i1 [ %tmp_last_V_1, %3 ], [ %eol, %2 ]"
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1_i, %2 ]"
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %p_Val2_s to i8" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:49->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:71->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:92->top.cpp:34]
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 15)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:49->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:71->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:92->top.cpp:34]
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 23)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:49->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:71->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:92->top.cpp:34]
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_30_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str57)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:94->top.cpp:34]
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:94->top.cpp:34]
ST_6 : Operation 73 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %src_mat_data_stream_s, i8 %tmp)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:94->top.cpp:34]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_6 : Operation 74 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %src_mat_data_stream_1, i8 %tmp_80)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:94->top.cpp:34]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_6 : Operation 75 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %src_mat_data_stream_2, i8 %tmp_81)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:94->top.cpp:34]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str57, i32 %tmp_30_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:94->top.cpp:34]
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1531, i32 %tmp_25_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:95->top.cpp:34]
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br label %1" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:73->top.cpp:34]

 <State 7> : 1.77ns
ST_7 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader.i" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:96->top.cpp:34]

 <State 8> : 0.93ns
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%eol_2_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_i, %.preheader.i.preheader ]"
ST_8 : Operation 81 [2/2] (0.00ns)   --->   "%empty_134 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:100->top.cpp:34]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%axi_last_V_3_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %.preheader.i.preheader ]"
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%axi_data_V_3_i = phi i32 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1_i, %.preheader.i.preheader ]"
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %eol_2_i, label %5, label %4" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:96->top.cpp:34]
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str2642) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:96->top.cpp:34]
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_26_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str2642)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:96->top.cpp:34]
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str418) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:97->top.cpp:34]
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str418) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:98->top.cpp:34]
ST_9 : Operation 89 [1/2] (0.00ns)   --->   "%empty_134 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:100->top.cpp:34]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_134, 0" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:100->top.cpp:34]
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_134, 4" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:100->top.cpp:34]
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str2642, i32 %tmp_26_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:103->top.cpp:34]
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader.i" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:103->top.cpp:34]

 <State 10> : 0.00ns
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1430, i32 %tmp_i_130)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:104->top.cpp:34]
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader186.i" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:71->top.cpp:34]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ src_mat_data_stream_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_mat_data_stream_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_mat_data_stream_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read      (read             ) [ 00000000000]
rows_read      (read             ) [ 00000000000]
rows_V         (trunc            ) [ 00111111111]
cols_V         (trunc            ) [ 00111111111]
StgValue_15    (specinterface    ) [ 00000000000]
StgValue_16    (specinterface    ) [ 00000000000]
StgValue_17    (specinterface    ) [ 00000000000]
StgValue_18    (specinterface    ) [ 00000000000]
StgValue_19    (specinterface    ) [ 00000000000]
StgValue_20    (specinterface    ) [ 00000000000]
StgValue_21    (br               ) [ 00000000000]
StgValue_22    (specloopname     ) [ 00000000000]
tmp_i          (specregionbegin  ) [ 00000000000]
StgValue_24    (specpipeline     ) [ 00000000000]
StgValue_25    (speclooptripcount) [ 00000000000]
empty          (read             ) [ 00000000000]
tmp_data_V     (extractvalue     ) [ 00011111111]
tmp_user_V     (extractvalue     ) [ 00100000000]
tmp_last_V     (extractvalue     ) [ 00011111111]
empty_129      (specregionend    ) [ 00000000000]
StgValue_31    (br               ) [ 00000000000]
sof_1_i        (alloca           ) [ 00011111111]
StgValue_33    (store            ) [ 00000000000]
StgValue_34    (br               ) [ 00011111111]
axi_last_V1_i  (phi              ) [ 00001110000]
axi_data_V1_i  (phi              ) [ 00001110000]
t_V            (phi              ) [ 00001000000]
exitcond5_i    (icmp             ) [ 00001111111]
StgValue_39    (speclooptripcount) [ 00000000000]
i_V            (add              ) [ 00011111111]
StgValue_41    (br               ) [ 00000000000]
StgValue_42    (specloopname     ) [ 00000000000]
tmp_i_130      (specregionbegin  ) [ 00000111111]
StgValue_44    (br               ) [ 00001111111]
StgValue_45    (ret              ) [ 00000000000]
t_V_16         (phi              ) [ 00000100000]
eol_i          (phi              ) [ 00000101110]
exitcond_i     (icmp             ) [ 00001111111]
j_V            (add              ) [ 00001111111]
sof_1_i_load   (load             ) [ 00000000000]
brmerge_i      (or               ) [ 00001111111]
StgValue_53    (store            ) [ 00000000000]
eol            (phi              ) [ 00000111110]
axi_data_V_1_i (phi              ) [ 00000111110]
StgValue_56    (speclooptripcount) [ 00000000000]
StgValue_57    (br               ) [ 00000000000]
StgValue_58    (specloopname     ) [ 00000000000]
tmp_25_i       (specregionbegin  ) [ 00000000000]
StgValue_60    (specpipeline     ) [ 00000000000]
StgValue_61    (br               ) [ 00000000000]
empty_131      (read             ) [ 00000000000]
tmp_data_V_1   (extractvalue     ) [ 00000000000]
tmp_last_V_1   (extractvalue     ) [ 00000000000]
StgValue_65    (br               ) [ 00000000000]
axi_last_V_2_i (phi              ) [ 00001111111]
p_Val2_s       (phi              ) [ 00001111111]
tmp            (trunc            ) [ 00000000000]
tmp_80         (partselect       ) [ 00000000000]
tmp_81         (partselect       ) [ 00000000000]
tmp_30_i       (specregionbegin  ) [ 00000000000]
StgValue_72    (specprotocol     ) [ 00000000000]
StgValue_73    (write            ) [ 00000000000]
StgValue_74    (write            ) [ 00000000000]
StgValue_75    (write            ) [ 00000000000]
empty_132      (specregionend    ) [ 00000000000]
empty_133      (specregionend    ) [ 00000000000]
StgValue_78    (br               ) [ 00001111111]
StgValue_79    (br               ) [ 00001111111]
eol_2_i        (phi              ) [ 00000000110]
axi_last_V_3_i (phi              ) [ 00011000111]
axi_data_V_3_i (phi              ) [ 00011000111]
StgValue_84    (br               ) [ 00000000000]
StgValue_85    (specloopname     ) [ 00000000000]
tmp_26_i       (specregionbegin  ) [ 00000000000]
StgValue_87    (specpipeline     ) [ 00000000000]
StgValue_88    (speclooptripcount) [ 00000000000]
empty_134      (read             ) [ 00000000000]
tmp_data_V_2   (extractvalue     ) [ 00001111111]
tmp_last_V_2   (extractvalue     ) [ 00001111111]
empty_135      (specregionend    ) [ 00000000000]
StgValue_93    (br               ) [ 00001111111]
empty_136      (specregionend    ) [ 00000000000]
StgValue_95    (br               ) [ 00011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rows">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cols">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_mat_data_stream_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="src_mat_data_stream_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="src_mat_data_stream_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str418"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2541"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1430"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1531"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2642"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="sof_1_i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1_i/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="cols_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="rows_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="44" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="0" index="3" bw="4" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="1" slack="0"/>
<pin id="125" dir="0" index="6" bw="1" slack="0"/>
<pin id="126" dir="0" index="7" bw="1" slack="0"/>
<pin id="127" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_131/5 empty_134/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_73_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_73/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="StgValue_74_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_74/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_75_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_75/6 "/>
</bind>
</comp>

<comp id="157" class="1005" name="axi_last_V1_i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="2"/>
<pin id="159" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="axi_last_V1_i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="axi_last_V1_i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="2"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1_i/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="axi_data_V1_i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2"/>
<pin id="169" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V1_i (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="axi_data_V1_i_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="32" slack="2"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1_i/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="t_V_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="1"/>
<pin id="179" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="t_V_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="t_V_16_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="1"/>
<pin id="190" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_16 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="t_V_16_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="9" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_16/5 "/>
</bind>
</comp>

<comp id="199" class="1005" name="eol_i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_i (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="eol_i_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_i/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="eol_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="3"/>
<pin id="213" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="eol_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="2"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/6 "/>
</bind>
</comp>

<comp id="222" class="1005" name="axi_data_V_1_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="3"/>
<pin id="224" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="axi_data_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="axi_data_V_1_i_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1_i/6 "/>
</bind>
</comp>

<comp id="233" class="1005" name="axi_last_V_2_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2_i (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="axi_last_V_2_i_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2_i/6 "/>
</bind>
</comp>

<comp id="246" class="1005" name="p_Val2_s_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Val2_s_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="258" class="1005" name="eol_2_i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2_i (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="eol_2_i_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="3"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2_i/8 "/>
</bind>
</comp>

<comp id="269" class="1005" name="axi_last_V_3_i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="axi_last_V_3_i_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="3"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3_i/9 "/>
</bind>
</comp>

<comp id="281" class="1005" name="axi_data_V_3_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="axi_data_V_3_i_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="3"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3_i/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="44" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/6 tmp_data_V_2/9 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="44" slack="0"/>
<pin id="300" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/6 tmp_last_V_2/9 "/>
</bind>
</comp>

<comp id="303" class="1004" name="rows_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rows_V/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="cols_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="cols_V/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_user_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="44" slack="0"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="StgValue_33_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exitcond5_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="0"/>
<pin id="322" dir="0" index="1" bw="10" slack="3"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="exitcond_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="9" slack="4"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_V_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sof_1_i_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="2"/>
<pin id="344" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_i_load/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="brmerge_i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="StgValue_53_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="2"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_80_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="0" index="3" bw="5" slack="0"/>
<pin id="366" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_81_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81/6 "/>
</bind>
</comp>

<comp id="383" class="1005" name="rows_V_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="3"/>
<pin id="385" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="rows_V "/>
</bind>
</comp>

<comp id="388" class="1005" name="cols_V_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="4"/>
<pin id="390" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="cols_V "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_data_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2"/>
<pin id="395" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_last_V_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="2"/>
<pin id="403" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="406" class="1005" name="sof_1_i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1_i "/>
</bind>
</comp>

<comp id="413" class="1005" name="exitcond5_i_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5_i "/>
</bind>
</comp>

<comp id="417" class="1005" name="i_V_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="422" class="1005" name="exitcond_i_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="426" class="1005" name="j_V_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="431" class="1005" name="brmerge_i_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge_i "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_data_V_2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_last_V_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="141"><net_src comp="98" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="98" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="98" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="160" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="170" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="76" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="78" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="220"><net_src comp="157" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="231"><net_src comp="167" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="244"><net_src comp="214" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="256"><net_src comp="225" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="267"><net_src comp="199" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="279"><net_src comp="211" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="291"><net_src comp="222" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="118" pin="8"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="301"><net_src comp="118" pin="8"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="306"><net_src comp="112" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="106" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="118" pin="8"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="181" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="181" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="192" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="192" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="203" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="78" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="250" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="367"><net_src comp="86" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="250" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="88" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="90" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="371"><net_src comp="361" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="378"><net_src comp="86" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="250" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="36" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="92" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="382"><net_src comp="372" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="386"><net_src comp="303" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="391"><net_src comp="307" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="396"><net_src comp="293" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="404"><net_src comp="298" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="409"><net_src comp="102" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="416"><net_src comp="320" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="325" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="425"><net_src comp="331" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="336" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="434"><net_src comp="345" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="293" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="443"><net_src comp="298" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="273" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V_data_V | {}
	Port: input_V_keep_V | {}
	Port: input_V_strb_V | {}
	Port: input_V_user_V | {}
	Port: input_V_last_V | {}
	Port: input_V_id_V | {}
	Port: input_V_dest_V | {}
	Port: src_mat_data_stream_s | {6 }
	Port: src_mat_data_stream_1 | {6 }
	Port: src_mat_data_stream_2 | {6 }
 - Input state : 
	Port: AXIvideo2Mat : input_V_data_V | {2 5 8 }
	Port: AXIvideo2Mat : input_V_keep_V | {2 5 8 }
	Port: AXIvideo2Mat : input_V_strb_V | {2 5 8 }
	Port: AXIvideo2Mat : input_V_user_V | {2 5 8 }
	Port: AXIvideo2Mat : input_V_last_V | {2 5 8 }
	Port: AXIvideo2Mat : input_V_id_V | {2 5 8 }
	Port: AXIvideo2Mat : input_V_dest_V | {2 5 8 }
	Port: AXIvideo2Mat : rows | {1 }
	Port: AXIvideo2Mat : cols | {1 }
  - Chain level:
	State 1
		StgValue_18 : 1
		StgValue_19 : 1
	State 2
		empty_129 : 1
		StgValue_31 : 1
	State 3
		StgValue_33 : 1
	State 4
		exitcond5_i : 1
		i_V : 1
		StgValue_41 : 2
	State 5
		exitcond_i : 1
		j_V : 1
		brmerge_i : 1
	State 6
		axi_last_V_2_i : 1
		p_Val2_s : 1
		tmp : 2
		tmp_80 : 2
		tmp_81 : 2
		StgValue_73 : 3
		StgValue_74 : 3
		StgValue_75 : 3
		empty_132 : 1
		empty_133 : 1
	State 7
	State 8
	State 9
		empty_135 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        i_V_fu_325        |    0    |    17   |
|          |        j_V_fu_336        |    0    |    16   |
|----------|--------------------------|---------|---------|
|   icmp   |    exitcond5_i_fu_320    |    0    |    13   |
|          |     exitcond_i_fu_331    |    0    |    13   |
|----------|--------------------------|---------|---------|
|    or    |     brmerge_i_fu_345     |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |   cols_read_read_fu_106  |    0    |    0    |
|   read   |   rows_read_read_fu_112  |    0    |    0    |
|          |      grp_read_fu_118     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | StgValue_73_write_fu_136 |    0    |    0    |
|   write  | StgValue_74_write_fu_143 |    0    |    0    |
|          | StgValue_75_write_fu_150 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_293        |    0    |    0    |
|extractvalue|        grp_fu_298        |    0    |    0    |
|          |     tmp_user_V_fu_311    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       rows_V_fu_303      |    0    |    0    |
|   trunc  |       cols_V_fu_307      |    0    |    0    |
|          |        tmp_fu_356        |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_80_fu_361      |    0    |    0    |
|          |       tmp_81_fu_372      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    67   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| axi_data_V1_i_reg_167|   32   |
|axi_data_V_1_i_reg_222|   32   |
|axi_data_V_3_i_reg_281|   32   |
| axi_last_V1_i_reg_157|    1   |
|axi_last_V_2_i_reg_233|    1   |
|axi_last_V_3_i_reg_269|    1   |
|   brmerge_i_reg_431  |    1   |
|    cols_V_reg_388    |    9   |
|    eol_2_i_reg_258   |    1   |
|     eol_i_reg_199    |    1   |
|      eol_reg_211     |    1   |
|  exitcond5_i_reg_413 |    1   |
|  exitcond_i_reg_422  |    1   |
|      i_V_reg_417     |   10   |
|      j_V_reg_426     |    9   |
|   p_Val2_s_reg_246   |   32   |
|    rows_V_reg_383    |   10   |
|    sof_1_i_reg_406   |    1   |
|    t_V_16_reg_188    |    9   |
|      t_V_reg_177     |   10   |
| tmp_data_V_2_reg_435 |   32   |
|  tmp_data_V_reg_393  |   32   |
| tmp_last_V_2_reg_440 |    1   |
|  tmp_last_V_reg_401  |    1   |
+----------------------+--------+
|         Total        |   261  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| eol_i_reg_199 |  p0  |   2  |   1  |    2   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |    2   ||  1.769  ||    9    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   261  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   261  |   76   |
+-----------+--------+--------+--------+
