// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out 
 
// port declarations
input a, b;
output out;


//implementing the and gates in a module 

module and_gate(a, b, c);
input a, b;
output c;

assign c=a&b;
endmodule
