Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 28 16:46:27 2023
| Host         : LAPTOP-GJVFM788 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DigitalSafe_control_sets_placed.rpt
| Design       : DigitalSafe
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |           10 |
|      7 |            5 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              45 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------+---------------------+------------------+----------------+
|    Clock Signal   |     Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------+----------------------+---------------------+------------------+----------------+
| ~clkout_OBUF_BUFG |                      | threewrong_i_1_n_0  |                1 |              1 |
| ~clkout_OBUF_BUFG | right0               |                     |                2 |              2 |
|  c2/Q[0]          |                      |                     |                1 |              4 |
|  clkout_OBUF_BUFG | tempnum              |                     |                1 |              4 |
| ~clkout_OBUF_BUFG | inptpassword1        |                     |                2 |              4 |
| ~clkout_OBUF_BUFG | password2[3]_i_1_n_0 |                     |                2 |              4 |
| ~clkout_OBUF_BUFG | password1[3]_i_1_n_0 |                     |                2 |              4 |
| ~clkout_OBUF_BUFG | inptpassword4        |                     |                1 |              4 |
| ~clkout_OBUF_BUFG | inptpassword3        |                     |                1 |              4 |
| ~clkout_OBUF_BUFG | password3[3]_i_1_n_0 |                     |                2 |              4 |
| ~clkout_OBUF_BUFG | inptpassword2        |                     |                2 |              4 |
| ~clkout_OBUF_BUFG | password4[3]_i_1_n_0 |                     |                2 |              4 |
|  c2/Q[0]          | y[6]_i_1_n_0         |                     |                1 |              7 |
| ~clkout_OBUF_BUFG | display20            | display2[6]_i_1_n_0 |                3 |              7 |
| ~clkout_OBUF_BUFG | display30            | display3[6]_i_1_n_0 |                1 |              7 |
| ~clkout_OBUF_BUFG | display40            | display4[6]_i_1_n_0 |                2 |              7 |
| ~clkout_OBUF_BUFG | display10            | display1[6]_i_1_n_0 |                1 |              7 |
| ~clkout_OBUF_BUFG |                      |                     |                4 |              9 |
|  clk_IBUF_BUFG    |                      |                     |               10 |             38 |
+-------------------+----------------------+---------------------+------------------+----------------+


