Design Considerations for Multilevel CMOS/Nano Memristive Memory