============================================================
   Tang Dynasty, V4.6.18154
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Program Files/Anlogic/TD4.6.4/bin/td.exe
ARC-1001 : Device Initialization.
   Built at =   16:39:36 Mar 27 2020
ARC-1001 : ------------------------------------------------------------------
   Run by =     jerem
ARC-1001 :            OPTION            |          IO          |   SETTING   
   Run Date =   Tue Apr  6 00:52:59 2021

ARC-1001 : ------------------------------------------------------------------
   Run on =     DESKTOP-40PQF0K
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
============================================================
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file Seven_Segment_Display_Top_tb.v
HDL-1007 : analyze included file Seven_Segment_Display_Top.v in Seven_Segment_Display_Top_tb.v(2)
HDL-1007 : analyze included file Seven_Segment_Display.v in Seven_Segment_Display_Top.v(1)
HDL-1007 : analyze included file Seven_Segment.v in Seven_Segment_Display.v(1)
HDL-1007 : back to file 'Seven_Segment_Display.v' in Seven_Segment_Display.v(1)
HDL-1007 : back to file 'Seven_Segment_Display_Top.v' in Seven_Segment_Display_Top.v(1)
HDL-1007 : analyze included file Fibonacci_Series.v in Seven_Segment_Display_Top.v(2)
HDL-1007 : back to file 'Seven_Segment_Display_Top.v' in Seven_Segment_Display_Top.v(2)
HDL-1007 : back to file 'Seven_Segment_Display_Top_tb.v' in Seven_Segment_Display_Top_tb.v(2)
HDL-8007 ERROR: syntax error near 'integer' in Seven_Segment_Display_Top_tb.v(32)
HDL-8007 ERROR: Verilog 2000 keyword integer used in incorrect context in Seven_Segment_Display_Top_tb.v(32)
HDL-5007 WARNING: empty statement in sequential block in Seven_Segment_Display_Top_tb.v(37)
HDL-8007 ERROR: 'i' is not declared in Seven_Segment_Display_Top_tb.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in Seven_Segment_Display_Top_tb.v(39)
HDL-1007 : Verilog file 'Seven_Segment_Display_Top_tb.v' ignored due to errors
HDL-1007 : analyze verilog file Seven_Segment_Display_Top_tb.v
HDL-1007 : analyze included file Seven_Segment_Display_Top.v in Seven_Segment_Display_Top_tb.v(2)
HDL-1007 : analyze included file Seven_Segment_Display.v in Seven_Segment_Display_Top.v(1)
HDL-1007 : analyze included file Seven_Segment.v in Seven_Segment_Display.v(1)
HDL-1007 : back to file 'Seven_Segment_Display.v' in Seven_Segment_Display.v(1)
HDL-1007 : back to file 'Seven_Segment_Display_Top.v' in Seven_Segment_Display_Top.v(1)
HDL-1007 : analyze included file Fibonacci_Series.v in Seven_Segment_Display_Top.v(2)
HDL-1007 : back to file 'Seven_Segment_Display_Top.v' in Seven_Segment_Display_Top.v(2)
HDL-1007 : back to file 'Seven_Segment_Display_Top_tb.v' in Seven_Segment_Display_Top_tb.v(2)
HDL-8007 ERROR: syntax error near 'integer' in Seven_Segment_Display_Top_tb.v(32)
HDL-8007 ERROR: Verilog 2000 keyword integer used in incorrect context in Seven_Segment_Display_Top_tb.v(32)
HDL-5007 WARNING: empty statement in sequential block in Seven_Segment_Display_Top_tb.v(37)
HDL-8007 ERROR: 'i' is not declared in Seven_Segment_Display_Top_tb.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in Seven_Segment_Display_Top_tb.v(39)
HDL-1007 : Verilog file 'Seven_Segment_Display_Top_tb.v' ignored due to errors
HDL-1007 : analyze verilog file Seven_Segment_Display_Top_tb.v
HDL-1007 : analyze included file Seven_Segment_Display_Top.v in Seven_Segment_Display_Top_tb.v(2)
HDL-1007 : analyze included file Seven_Segment_Display.v in Seven_Segment_Display_Top.v(1)
HDL-1007 : analyze included file Seven_Segment.v in Seven_Segment_Display.v(1)
HDL-1007 : back to file 'Seven_Segment_Display.v' in Seven_Segment_Display.v(1)
HDL-1007 : back to file 'Seven_Segment_Display_Top.v' in Seven_Segment_Display_Top.v(1)
HDL-1007 : analyze included file Fibonacci_Series.v in Seven_Segment_Display_Top.v(2)
HDL-1007 : back to file 'Seven_Segment_Display_Top.v' in Seven_Segment_Display_Top.v(2)
HDL-1007 : back to file 'Seven_Segment_Display_Top_tb.v' in Seven_Segment_Display_Top_tb.v(2)
HDL-8007 ERROR: syntax error near 'integer' in Seven_Segment_Display_Top_tb.v(32)
HDL-8007 ERROR: Verilog 2000 keyword integer used in incorrect context in Seven_Segment_Display_Top_tb.v(32)
HDL-5007 WARNING: empty statement in sequential block in Seven_Segment_Display_Top_tb.v(37)
HDL-8007 ERROR: 'i' is not declared in Seven_Segment_Display_Top_tb.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in Seven_Segment_Display_Top_tb.v(39)
HDL-1007 : Verilog file 'Seven_Segment_Display_Top_tb.v' ignored due to errors
HDL-1007 : analyze verilog file Seven_Segment_Display_Top_tb.v
HDL-1007 : analyze included file Seven_Segment_Display_Top.v in Seven_Segment_Display_Top_tb.v(2)
HDL-1007 : analyze included file Seven_Segment_Display.v in Seven_Segment_Display_Top.v(1)
HDL-1007 : analyze included file Seven_Segment.v in Seven_Segment_Display.v(1)
HDL-1007 : back to file 'Seven_Segment_Display.v' in Seven_Segment_Display.v(1)
HDL-1007 : back to file 'Seven_Segment_Display_Top.v' in Seven_Segment_Display_Top.v(1)
HDL-1007 : analyze included file Fibonacci_Series.v in Seven_Segment_Display_Top.v(2)
HDL-1007 : back to file 'Seven_Segment_Display_Top.v' in Seven_Segment_Display_Top.v(2)
HDL-1007 : back to file 'Seven_Segment_Display_Top_tb.v' in Seven_Segment_Display_Top_tb.v(2)
HDL-8007 ERROR: syntax error near 'integer' in Seven_Segment_Display_Top_tb.v(32)
HDL-8007 ERROR: Verilog 2000 keyword integer used in incorrect context in Seven_Segment_Display_Top_tb.v(32)
HDL-5007 WARNING: empty statement in sequential block in Seven_Segment_Display_Top_tb.v(37)
HDL-8007 ERROR: 'i' is not declared in Seven_Segment_Display_Top_tb.v(32)
HDL-8007 ERROR: ignore module module due to previous errors in Seven_Segment_Display_Top_tb.v(39)
HDL-1007 : Verilog file 'Seven_Segment_Display_Top_tb.v' ignored due to errors
