<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cheesecake: D:/Projects/Raspberrypi_pico/pico_freertos_final/freertos_pico2/pico_freertos/FreeRTOS-Kernel/portable/GCC/ARM_CM0/portmacro.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">cheesecake
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('_g_c_c_2_a_r_m___c_m0_2portmacro_8h_source.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">portmacro.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * FreeRTOS Kernel &lt;DEVELOPMENT BRANCH&gt;</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * Copyright (C) 2021 Amazon.com, Inc. or its affiliates. All Rights Reserved.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * SPDX-License-Identifier: MIT</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy of</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * this software and associated documentation files (the &quot;Software&quot;), to deal in</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * the Software without restriction, including without limitation the rights to</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * the Software, and to permit persons to whom the Software is furnished to do so,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * subject to the following conditions:</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * copies or substantial portions of the Software.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> *</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> *</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * https://www.FreeRTOS.org</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * https://github.com/FreeRTOS</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#ifndef PORTMACRO_H</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#define PORTMACRO_H</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/* *INDENT-OFF* */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* *INDENT-ON* */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/*------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * Port specific definitions.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> *</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * The settings in this file configure FreeRTOS correctly for the given hardware</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * and compiler.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> *</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * These settings should not be altered.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> *------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#ifndef configENABLE_MPU</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">    #error configENABLE_MPU must be defined in FreeRTOSConfig.h.  Set configENABLE_MPU to 1 to enable the MPU or 0 to disable the MPU.</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#endif </span><span class="comment">/* configENABLE_MPU */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#add0bdbfef5abf241c7774f68bde42f1d">   57</a></span><span class="preprocessor">#define portCHAR          char</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a1bbe1ef117ec274ef919e0a930c888ac">   58</a></span><span class="preprocessor">#define portFLOAT         float</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a4711ce186a903a14bc8ea7c8650b4f61">   59</a></span><span class="preprocessor">#define portDOUBLE        double</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a6bbebff6020ac333ab6ec2ffd7f77001">   60</a></span><span class="preprocessor">#define portLONG          long</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a42e62d5881b12ff2a5c659576c64d003">   61</a></span><span class="preprocessor">#define portSHORT         short</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ab0a294066ac7369b8f59a52d9491a92c">   62</a></span><span class="preprocessor">#define portSTACK_TYPE    uint32_t</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a1ebe82d24d764ae4e352f7c3a9f92c01">   63</a></span><span class="preprocessor">#define portBASE_TYPE     long</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="keyword">typedef</span> <a class="code hl_define" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#ab0a294066ac7369b8f59a52d9491a92c">portSTACK_TYPE</a>   <a class="code hl_typedef" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="keyword">typedef</span> <span class="keywordtype">long</span>             <a class="code hl_typedef" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a>;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>    <a class="code hl_typedef" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#if ( configTICK_TYPE_WIDTH_IN_BITS == TICK_TYPE_WIDTH_16_BITS )</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="keyword">typedef</span> uint16_t        <a class="code hl_typedef" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a72723ba1e4a85ca14f25c2b9e066613d">   71</a></span><span class="preprocessor">    #define portMAX_DELAY   ( TickType_t ) 0xffff</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#elif ( configTICK_TYPE_WIDTH_IN_BITS == TICK_TYPE_WIDTH_32_BITS )</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="keyword">typedef</span> uint32_t        <a class="code hl_typedef" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">    #define portMAX_DELAY   ( TickType_t ) 0xffffffffUL</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="comment">/* 32-bit tick type on a 32-bit architecture, so reads of the tick count do</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">     * not need to be guarded with a critical section. */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">    #define portTICK_TYPE_IS_ATOMIC    1</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">    #error configTICK_TYPE_WIDTH_IN_BITS set to unsupported tick type width.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a2d5be0d247f2bf84b3d699be1378e8c4">   87</a></span><span class="preprocessor">#define portARCH_NAME                      &quot;Cortex-M0+&quot;</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a21adaab1601f6a0f35ba550a43060830">   88</a></span><span class="preprocessor">#define portSTACK_GROWTH                   ( -1 )</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a554d9322ce7f698a86a22b21234bd8cd">   89</a></span><span class="preprocessor">#define portTICK_PERIOD_MS                 ( ( TickType_t ) 1000 / configTICK_RATE_HZ )</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ab9091ce3940d8bd93ec850122a2c6a1c">   90</a></span><span class="preprocessor">#define portBYTE_ALIGNMENT                 8</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a23c54dff0b50ff35563ef06c6d6d1835">   91</a></span><span class="preprocessor">#define portNOP()</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a73448585c9c9e96500c2f0c9ea824601">   92</a></span><span class="preprocessor">#define portINLINE                         __inline</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#ifndef portFORCE_INLINE</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#aaa356ca7932487d20a42d6839842d308">   94</a></span><span class="preprocessor">    #define portFORCE_INLINE               inline __attribute__( ( always_inline ) )</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a6720aeadd2ae4379a1280e2d6ff42c0c">   96</a></span><span class="preprocessor">#define portDONT_DISCARD                   __attribute__( ( used ) )</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="keyword">extern</span> <a class="code hl_typedef" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> <a class="code hl_function" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a36b1540b6b270ddf8923008aee7fb142">xPortIsInsideInterrupt</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h.html#add01c927fb689f7ec170e42d47d27927">vPortYield</a>( <span class="keywordtype">void</span> ) <span class="comment">/* PRIVILEGED_FUNCTION */</span>;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_c_c_s_2_a_r_m___c_m3_2portmacro_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a>( <span class="keywordtype">void</span> ) <span class="comment">/* PRIVILEGED_FUNCTION */</span>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_c_c_s_2_a_r_m___c_m3_2portmacro_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a>( <span class="keywordtype">void</span> ) <span class="comment">/* PRIVILEGED_FUNCTION */</span>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="keyword">extern</span> uint32_t <a class="code hl_function" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ad1b80c64c27d21459e030fcaa47868b3">ulSetInterruptMask</a>( <span class="keywordtype">void</span> ) <span class="comment">/* __attribute__(( naked )) PRIVILEGED_FUNCTION */</span>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a9c6af04d9a0b07adf4a789346aedad0d">  110</a></span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a9c6af04d9a0b07adf4a789346aedad0d">vClearInterruptMask</a>( uint32_t ulMask ) <span class="comment">/* __attribute__(( naked )) PRIVILEGED_FUNCTION */</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#if ( configENABLE_MPU == 1 )</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="keyword">extern</span> <a class="code hl_typedef" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> <a class="code hl_function" href="_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portasm_8c.html#aeb898982ec8e7db29c57dcaedfd824d6">xIsPrivileged</a>( <span class="keywordtype">void</span> ) <span class="comment">/* __attribute__ (( naked )) */</span>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portasm_8c.html#a627331d65921f4d7559b0ff24167fd7c">vResetPrivilege</a>( <span class="keywordtype">void</span> ) <span class="comment">/* __attribute__ (( naked )) */</span>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#endif </span><span class="comment">/* configENABLE_MPU */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#if ( configENABLE_MPU == 1 )</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">    #define portUSING_MPU_WRAPPERS          1</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">    #define portPRIVILEGE_BIT               ( 0x80000000UL )</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a27b7e11718b2ec5b5217e60f3b9e8aec">  125</a></span><span class="preprocessor">    #define portPRIVILEGE_BIT               ( 0x0UL )</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#endif </span><span class="comment">/* configENABLE_MPU */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* Shareable (S), Cacheable (C) and Bufferable (B) bits for flash region. */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#ifndef configS_C_B_FLASH</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#acf17202d3f57b8e0a4f5733c7a729dd6">  130</a></span><span class="preprocessor">    #define configS_C_B_FLASH               ( 0x07UL )</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* Shareable (S), Cacheable (C) and Bufferable (B) bits for RAM region. */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#ifndef configS_C_B_SRAM</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a61874038dbad9fca4ec3bd55b43ab48c">  135</a></span><span class="preprocessor">    #define configS_C_B_SRAM                ( 0x07UL )</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* MPU regions. */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a32c2c550dd5989c7edc9a951c2e19fe1">  139</a></span><span class="preprocessor">#define portPRIVILEGED_RAM_REGION           ( 7UL )</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a05e35f210f0e58fe583100a87cb16719">  140</a></span><span class="preprocessor">#define portPRIVILEGED_FLASH_REGION         ( 6UL )</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a98374efce189d3a6a0ec99d80ba1619e">  141</a></span><span class="preprocessor">#define portUNPRIVILEGED_FLASH_REGION       ( 5UL )</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">  142</a></span><span class="preprocessor">#define portSTACK_REGION                    ( 4UL )</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a7c87d488b9742426ef09ae95c75e1f43">  143</a></span><span class="preprocessor">#define portFIRST_CONFIGURABLE_REGION       ( 0UL )</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#aef7f2f8670e4dcc37d13e55236cc8c12">  144</a></span><span class="preprocessor">#define portLAST_CONFIGURABLE_REGION        ( 3UL )</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">  145</a></span><span class="preprocessor">#define portNUM_CONFIGURABLE_REGIONS        ( 4UL )</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ae12a3a7fad41e9756e95b6cac92a9af0">  146</a></span><span class="preprocessor">#define portTOTAL_NUM_REGIONS               ( portNUM_CONFIGURABLE_REGIONS + 1UL ) </span><span class="comment">/* Plus one to make space for the stack region. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* MPU region sizes. This information is encoded in the SIZE bits of the MPU</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * Region Attribute and Size Register (RASR). */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a657afa0f1ec4022bbe8ac09c22e3993c">  150</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_256B            ( 0x07UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a6550d5d9272028532d3b090dfee42379">  151</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_512B            ( 0x08UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a36fb99a1b33bde929fdb75b7d5d4157c">  152</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_1KB             ( 0x09UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a67ed97b7b3aaaa1b3fd78766eeb80752">  153</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_2KB             ( 0x0AUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a7518dd89dfe63ad6527a71cc78bf1a67">  154</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_4KB             ( 0x0BUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a8e0abfa5fbf4c6ed7a0530d6fe4559fc">  155</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_8KB             ( 0x0CUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a76cd97cca65ae8e26530f87e8cea2fa4">  156</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_16KB            ( 0x0DUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a52582af09fe3197356a0929c6fd6b297">  157</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_32KB            ( 0x0EUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#af4e90e240b0165263a94eaaa80359fc4">  158</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_64KB            ( 0x0FUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ac6905353be6234217a5683d5a74ccba5">  159</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_128KB           ( 0x10UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a3d4f0909556a7ed918192ab7bf8f71cc">  160</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_256KB           ( 0x11UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a319485fb54d521a901790c7cd3a642d8">  161</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_512KB           ( 0x12UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ac1202723ce0ae734becf0e768ef6b7ed">  162</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_1MB             ( 0x13UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a680b3b51d7ef3babbb758110d9958286">  163</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_2MB             ( 0x14UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a4ccef4b1a686298fe506178a5efa43ba">  164</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_4MB             ( 0x15UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a593db55ac857c53cbac68964157bcf84">  165</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_8MB             ( 0x16UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a5a9a8ed55c3a5d1b609f643c7b39821c">  166</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_16MB            ( 0x17UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a0e1fc23e5a2bb133ee4d918bb4a038f3">  167</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_32MB            ( 0x18UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a5e7c51b2a04ab366ef504dd25d2cea71">  168</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_64MB            ( 0x19UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a9e825ad529e6e4a72e316cb30cc318f1">  169</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_128MB           ( 0x1AUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a76af9f653e2edffe81049d287787bed1">  170</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_256MB           ( 0x1BUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a66d1e622e1199806948950044325ef69">  171</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_512MB           ( 0x1CUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ad1c4eeb095651dd96b1539597ecb1aa2">  172</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_1GB             ( 0x1DUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ab7a9acc786926eea770d9217191e63af">  173</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_2GB             ( 0x1EUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#af6febbcd5c50694b24f820ff38d84fb1">  174</a></span><span class="preprocessor">#define portMPU_REGION_SIZE_4GB             ( 0x1FUL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/* MPU memory types. This information is encoded in the S ( Shareable), C</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * (Cacheable) and B (Bufferable) bits of the MPU Region Attribute and Size</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * Register (RASR). */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#af87b4039d350b8478ad3ca6c1b8c519e">  179</a></span><span class="preprocessor">#define portMPU_REGION_STRONGLY_ORDERED_SHAREABLE   ( 0x0UL &lt;&lt; 16UL ) </span><span class="comment">/* S=NA, C=0, B=0. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a4d866f8ddda62e4c331f95268c0d95b1">  180</a></span><span class="preprocessor">#define portMPU_REGION_DEVICE_SHAREABLE             ( 0x1UL &lt;&lt; 16UL ) </span><span class="comment">/* S=NA, C=0, B=1. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#af2b39e4ea31a4adc0564e96773981374">  181</a></span><span class="preprocessor">#define portMPU_REGION_NORMAL_OIWTNOWA_NONSHARED    ( 0x2UL &lt;&lt; 16UL ) </span><span class="comment">/* S=0, C=1, B=0. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#aa7f6a5e72795497e7608d0dbb59302a9">  182</a></span><span class="preprocessor">#define portMPU_REGION_NORMAL_OIWTNOWA_SHARED       ( 0x6UL &lt;&lt; 16UL ) </span><span class="comment">/* S=1, C=1, B=0. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a952c1d24e2cc7762cc1120dd5e41ed91">  183</a></span><span class="preprocessor">#define portMPU_REGION_NORMAL_OIWBNOWA_NONSHARED    ( 0x3UL &lt;&lt; 16UL ) </span><span class="comment">/* S=0, C=1, B=1.*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#adc641debc8412c1d7c02dd8ff9485b5e">  184</a></span><span class="preprocessor">#define portMPU_REGION_NORMAL_OIWBNOWA_SHARED       ( 0x7UL &lt;&lt; 16UL ) </span><span class="comment">/* S=1, C=1, B=1.*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* MPU access permissions. This information is encoded in the AP and XN bits of</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * the MPU Region Attribute and Size Register (RASR). */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a5155bc1c882335f6d1595b662e1c94fd">  188</a></span><span class="preprocessor">#define portMPU_REGION_PRIV_NA_UNPRIV_NA            ( 0x0UL &lt;&lt; 24UL )</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#afe042b4e6099efbbf9bbb865fbf192c2">  189</a></span><span class="preprocessor">#define portMPU_REGION_PRIV_RW_UNPRIV_NA            ( 0x1UL &lt;&lt; 24UL )</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ae122e13353188dc268b96ad30120720e">  190</a></span><span class="preprocessor">#define portMPU_REGION_PRIV_RW_UNPRIV_RO            ( 0x2UL &lt;&lt; 24UL )</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a1c1cd80049d1b0ebaed24eccc1957b6c">  191</a></span><span class="preprocessor">#define portMPU_REGION_PRIV_RW_UNPRIV_RW            ( 0x3UL &lt;&lt; 24UL )</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a64e99762b12848646225c38d3b3a3996">  192</a></span><span class="preprocessor">#define portMPU_REGION_PRIV_RO_UNPRIV_NA            ( 0x5UL &lt;&lt; 24UL )</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a7c436f1307abe0cf5887d880c51e256a">  193</a></span><span class="preprocessor">#define portMPU_REGION_PRIV_RO_UNPRIV_RO            ( 0x6UL &lt;&lt; 24UL )</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a60a2ba380940d5cdf6ee27f2dce08c6a">  194</a></span><span class="preprocessor">#define portMPU_REGION_EXECUTE_NEVER                ( 0x1UL &lt;&lt; 28UL )</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#if ( configENABLE_MPU == 1 )</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="keyword">typedef</span> <span class="keyword">struct </span>MPURegionSettings</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    {</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>        uint32_t ulRBAR; </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>        uint32_t ulRASR; </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    } MPURegionSettings_t;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">    #if ( configUSE_MPU_WRAPPERS_V1 == 0 )</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">        #ifndef configSYSTEM_CALL_STACK_SIZE</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">            #error configSYSTEM_CALL_STACK_SIZE must be defined to the desired size of the system call stack in words for using MPU wrappers v2.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">        #endif</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>        <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html">SYSTEM_CALL_STACK_INFO</a></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>        {</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>            uint32_t <a class="code hl_variable" href="struct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html#a7e98daa1ec62c831faa6d08a5b50389a">ulSystemCallStackBuffer</a>[ <a class="code hl_define" href="_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h.html#a22526e0066b417891d6f5e2c14735f2d">configSYSTEM_CALL_STACK_SIZE</a> ];</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>            uint32_t * <a class="code hl_variable" href="struct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html#a6a109337e8f2b26276e0bd1ae739e9ab">pulSystemCallStack</a>;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>            uint32_t * <a class="code hl_variable" href="struct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html#a53b3314384e9910c08d3e2d2c85c311e">pulTaskStack</a>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>            uint32_t <a class="code hl_variable" href="struct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html#a5058177fca3b21ef9a40e708c38bf27d">ulLinkRegisterAtSystemCallEntry</a>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        } <a class="code hl_struct" href="structx_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html">xSYSTEM_CALL_STACK_INFO</a>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">    #endif </span><span class="comment">/* configUSE_MPU_WRAPPERS_V1 == 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <span class="comment">/*</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">     * +----------+-----------------+---------------+-----+</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">     * |  r4-r11  | r0-r3, r12, LR, | PSP, CONTROL  |     |</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">     * |          | PC, xPSR        | EXC_RETURN    |     |</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">     * +----------+-----------------+---------------+-----+</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">     *</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">     * &lt;---------&gt;&lt;----------------&gt;&lt;---------------&gt;&lt;----&gt;</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">     *     8               8                3          1</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">     */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">    #define CONTEXT_SIZE    20</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <span class="comment">/* Flags used for xMPU_SETTINGS.ulTaskFlags member. */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">    #define portSTACK_FRAME_HAS_PADDING_FLAG    ( 1UL &lt;&lt; 0UL )</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">    #define portTASK_IS_PRIVILEGED_FLAG         ( 1UL &lt;&lt; 1UL )</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="comment">/* Size of an Access Control List (ACL) entry in bits. */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">    #define portACL_ENTRY_SIZE_BITS             ( 32U )</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_m_p_u___s_e_t_t_i_n_g_s.html">MPU_SETTINGS</a></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    {</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>        MPURegionSettings_t xRegionsSettings[ <a class="code hl_define" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#ae12a3a7fad41e9756e95b6cac92a9af0">portTOTAL_NUM_REGIONS</a> ]; </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>        uint32_t <a class="code hl_variable" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a5938e942d04189092b58b64bdc117292">ulContext</a>[ <a class="code hl_define" href="portmacro__asm_8h.html#a1c5c9d4bb3418209e1fa76041b9d2189">CONTEXT_SIZE</a> ];</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>        uint32_t <a class="code hl_variable" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a98595df88ec2c37b67b19fc208f7ef2a">ulTaskFlags</a>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">        #if ( configUSE_MPU_WRAPPERS_V1 == 0 )</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>            <a class="code hl_typedef" href="_r_v_d_s_2_a_r_m___c_m4___m_p_u_2portmacro_8h.html#a917d4fc0fb856d8f718fad5c5e33f321">xSYSTEM_CALL_STACK_INFO</a> <a class="code hl_variable" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a31a3fab8a30129acb6b840d8bf336684">xSystemCallStackInfo</a>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">            #if ( configENABLE_ACCESS_CONTROL_LIST == 1 )</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>                uint32_t ulAccessControlList[ ( <a class="code hl_define" href="_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h.html#ac3487e434af6970566fc12ed35af77af">configPROTECTED_KERNEL_OBJECT_POOL_SIZE</a> / <a class="code hl_define" href="_r_v_d_s_2_a_r_m___c_m4___m_p_u_2portmacro_8h.html#a24ad87830055bb4410f21ec76fd32616">portACL_ENTRY_SIZE_BITS</a> ) + 1 ];</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">            #endif</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">        #endif</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    } <a class="code hl_struct" href="structx_m_p_u___s_e_t_t_i_n_g_s.html">xMPU_SETTINGS</a>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#endif </span><span class="comment">/* configENABLE_MPU == 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a1af21c2697be7f3b699e3bafec1bd413">  268</a></span><span class="preprocessor">#define portSVC_START_SCHEDULER            100</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a12bdd199a81c50bf89474922c0f4c9f8">  269</a></span><span class="preprocessor">#define portSVC_RAISE_PRIVILEGE            101</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#aceca58fbf3e70153879a43200a523344">  270</a></span><span class="preprocessor">#define portSVC_SYSTEM_CALL_EXIT           102</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a176834b4b22e63f73e0220d6fb65f7a5">  271</a></span><span class="preprocessor">#define portSVC_YIELD                      103</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#if ( configENABLE_MPU == 1 )</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">    #define portYIELD()               __asm volatile ( &quot;svc %0&quot; ::&quot;i&quot; ( portSVC_YIELD ) : &quot;memory&quot; )</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">    #define portYIELD_WITHIN_API()    vPortYield()</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ae1ff06193615f5130b5a97dc9e708fc7">  281</a></span><span class="preprocessor">    #define portYIELD()               vPortYield()</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a664746b0d63d7f84baf1092ff4feeef9">  282</a></span><span class="preprocessor">    #define portYIELD_WITHIN_API()    vPortYield()</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ae42817ecbd6fe76d846a89cc0fcd0d95">  285</a></span><span class="preprocessor">#define portNVIC_INT_CTRL_REG     ( *( ( volatile uint32_t * ) 0xe000ed04 ) )</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a16830bf8349e14cdeed05193af234d5e">  286</a></span><span class="preprocessor">#define portNVIC_PENDSVSET_BIT    ( 1UL &lt;&lt; 28UL )</span></div>
<div class="foldopen" id="foldopen00287" data-start="" data-end="">
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a63b994040c62c9685490a71c87a13d8a">  287</a></span><span class="preprocessor">#define portEND_SWITCHING_ISR( xSwitchRequired )            \</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">    do                                                      \</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">    {                                                       \</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">        if( xSwitchRequired )                               \</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">        {                                                   \</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">            traceISR_EXIT_TO_SCHEDULER();                   \</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT; \</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">        }                                                   \</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">        else                                                \</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">        {                                                   \</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">            traceISR_EXIT();                                \</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">        }                                                   \</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">    } while( 0 )</span></div>
</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#aac6850c66595efdc02a8bbb95fb4648e">  300</a></span><span class="preprocessor">#define portYIELD_FROM_ISR( x )    portEND_SWITCHING_ISR( x )</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a31b4260dbc1823ba80b578f86eb15a98">  306</a></span><span class="preprocessor">#define portSET_INTERRUPT_MASK_FROM_ISR()       ulSetInterruptMask()</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a79d65a5d0f6f9133a0739832e9d8367e">  307</a></span><span class="preprocessor">#define portCLEAR_INTERRUPT_MASK_FROM_ISR( x )  vClearInterruptMask( x )</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a6e3d10ee1a0734a647ca192523c2cfc1">  308</a></span><span class="preprocessor">#define portDISABLE_INTERRUPTS()                __asm volatile ( &quot; cpsid i &quot; ::: &quot;memory&quot; )</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#abc47e85a6befbb47961ad5ee7aa57173">  309</a></span><span class="preprocessor">#define portENABLE_INTERRUPTS()                 __asm volatile ( &quot; cpsie i &quot; ::: &quot;memory&quot; )</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a8a09321ad004019f3c8d0f2e4d7224c7">  310</a></span><span class="preprocessor">#define portENTER_CRITICAL()                    vPortEnterCritical()</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a529358e6147881dd881c890ade21c9bd">  311</a></span><span class="preprocessor">#define portEXIT_CRITICAL()                     vPortExitCritical()</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#ifndef portSUPPRESS_TICKS_AND_SLEEP</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#aefd025907402b0b863d5012673d5036e">  318</a></span>    <span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_c_c_s_2_a_r_m___c_m3_2portmacro_8h.html#aefd025907402b0b863d5012673d5036e">vPortSuppressTicksAndSleep</a>( <a class="code hl_typedef" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a> xExpectedIdleTime );</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a1dcf4bd9c1ad4fe16a71391dd95cf585">  319</a></span><span class="preprocessor">    #define portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime )    vPortSuppressTicksAndSleep( xExpectedIdleTime )</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a2921e1c5a1f974dfa01ae44d1f665f14">  326</a></span><span class="preprocessor">#define portTASK_FUNCTION_PROTO( vFunction, pvParameters )    void vFunction( void * pvParameters )</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a3a289793652f505c538abea27045ccdf">  327</a></span><span class="preprocessor">#define portTASK_FUNCTION( vFunction, pvParameters )          void vFunction( void * pvParameters )</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#if ( configENABLE_MPU == 1 )</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">    #define portIS_PRIVILEGED()      xIsPrivileged()</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">    #define portRAISE_PRIVILEGE()    __asm volatile ( &quot;svc %0 \n&quot; ::&quot;i&quot; ( portSVC_RAISE_PRIVILEGE ) : &quot;memory&quot; );</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">    #define portRESET_PRIVILEGE()    vResetPrivilege()</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a44b71b000f54b613b9cea59e86861a1c">  356</a></span><span class="preprocessor">    #define portIS_PRIVILEGED()</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a2f2db73d3dba47c3e2b34e82a39268cd">  357</a></span><span class="preprocessor">    #define portRAISE_PRIVILEGE()</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a4ead819d015c09cdaf31a4bc701ac1fe">  358</a></span><span class="preprocessor">    #define portRESET_PRIVILEGE()</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#endif </span><span class="comment">/* configENABLE_MPU */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#if ( configENABLE_MPU == 1 )</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    <span class="keyword">extern</span> <a class="code hl_typedef" href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> <a class="code hl_function" href="_g_c_c_2_a_r_m___c_m3___m_p_u_2port_8c.html#a21335221c26ff106b4f5e87edf6567aa">xPortIsTaskPrivileged</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">    #define portIS_TASK_PRIVILEGED()    xPortIsTaskPrivileged()</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#endif </span><span class="comment">/* configENABLE_MPU == 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a4b03d1af7eaa8e1c7788e17fc74482eb">  380</a></span><span class="preprocessor">#define portMEMORY_BARRIER()    __asm volatile ( &quot;&quot; ::: &quot;memory&quot; )</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">/* *INDENT-OFF* */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    }</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/* *INDENT-ON* */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#endif </span><span class="comment">/* PORTMACRO_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="a_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portasm_8c_html_a627331d65921f4d7559b0ff24167fd7c"><div class="ttname"><a href="_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portasm_8c.html#a627331d65921f4d7559b0ff24167fd7c">vResetPrivilege</a></div><div class="ttdeci">void vResetPrivilege(void)</div><div class="ttdoc">Lowers the privilege level by setting the bit 0 of the CONTROL register.</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portasm_8c_source.html#l00205">portasm.c:205</a></div></div>
<div class="ttc" id="a_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portasm_8c_html_aeb898982ec8e7db29c57dcaedfd824d6"><div class="ttname"><a href="_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portasm_8c.html#aeb898982ec8e7db29c57dcaedfd824d6">xIsPrivileged</a></div><div class="ttdeci">BaseType_t xIsPrivileged(void)</div><div class="ttdoc">Checks whether or not the processor is privileged.</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portasm_8c_source.html#l00169">portasm.c:169</a></div></div>
<div class="ttc" id="a_a_r_mv8_m_2non__secure_2portmacrocommon_8h_html_a46fb21e00ae0729d7515c0fbf2269796"><div class="ttname"><a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a></div><div class="ttdeci">long BaseType_t</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h_source.html#l00074">portmacrocommon.h:74</a></div></div>
<div class="ttc" id="a_a_r_mv8_m_2non__secure_2portmacrocommon_8h_html_a646f89d4298e4f5afd522202b11cb2e6"><div class="ttname"><a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a></div><div class="ttdeci">unsigned long UBaseType_t</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h_source.html#l00075">portmacrocommon.h:75</a></div></div>
<div class="ttc" id="a_a_r_mv8_m_2non__secure_2portmacrocommon_8h_html_a83586323ab175c3dfcbd7f4704e09743"><div class="ttname"><a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a></div><div class="ttdeci">uint16_t TickType_t</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h_source.html#l00078">portmacrocommon.h:78</a></div></div>
<div class="ttc" id="a_a_r_mv8_m_2non__secure_2portmacrocommon_8h_html_a84e9a8ba132feed0b2401c1f4e2ac63c"><div class="ttname"><a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a></div><div class="ttdeci">portSTACK_TYPE StackType_t</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h_source.html#l00073">portmacrocommon.h:73</a></div></div>
<div class="ttc" id="a_a_r_mv8_m_2non__secure_2portmacrocommon_8h_html_ab0a294066ac7369b8f59a52d9491a92c"><div class="ttname"><a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#ab0a294066ac7369b8f59a52d9491a92c">portSTACK_TYPE</a></div><div class="ttdeci">#define portSTACK_TYPE</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h_source.html#l00070">portmacrocommon.h:70</a></div></div>
<div class="ttc" id="a_a_r_mv8_m_2non__secure_2portmacrocommon_8h_html_ae12a3a7fad41e9756e95b6cac92a9af0"><div class="ttname"><a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h.html#ae12a3a7fad41e9756e95b6cac92a9af0">portTOTAL_NUM_REGIONS</a></div><div class="ttdeci">#define portTOTAL_NUM_REGIONS</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2portmacrocommon_8h_source.html#l00155">portmacrocommon.h:155</a></div></div>
<div class="ttc" id="a_c_c_s_2_a_r_m___c_m3_2portmacro_8h_html_a2ed3554a3de09a3bd09d396ee081ab69"><div class="ttname"><a href="_c_c_s_2_a_r_m___c_m3_2portmacro_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a></div><div class="ttdeci">void vPortEnterCritical(void)</div><div class="ttdoc">Enter critical section.</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2port_8c_source.html#l00992">port.c:992</a></div></div>
<div class="ttc" id="a_c_c_s_2_a_r_m___c_m3_2portmacro_8h_html_aed20ada05b957181a0de042802a82a5b"><div class="ttname"><a href="_c_c_s_2_a_r_m___c_m3_2portmacro_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a></div><div class="ttdeci">void vPortExitCritical(void)</div><div class="ttdoc">Exit critical section.</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2port_8c_source.html#l01004">port.c:1004</a></div></div>
<div class="ttc" id="a_c_c_s_2_a_r_m___c_m3_2portmacro_8h_html_aefd025907402b0b863d5012673d5036e"><div class="ttname"><a href="_c_c_s_2_a_r_m___c_m3_2portmacro_8h.html#aefd025907402b0b863d5012673d5036e">vPortSuppressTicksAndSleep</a></div><div class="ttdeci">void vPortSuppressTicksAndSleep(TickType_t xExpectedIdleTime)</div></div>
<div class="ttc" id="a_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_html_add01c927fb689f7ec170e42d47d27927"><div class="ttname"><a href="_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h.html#add01c927fb689f7ec170e42d47d27927">vPortYield</a></div><div class="ttdeci">void vPortYield(void)</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2port_8c_source.html#l00980">port.c:980</a></div></div>
<div class="ttc" id="a_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_html_a22526e0066b417891d6f5e2c14735f2d"><div class="ttname"><a href="_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h.html#a22526e0066b417891d6f5e2c14735f2d">configSYSTEM_CALL_STACK_SIZE</a></div><div class="ttdeci">#define configSYSTEM_CALL_STACK_SIZE</div><div class="ttdef"><b>Definition</b> <a href="_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_source.html#l00492">FreeRTOSConfig.h:492</a></div></div>
<div class="ttc" id="a_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_html_ac3487e434af6970566fc12ed35af77af"><div class="ttname"><a href="_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h.html#ac3487e434af6970566fc12ed35af77af">configPROTECTED_KERNEL_OBJECT_POOL_SIZE</a></div><div class="ttdeci">#define configPROTECTED_KERNEL_OBJECT_POOL_SIZE</div><div class="ttdef"><b>Definition</b> <a href="_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_source.html#l00484">FreeRTOSConfig.h:484</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m0_2portmacro_8h_html_a36b1540b6b270ddf8923008aee7fb142"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a36b1540b6b270ddf8923008aee7fb142">xPortIsInsideInterrupt</a></div><div class="ttdeci">BaseType_t xPortIsInsideInterrupt(void)</div><div class="ttdoc">Extern declarations.</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2port_8c_source.html#l01983">port.c:1983</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m0_2portmacro_8h_html_a9c6af04d9a0b07adf4a789346aedad0d"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#a9c6af04d9a0b07adf4a789346aedad0d">vClearInterruptMask</a></div><div class="ttdeci">void vClearInterruptMask(uint32_t ulMask)</div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m0_2portmacro_8h_html_ad1b80c64c27d21459e030fcaa47868b3"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html#ad1b80c64c27d21459e030fcaa47868b3">ulSetInterruptMask</a></div><div class="ttdeci">uint32_t ulSetInterruptMask(void)</div><div class="ttdoc">Disables interrupts.</div><div class="ttdef"><b>Definition</b> <a href="_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portasm_8c_source.html#l00241">portasm.c:241</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m3___m_p_u_2port_8c_html_a21335221c26ff106b4f5e87edf6567aa"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2port_8c.html#a21335221c26ff106b4f5e87edf6567aa">xPortIsTaskPrivileged</a></div><div class="ttdeci">BaseType_t xPortIsTaskPrivileged(void)</div><div class="ttdoc">Checks whether or not a task is privileged.</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2port_8c_source.html#l00674">port.c:674</a></div></div>
<div class="ttc" id="a_r_v_d_s_2_a_r_m___c_m4___m_p_u_2portmacro_8h_html_a24ad87830055bb4410f21ec76fd32616"><div class="ttname"><a href="_r_v_d_s_2_a_r_m___c_m4___m_p_u_2portmacro_8h.html#a24ad87830055bb4410f21ec76fd32616">portACL_ENTRY_SIZE_BITS</a></div><div class="ttdeci">#define portACL_ENTRY_SIZE_BITS</div><div class="ttdef"><b>Definition</b> <a href="_r_v_d_s_2_a_r_m___c_m4___m_p_u_2portmacro_8h_source.html#l00224">portmacro.h:224</a></div></div>
<div class="ttc" id="a_r_v_d_s_2_a_r_m___c_m4___m_p_u_2portmacro_8h_html_a917d4fc0fb856d8f718fad5c5e33f321"><div class="ttname"><a href="_r_v_d_s_2_a_r_m___c_m4___m_p_u_2portmacro_8h.html#a917d4fc0fb856d8f718fad5c5e33f321">xSYSTEM_CALL_STACK_INFO</a></div><div class="ttdeci">struct SYSTEM_CALL_STACK_INFO xSYSTEM_CALL_STACK_INFO</div></div>
<div class="ttc" id="aportmacro__asm_8h_html_a1c5c9d4bb3418209e1fa76041b9d2189"><div class="ttname"><a href="portmacro__asm_8h.html#a1c5c9d4bb3418209e1fa76041b9d2189">CONTEXT_SIZE</a></div><div class="ttdeci">#define CONTEXT_SIZE</div><div class="ttdoc">The size (in words) of a task context.</div><div class="ttdef"><b>Definition</b> <a href="portmacro__asm_8h_source.html#l00253">portmacro_asm.h:253</a></div></div>
<div class="ttc" id="astruct_m_p_u___s_e_t_t_i_n_g_s_html"><div class="ttname"><a href="struct_m_p_u___s_e_t_t_i_n_g_s.html">MPU_SETTINGS</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2portmacro_8h_source.html#l00137">portmacro.h:138</a></div></div>
<div class="ttc" id="astruct_m_p_u___s_e_t_t_i_n_g_s_html_a31a3fab8a30129acb6b840d8bf336684"><div class="ttname"><a href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a31a3fab8a30129acb6b840d8bf336684">MPU_SETTINGS::xSystemCallStackInfo</a></div><div class="ttdeci">xSYSTEM_CALL_STACK_INFO xSystemCallStackInfo</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2portmacro_8h_source.html#l00145">portmacro.h:145</a></div></div>
<div class="ttc" id="astruct_m_p_u___s_e_t_t_i_n_g_s_html_a5938e942d04189092b58b64bdc117292"><div class="ttname"><a href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a5938e942d04189092b58b64bdc117292">MPU_SETTINGS::ulContext</a></div><div class="ttdeci">uint32_t ulContext[MAX_CONTEXT_SIZE]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2portmacro_8h_source.html#l00141">portmacro.h:141</a></div></div>
<div class="ttc" id="astruct_m_p_u___s_e_t_t_i_n_g_s_html_a98595df88ec2c37b67b19fc208f7ef2a"><div class="ttname"><a href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a98595df88ec2c37b67b19fc208f7ef2a">MPU_SETTINGS::ulTaskFlags</a></div><div class="ttdeci">uint32_t ulTaskFlags</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2portmacro_8h_source.html#l00142">portmacro.h:142</a></div></div>
<div class="ttc" id="astruct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o_html"><div class="ttname"><a href="struct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html">SYSTEM_CALL_STACK_INFO</a></div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2portmacro_8h_source.html#l00118">portmacro.h:119</a></div></div>
<div class="ttc" id="astruct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o_html_a5058177fca3b21ef9a40e708c38bf27d"><div class="ttname"><a href="struct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html#a5058177fca3b21ef9a40e708c38bf27d">SYSTEM_CALL_STACK_INFO::ulLinkRegisterAtSystemCallEntry</a></div><div class="ttdeci">uint32_t ulLinkRegisterAtSystemCallEntry</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2portmacro_8h_source.html#l00123">portmacro.h:123</a></div></div>
<div class="ttc" id="astruct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o_html_a53b3314384e9910c08d3e2d2c85c311e"><div class="ttname"><a href="struct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html#a53b3314384e9910c08d3e2d2c85c311e">SYSTEM_CALL_STACK_INFO::pulTaskStack</a></div><div class="ttdeci">uint32_t * pulTaskStack</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2portmacro_8h_source.html#l00122">portmacro.h:122</a></div></div>
<div class="ttc" id="astruct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o_html_a6a109337e8f2b26276e0bd1ae739e9ab"><div class="ttname"><a href="struct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html#a6a109337e8f2b26276e0bd1ae739e9ab">SYSTEM_CALL_STACK_INFO::pulSystemCallStack</a></div><div class="ttdeci">uint32_t * pulSystemCallStack</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2portmacro_8h_source.html#l00121">portmacro.h:121</a></div></div>
<div class="ttc" id="astruct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o_html_a7e98daa1ec62c831faa6d08a5b50389a"><div class="ttname"><a href="struct_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html#a7e98daa1ec62c831faa6d08a5b50389a">SYSTEM_CALL_STACK_INFO::ulSystemCallStackBuffer</a></div><div class="ttdeci">uint32_t ulSystemCallStackBuffer[configSYSTEM_CALL_STACK_SIZE]</div><div class="ttdef"><b>Definition</b> <a href="_g_c_c_2_a_r_m___c_m3___m_p_u_2portmacro_8h_source.html#l00120">portmacro.h:120</a></div></div>
<div class="ttc" id="astructx_m_p_u___s_e_t_t_i_n_g_s_html"><div class="ttname"><a href="structx_m_p_u___s_e_t_t_i_n_g_s.html">xMPU_SETTINGS</a></div><div class="ttdoc">Per-Task MPU settings structure stored in the TCB.</div><div class="ttdef"><b>Definition</b> <a href="_third_party_2_g_c_c_2_xtensa___e_s_p32_2include_2portmacro_8h_source.html#l00409">portmacro.h:410</a></div></div>
<div class="ttc" id="astructx_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o_html"><div class="ttname"><a href="structx_s_y_s_t_e_m___c_a_l_l___s_t_a_c_k___i_n_f_o.html">xSYSTEM_CALL_STACK_INFO</a></div><div class="ttdoc">Structure to hold per-task System Call Stack information.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_4a0bb1d3edd3cd3470ff45ba93d7cb46.html">pico_freertos</a></li><li class="navelem"><a href="dir_5270f1867b04849f6c4cddceb76c0650.html">FreeRTOS-Kernel</a></li><li class="navelem"><a href="dir_2901950e674b11bd625d37cd8c5cecca.html">portable</a></li><li class="navelem"><a href="dir_d47f747b1f9f69e8b995df24b56b1471.html">GCC</a></li><li class="navelem"><a href="dir_ee2dda78226417788405df68d9adeaf5.html">ARM_CM0</a></li><li class="navelem"><a href="_g_c_c_2_a_r_m___c_m0_2portmacro_8h.html">portmacro.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
