set_min_delay 10 -fall_from [get_clocks {core_clk}] -through xor1 -rise_through [get_ports clk1] -fall_through [get_ports clk1] -to port* -fall_to [get_ports clk*] -ignore_clock_latency -probe -reset_path
