set ::env(PROJECT_NAME) rs232_with_buffer_and_wb
set ::env(DESIGN_TOP) uart_top
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/rs232_with_buffer_and_wb/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/rs232_with_buffer_and_wb/rtl/uart_top.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
