0.7
2020.2
May  7 2023
15:24:31
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v,1705515630,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_1/sim/design_1_xup_and2_0_1.v,,design_1_xup_and2_0_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_1/sim/design_1_xup_and2_0_1.v,1705515630,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ipshared/c3d7/src/xup_or2.v,,design_1_xup_and2_0_1,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_and2_2_0/sim/design_1_xup_and2_2_0.v,1705515630,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_and2_3_0/sim/design_1_xup_and2_3_0.v,,design_1_xup_and2_2_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_and2_3_0/sim/design_1_xup_and2_3_0.v,1705515630,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_inv_1_0/sim/design_1_xup_inv_1_0.v,,design_1_xup_and2_3_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_and3_0_2/sim/design_1_xup_and3_0_2.v,1705516617,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ipshared/37a5/src/xup_dff_en_reset.v,,design_1_xup_and3_0_2,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_dff_en_reset_0_0/sim/design_1_xup_dff_en_reset_0_0.v,1705518123,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_dff_en_reset_0_1/sim/design_1_xup_dff_en_reset_0_1.v,,design_1_xup_dff_en_reset_0_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_dff_en_reset_0_1/sim/design_1_xup_dff_en_reset_0_1.v,1705518123,verilog,,,,design_1_xup_dff_en_reset_0_1,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_inv_0_0/sim/design_1_xup_inv_0_0.v,1705515630,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_and2_2_0/sim/design_1_xup_and2_2_0.v,,design_1_xup_inv_0_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_inv_1_0/sim/design_1_xup_inv_1_0.v,1705515630,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_or2_1_0/sim/design_1_xup_or2_1_0.v,,design_1_xup_inv_1_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_inv_2_0/sim/design_1_xup_inv_2_0.v,1705516617,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ipshared/2167/src/xup_and3.v,,design_1_xup_inv_2_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v,1705515630,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ipshared/67eb/src/xup_inv.v,,design_1_xup_or2_0_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_or2_1_0/sim/design_1_xup_or2_1_0.v,1705515630,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_inv_2_0/sim/design_1_xup_inv_2_0.v,,design_1_xup_or2_1_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ipshared/2167/src/xup_and3.v,1705516617,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_and3_0_2/sim/design_1_xup_and3_0_2.v,,xup_and3,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ipshared/37a5/src/xup_dff_en_reset.v,1705518123,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_dff_en_reset_0_0/sim/design_1_xup_dff_en_reset_0_0.v,,xup_dff_en_reset,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ipshared/67eb/src/xup_inv.v,1705514700,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_inv_0_0/sim/design_1_xup_inv_0_0.v,,xup_inv,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ipshared/9859/src/xup_and2.v,1705514700,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v,,xup_and2,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ipshared/c3d7/src/xup_or2.v,1705514700,verilog,,C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/ip/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v,,xup_or2,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.ip_user_files/bd/design_1/sim/design_1.vhd,1705518123,vhdl,,,,design_1,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/tolga/Desktop/vivado_final_recap/lab_11/lab_11.srcs/sim_1/new/testBench.vhd,1705518251,vhdl,,,,cfg_tb_design_1_wrapper;tb_design_1_wrapper,,,,,,,,
