#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 17 18:56:50 2025
# Process ID: 22096
# Current directory: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29440 C:\Users\huawei\Documents\GitHub\CPU_Learning\myCPU\rv32icpu.xpr
# Log file: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/vivado.log
# Journal file: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU\vivado.jou
# Running On: DESKTOP-082C81I, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16893 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1509.414 ; gain = 399.270
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM
set_property -dict [list \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
] [get_ips IROM]
generate_target {instantiation_template} [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
launch_runs IROM_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
[Thu Apr 17 19:04:06 2025] Launched IROM_synth_1...
Run output will be captured here: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.coefficient_file {C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/program.coe} [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/program.coe' provided. It will be converted relative to IP Instance files '../../../../program.coe'
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs IROM_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
[Thu Apr 17 19:09:42 2025] Launched IROM_synth_1...
Run output will be captured here: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM
set_property -dict [list \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.output_options {non_registered} \
] [get_ips DRAM]
generate_target {instantiation_template} [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DRAM'...
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DRAM'...
catch { config_ip_cache -export [get_ips -all DRAM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: DRAM
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci]
launch_runs DRAM_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: DRAM
[Thu Apr 17 19:18:40 2025] Launched DRAM_synth_1...
Run output will be captured here: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.runs/DRAM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Device 21-403] Loading part xc7k325tffg900-2
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name PLL
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {50.0} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {198.242} \
  CONFIG.CLKOUT1_PHASE_ERROR {155.540} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {17} \
  CONFIG.MMCM_CLKIN1_PERIOD {5.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.PLL_CLKIN_PERIOD {5.000} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.PRIM_IN_FREQ {200} \
  CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_RESET {false} \
] [get_ips PLL]
generate_target {instantiation_template} [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL'...
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL'...
catch { config_ip_cache -export [get_ips -all PLL] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PLL
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci]
launch_runs PLL_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PLL
[Thu Apr 17 19:40:14 2025] Launched PLL_synth_1...
Run output will be captured here: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.runs/PLL_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
