
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.140
 Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_pkg.sv prim_cipher_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv prim_mubi_pkg.sv rstmgr_pkg.sv clkmgr_pkg.sv lc_ctrl_pkg.sv pinmux_pkg.sv ast_reg_pkg.sv ast_pkg.sv ast_bhv_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv

yosys> verific -sv prim_pkg.sv prim_cipher_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv prim_mubi_pkg.sv rstmgr_pkg.sv clkmgr_pkg.sv lc_ctrl_pkg.sv pinmux_pkg.sv ast_reg_pkg.sv ast_pkg.sv ast_bhv_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rstmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:18: parameter 'PowerDomains' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:19: parameter 'DomainAonSel' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:20: parameter 'Domain0Sel' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:23: parameter 'OffDomains' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:26: parameter 'SPI_DEVICE' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:27: parameter 'USB' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:35: parameter 'RSTMGR_AST_DEFAULT' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rstmgr_pkg.sv:71: parameter 'RSTMGR_CPU_DEFAULT' declared inside package 'rstmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'clkmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] clkmgr_pkg.sv:56: parameter 'CLK_HINT_STATUS_DEFAULT' declared inside package 'clkmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pinmux_pkg.sv'
VERIFIC-WARNING [VERI-2418] pinmux_pkg.sv:18: parameter 'NIOPokSignals' declared inside package 'pinmux_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_pkg.sv:25: parameter 'NDFTStraps' declared inside package 'pinmux_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_pkg.sv:27: parameter 'DftStrapPos' declared inside package 'pinmux_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_pkg.sv:36: parameter 'NLcStraps' declared inside package 'pinmux_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_pkg.sv:38: parameter 'LcStrapPos' declared inside package 'pinmux_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:10: parameter 'NumRegsA' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:11: parameter 'NumRegsB' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:50: parameter 'AST_REGA_0_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:51: parameter 'AST_REGA_1_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:52: parameter 'AST_REGA_2_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:53: parameter 'AST_REGA_3_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:54: parameter 'AST_REGA_4_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:55: parameter 'AST_REGA_5_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:56: parameter 'AST_REGA_6_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:57: parameter 'AST_REGA_7_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:58: parameter 'AST_REGA_8_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:59: parameter 'AST_REGA_9_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:60: parameter 'AST_REGA_10_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:61: parameter 'AST_REGA_11_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:62: parameter 'AST_REGA_12_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:63: parameter 'AST_REGA_13_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:64: parameter 'AST_REGA_14_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:65: parameter 'AST_REGA_15_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:66: parameter 'AST_REGA_16_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:67: parameter 'AST_REGA_17_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:68: parameter 'AST_REGA_18_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:69: parameter 'AST_REGA_19_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:70: parameter 'AST_REGA_20_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:71: parameter 'AST_REGA_21_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:72: parameter 'AST_REGA_22_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:73: parameter 'AST_REGA_23_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:74: parameter 'AST_REGA_24_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:75: parameter 'AST_REGA_25_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:76: parameter 'AST_REGA_26_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:77: parameter 'AST_REGA_27_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:78: parameter 'AST_REGA_28_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:79: parameter 'AST_REGA_29_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:80: parameter 'AST_REGA_30_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:81: parameter 'AST_REGAL_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:82: parameter 'AST_REGB_0_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:83: parameter 'AST_REGB_1_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:84: parameter 'AST_REGB_2_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:85: parameter 'AST_REGB_3_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:86: parameter 'AST_REGB_4_OFFSET' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:89: parameter 'AST_REGAL_RESVAL' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:90: parameter 'AST_REGAL_REG32_RESVAL' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_reg_pkg.sv:134: parameter 'AST_PERMIT' declared inside package 'ast_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_bhv_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_bhv_pkg.sv:43: parameter 'AdcCnvtClks' declared inside package 'ast_bhv_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:24: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:25: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam

yosys> read -vlog2k BUFGMUX.v

yosys> verific -vlog2k BUFGMUX.v

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'BUFGMUX.v'

yosys> read -sv adc.sv adc_ana.sv aon_clk.sv aon_osc.sv ast.sv ast_alert.sv ast_clks_byp.sv ast_dft.sv ast_entropy.sv ast_pulse_sync.sv ast_reg_top.sv dev_entropy.sv gfr_clk_mux2.sv io_clk.sv io_osc.sv prim_buf.sv prim_clock_buf.sv prim_clock_div.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_xor2.sv prim_lfsr.sv prim_mubi4_dec.sv prim_mubi4_sender.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv prim_xilinx_clock_mux2.sv prim_xilinx_xor2.sv prim_xor2.sv rglts_pdm_3p3v.sv rng.sv sys_clk.sv sys_osc.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv usb_clk.sv usb_osc.sv vcaon_pgd.sv vcc_pgd.sv vcmain_pgd.sv vio_pgd.sv wav_cgc_rl.sv

yosys> verific -sv adc.sv adc_ana.sv aon_clk.sv aon_osc.sv ast.sv ast_alert.sv ast_clks_byp.sv ast_dft.sv ast_entropy.sv ast_pulse_sync.sv ast_reg_top.sv dev_entropy.sv gfr_clk_mux2.sv io_clk.sv io_osc.sv prim_buf.sv prim_clock_buf.sv prim_clock_div.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_xor2.sv prim_lfsr.sv prim_mubi4_dec.sv prim_mubi4_sender.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv prim_xilinx_clock_mux2.sv prim_xilinx_xor2.sv prim_xor2.sv rglts_pdm_3p3v.sv rng.sv sys_clk.sv sys_osc.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv usb_clk.sv usb_osc.sv vcaon_pgd.sv vcc_pgd.sv vcmain_pgd.sv vio_pgd.sv wav_cgc_rl.sv

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'adc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'adc_ana.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aon_clk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aon_osc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_alert.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_clks_byp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_dft.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_entropy.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dev_entropy.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'gfr_clk_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'io_clk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'io_osc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_div.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_xor2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_xilinx_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_xilinx_xor2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_xor2.sv'
VERIFIC-WARNING [VERI-1199] prim_xor2.sv:27: parameter 'Impl' becomes localparam in 'prim_xor2' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rglts_pdm_3p3v.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rng.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sys_clk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sys_osc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_clk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_osc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'vcaon_pgd.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'vcc_pgd.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'vcmain_pgd.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'vio_pgd.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top ast -tech genesis2 -goal area -de -verilog synthesized.v

5. Executing synth_rs pass: v0.4.116

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis2/cells_sim.v +/rapidsilicon/genesis2/dsp_sim.v +/rapidsilicon/genesis2/brams_sim.v

5.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffn'.
Generating RTLIL representation for module `\sdff'.
Generating RTLIL representation for module `\sdffn'.
Generating RTLIL representation for module `\dffr'.
Generating RTLIL representation for module `\dffnr'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffne'.
Generating RTLIL representation for module `\sdffre'.
Generating RTLIL representation for module `\sdffnre'.
Generating RTLIL representation for module `\dffre'.
Generating RTLIL representation for module `\dffnre'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\fa_1bit'.
Successfully finished Verilog frontend.

5.3. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Successfully finished Verilog frontend.

5.4. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top ast

5.5. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] ast_clks_byp.sv:202: port 'mubi_o' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] ast_clks_byp.sv:211: port 'mubi_o' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] ast.sv:10: compiling module 'ast'
VERIFIC-INFO [VERI-1018] prim_clock_buf.sv:16: compiling module 'prim_clock_buf'
VERIFIC-INFO [VERI-1018] prim_generic_clock_buf.sv:6: compiling module 'prim_generic_clock_buf'
VERIFIC-INFO [VERI-1018] vcc_pgd.sv:14: compiling module 'vcc_pgd'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:7: compiling module 'prim_flop_2sync(Width=1)'
VERIFIC-INFO [VERI-1018] vio_pgd.sv:14: compiling module 'vio_pgd'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] rglts_pdm_3p3v.sv:9: compiling module 'rglts_pdm_3p3v'
VERIFIC-WARNING [VERI-1209] rglts_pdm_3p3v.sv:47: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] rglts_pdm_3p3v.sv:52: expression size 32 truncated to fit in target size 9
VERIFIC-INFO [VERI-1018] sys_clk.sv:9: compiling module 'sys_clk'
VERIFIC-INFO [VERI-1018] sys_osc.sv:9: compiling module 'sys_osc'
VERIFIC-INFO [VERI-1018] usb_clk.sv:9: compiling module 'usb_clk'
VERIFIC-INFO [VERI-1018] usb_osc.sv:9: compiling module 'usb_osc'
VERIFIC-INFO [VERI-1018] aon_clk.sv:9: compiling module 'aon_clk'
VERIFIC-INFO [VERI-1018] aon_osc.sv:9: compiling module 'aon_osc'
VERIFIC-INFO [VERI-1018] io_clk.sv:9: compiling module 'io_clk'
VERIFIC-INFO [VERI-1018] io_osc.sv:9: compiling module 'io_osc'
VERIFIC-INFO [VERI-1018] ast_clks_byp.sv:10: compiling module 'ast_clks_byp'
VERIFIC-INFO [VERI-1018] prim_clock_div.sv:5: compiling module 'prim_clock_div'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_clock_inv.sv:13: compiling module 'prim_clock_inv(HasScanMode=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_clock_inv.sv:8: compiling module 'prim_generic_clock_inv(HasScanMode=1'b0)'
VERIFIC-INFO [VERI-1018] prim_clock_mux2.sv:12: compiling module 'prim_clock_mux2'
VERIFIC-INFO [VERI-1018] prim_generic_clock_mux2.sv:6: compiling module 'prim_generic_clock_mux2'
VERIFIC-INFO [VERI-1018] prim_clock_div.sv:5: compiling module 'prim_clock_div(Divisor=240)'
VERIFIC-INFO [VERI-1018] prim_clock_gating.sv:22: compiling module 'prim_clock_gating'
VERIFIC-INFO [VERI-1018] wav_cgc_rl.sv:134: compiling module 'wav_cgc_rl'
VERIFIC-INFO [VERI-1018] wav_cgc_rl.sv:101: compiling module 'wav_or'
VERIFIC-INFO [VERI-1018] wav_cgc_rl.sv:1: compiling module 'wav_inv'
VERIFIC-INFO [VERI-1018] wav_cgc_rl.sv:30: compiling module 'wav_latch'
VERIFIC-WARNING [VERI-2580] wav_cgc_rl.sv:61: latch inferred for net 'o_q[0]'
VERIFIC-INFO [VERI-1018] wav_cgc_rl.sv:66: compiling module 'wav_and'
VERIFIC-INFO [VERI-1018] prim_mubi4_sync.sv:13: compiling module 'prim_mubi4_sync(StabilityCheck=1'b1,ResetValue=MuBi4False_prim_mubi_pkg)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:7: compiling module 'prim_flop_2sync(Width=4,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_xor2.sv:16: compiling module 'prim_xor2(Width=4)'
VERIFIC-INFO [VERI-1018] prim_generic_xor2.sv:6: compiling module 'prim_generic_xor2(Width=4)'
VERIFIC-INFO [VERI-1018] prim_sec_anchor_buf.sv:6: compiling module 'prim_sec_anchor_buf(Width=4)'
VERIFIC-WARNING [VERI-1330] prim_sec_anchor_buf.sv:14: actual bit length 4 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_sec_anchor_buf.sv:15: actual bit length 4 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_mubi4_dec.sv:13: compiling module 'prim_mubi4_dec'
VERIFIC-INFO [VERI-1018] gfr_clk_mux2.sv:10: compiling module 'gfr_clk_mux2'
VERIFIC-INFO [VERI-1018] prim_mubi4_sender.sv:14: compiling module 'prim_mubi4_sender(ResetValue=MuBi4False_prim_mubi_pkg)'
VERIFIC-INFO [VERI-1018] adc.sv:9: compiling module 'adc(AdcCnvtClks=32'b010110)'
VERIFIC-INFO [VERI-1018] adc_ana.sv:9: compiling module 'adc_ana'
VERIFIC-INFO [VERI-1018] ast_entropy.sv:9: compiling module 'ast_entropy'
VERIFIC-INFO [VERI-1018] dev_entropy.sv:9: compiling module 'dev_entropy'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:7: compiling module 'prim_flop_2sync(Width=4,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:42: compiling module 'prim_packer_fifo(OutW=1)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:142: expression size 32 truncated to fit in target size 6
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:146: expression size 7 truncated to fit in target size 6
VERIFIC-INFO [VERI-1018] rng.sv:9: compiling module 'rng'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01,StateOutDw=32'b0100,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000,StatePermEn=1'b1,StatePerm=384'b0101100001000010001100100111111001000000001000101010100011011111100101000100011000110100011110110000011101111101100100101001110010010011110011111100011011011100110101001101111111010000101101001110000011100000111110111010001111100010010111001010000110110111111000000111010100100110101011010101001011011010111011101110110110011001101100101111010001101000010110110001000001001001010010,ExtSeedSVA=1'b0)'
VERIFIC-INFO [VERI-1018] ast_pulse_sync.sv:17: compiling module 'ast_pulse_sync'
VERIFIC-INFO [VERI-1018] ast_alert.sv:9: compiling module 'ast_alert'
VERIFIC-INFO [VERI-1018] ast_reg_top.sv:8: compiling module 'ast_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:10: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:10: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=10)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:49: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] ast_dft.sv:10: compiling module 'ast_dft'
Importing module ast.
Importing module adc(AdcCnvtClks=32'b010110).
Importing module adc_ana.
Importing module aon_clk.
Importing module aon_osc.
Importing module ast_alert.
Importing module ast_clks_byp.
Importing module ast_dft.
Importing module ast_entropy.
Importing module ast_reg_top.
Importing module dev_entropy.
Importing module gfr_clk_mux2.
Importing module io_clk.
Importing module io_osc.
Importing module prim_buf.
Importing module prim_clock_buf.
Importing module prim_clock_div.
Importing module prim_clock_div(Divisor=240).
Importing module prim_clock_gating.
Importing module prim_clock_inv(HasScanMode=1'b0).
Importing module prim_clock_mux2.
Importing module prim_flop(ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1).
Importing module prim_flop_2sync(Width=4,ResetValue=1'b0).
Importing module prim_generic_buf.
Importing module prim_generic_clock_buf.
Importing module prim_generic_clock_inv(HasScanMode=1'b0).
Importing module prim_generic_clock_mux2.
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_mubi4_dec.
Importing module prim_mubi4_sender(ResetValue=MuBi4False_prim_mubi_pkg).
Importing module prim_flop(Width=4,ResetValue=4'b0101).
Importing module prim_generic_flop(Width=4,ResetValue=4'b0101).
Importing module prim_mubi4_sync(StabilityCheck=1'b1,ResetValue=MuBi4False_prim_mubi_pkg).
Importing module prim_flop_2sync(Width=4,ResetValue=1'b1).
Importing module prim_packer_fifo(OutW=1).
Importing module prim_sec_anchor_buf(Width=4).
Importing module prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext.
Importing module prim_xor2(Width=4).
Importing module prim_generic_xor2(Width=4).
Importing module rglts_pdm_3p3v.
Importing module rng.
Importing module ast_pulse_sync.
Importing module prim_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01,StateOutDw=32'b0100,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000,StatePermEn=1'b1,StatePerm=384'b0101100001000010001100100111111001000000001000101010100011011111100101000100011000110100011110110000011101111101100100101001110010010011110011111100011011011100110101001101111111010000101101001110000011100000111110111010001111100010010111001010000110110111111000000111010100100110101011010101001011011010111011101110110110011001101100101111010001101000010110110001000001001001010010,ExtSeedSVA=1'b0).
Importing module sys_clk.
Importing module sys_osc.
Importing module tlul_adapter_reg(RegAw=10).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module usb_clk.
Importing module usb_osc.
Importing module vcc_pgd.
Importing module vio_pgd.
Importing module wav_cgc_rl.
Importing module wav_and.
Importing module wav_inv.
Importing module wav_latch.
Importing module wav_or.

5.5.1. Analyzing design hierarchy..
Top module:  \ast
Used module:     \ast_dft
Used module:     \ast_reg_top
Used module:         \prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext
Used module:         \tlul_adapter_reg(RegAw=10)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \ast_alert
Used module:     \rng
Used module:         \ast_pulse_sync
Used module:             \prim_flop_2sync(Width=1)
Used module:         \prim_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01,StateOutDw=32'b0100,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000,StatePermEn=1'b1,StatePerm=384'b0101100001000010001100100111111001000000001000101010100011011111100101000100011000110100011110110000011101111101100100101001110010010011110011111100011011011100110101001101111111010000101101001110000011100000111110111010001111100010010111001010000110110111111000000111010100100110101011010101001011011010111011101110110110011001101100101111010001101000010110110001000001001001010010,ExtSeedSVA=1'b0)
Used module:     \ast_entropy
Used module:         \dev_entropy
Used module:             \prim_packer_fifo(OutW=1)
Used module:             \prim_flop_2sync(Width=4,ResetValue=1'b0)
Used module:     \adc(AdcCnvtClks=32'b010110)
Used module:         \adc_ana
Used module:     \prim_clock_buf
Used module:         \prim_generic_clock_buf
Used module:     \ast_clks_byp
Used module:         \prim_mubi4_sender(ResetValue=MuBi4False_prim_mubi_pkg)
Used module:             \prim_flop(Width=4,ResetValue=4'b0101)
Used module:                 \prim_generic_flop(Width=4,ResetValue=4'b0101)
Used module:         \gfr_clk_mux2
Used module:             \prim_clock_gating
Used module:                 \wav_cgc_rl
Used module:                     \wav_and
Used module:                     \wav_latch
Used module:                     \wav_inv
Used module:                     \wav_or
Used module:         \prim_mubi4_dec
Used module:             \prim_buf
Used module:                 \prim_generic_buf
Used module:         \prim_mubi4_sync(StabilityCheck=1'b1,ResetValue=MuBi4False_prim_mubi_pkg)
Used module:             \prim_clock_mux2
Used module:                 \prim_generic_clock_mux2
Used module:             \prim_sec_anchor_buf(Width=4)
Used module:             \prim_xor2(Width=4)
Used module:                 \prim_generic_xor2(Width=4)
Used module:             \prim_flop_2sync(Width=4,ResetValue=1'b1)
Used module:         \prim_clock_div(Divisor=240)
Used module:         \prim_clock_div
Used module:             \prim_clock_inv(HasScanMode=1'b0)
Used module:                 \prim_generic_clock_inv(HasScanMode=1'b0)
Used module:             \prim_flop(ResetValue=1'b0)
Used module:                 \prim_generic_flop(ResetValue=1'b0)
Used module:     \io_clk
Used module:         \io_osc
Used module:     \aon_clk
Used module:         \aon_osc
Used module:     \usb_clk
Used module:         \usb_osc
Used module:     \sys_clk
Used module:         \sys_osc
Used module:     \rglts_pdm_3p3v
Used module:     \vio_pgd
Used module:     \vcc_pgd

5.5.2. Analyzing design hierarchy..
Top module:  \ast
Used module:     \ast_dft
Used module:     \ast_reg_top
Used module:         \prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext
Used module:         \tlul_adapter_reg(RegAw=10)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \ast_alert
Used module:     \rng
Used module:         \ast_pulse_sync
Used module:             \prim_flop_2sync(Width=1)
Used module:         \prim_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01,StateOutDw=32'b0100,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000,StatePermEn=1'b1,StatePerm=384'b0101100001000010001100100111111001000000001000101010100011011111100101000100011000110100011110110000011101111101100100101001110010010011110011111100011011011100110101001101111111010000101101001110000011100000111110111010001111100010010111001010000110110111111000000111010100100110101011010101001011011010111011101110110110011001101100101111010001101000010110110001000001001001010010,ExtSeedSVA=1'b0)
Used module:     \ast_entropy
Used module:         \dev_entropy
Used module:             \prim_packer_fifo(OutW=1)
Used module:             \prim_flop_2sync(Width=4,ResetValue=1'b0)
Used module:     \adc(AdcCnvtClks=32'b010110)
Used module:         \adc_ana
Used module:     \prim_clock_buf
Used module:         \prim_generic_clock_buf
Used module:     \ast_clks_byp
Used module:         \prim_mubi4_sender(ResetValue=MuBi4False_prim_mubi_pkg)
Used module:             \prim_flop(Width=4,ResetValue=4'b0101)
Used module:                 \prim_generic_flop(Width=4,ResetValue=4'b0101)
Used module:         \gfr_clk_mux2
Used module:             \prim_clock_gating
Used module:                 \wav_cgc_rl
Used module:                     \wav_and
Used module:                     \wav_latch
Used module:                     \wav_inv
Used module:                     \wav_or
Used module:         \prim_mubi4_dec
Used module:             \prim_buf
Used module:                 \prim_generic_buf
Used module:         \prim_mubi4_sync(StabilityCheck=1'b1,ResetValue=MuBi4False_prim_mubi_pkg)
Used module:             \prim_clock_mux2
Used module:                 \prim_generic_clock_mux2
Used module:             \prim_sec_anchor_buf(Width=4)
Used module:             \prim_xor2(Width=4)
Used module:                 \prim_generic_xor2(Width=4)
Used module:             \prim_flop_2sync(Width=4,ResetValue=1'b1)
Used module:         \prim_clock_div(Divisor=240)
Used module:         \prim_clock_div
Used module:             \prim_clock_inv(HasScanMode=1'b0)
Used module:                 \prim_generic_clock_inv(HasScanMode=1'b0)
Used module:             \prim_flop(ResetValue=1'b0)
Used module:                 \prim_generic_flop(ResetValue=1'b0)
Used module:     \io_clk
Used module:         \io_osc
Used module:     \aon_clk
Used module:         \aon_osc
Used module:     \usb_clk
Used module:         \usb_osc
Used module:     \sys_clk
Used module:         \sys_osc
Used module:     \rglts_pdm_3p3v
Used module:     \vio_pgd
Used module:     \vcc_pgd
Removed 0 unused modules.

yosys> proc

5.6. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

5.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

5.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

5.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

5.6.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

5.6.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

5.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

5.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

5.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

5.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

5.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

5.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

5.6.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module wav_or.
Optimizing module wav_latch.
Optimizing module wav_inv.
Optimizing module wav_and.
Optimizing module wav_cgc_rl.
Optimizing module vio_pgd.
Optimizing module vcc_pgd.
Optimizing module usb_osc.
<suppressed ~1 debug messages>
Optimizing module usb_clk.
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=10).
<suppressed ~12 debug messages>
Optimizing module sys_osc.
<suppressed ~1 debug messages>
Optimizing module sys_clk.
Optimizing module prim_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01,StateOutDw=32'b0100,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000,StatePermEn=1'b1,StatePerm=384'b0101100001000010001100100111111001000000001000101010100011011111100101000100011000110100011110110000011101111101100100101001110010010011110011111100011011011100110101001101111111010000101101001110000011100000111110111010001111100010010111001010000110110111111000000111010100100110101011010101001011011010111011101110110110011001101100101111010001101000010110110001000001001001010010,ExtSeedSVA=1'b0).
<suppressed ~3 debug messages>
Optimizing module ast_pulse_sync.
<suppressed ~3 debug messages>
Optimizing module rng.
<suppressed ~8 debug messages>
Optimizing module rglts_pdm_3p3v.
<suppressed ~43 debug messages>
Optimizing module prim_generic_xor2(Width=4).
Optimizing module prim_xor2(Width=4).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_sec_anchor_buf(Width=4).
<suppressed ~1 debug messages>
Optimizing module prim_packer_fifo(OutW=1).
<suppressed ~9 debug messages>
Optimizing module prim_flop_2sync(Width=4,ResetValue=1'b1).
<suppressed ~3 debug messages>
Optimizing module prim_mubi4_sync(StabilityCheck=1'b1,ResetValue=MuBi4False_prim_mubi_pkg).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(Width=4,ResetValue=4'b0101).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=4,ResetValue=4'b0101).
Optimizing module prim_mubi4_sender(ResetValue=MuBi4False_prim_mubi_pkg).
Optimizing module prim_mubi4_dec.
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_clock_mux2.
Optimizing module prim_generic_clock_inv(HasScanMode=1'b0).
Optimizing module prim_generic_clock_buf.
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=4,ResetValue=1'b0).
<suppressed ~3 debug messages>
Optimizing module prim_flop_2sync(Width=1).
<suppressed ~2 debug messages>
Optimizing module prim_flop(ResetValue=1'b0).
Optimizing module prim_clock_mux2.
Optimizing module prim_clock_inv(HasScanMode=1'b0).
Optimizing module prim_clock_gating.
Optimizing module prim_clock_div(Divisor=240).
<suppressed ~4 debug messages>
Optimizing module prim_clock_div.
<suppressed ~1 debug messages>
Optimizing module prim_clock_buf.
Optimizing module prim_buf.
Optimizing module io_osc.
<suppressed ~1 debug messages>
Optimizing module io_clk.
Optimizing module gfr_clk_mux2.
<suppressed ~6 debug messages>
Optimizing module dev_entropy.
<suppressed ~13 debug messages>
Optimizing module ast_reg_top.
<suppressed ~2 debug messages>
Optimizing module ast_entropy.
<suppressed ~5 debug messages>
Optimizing module ast_dft.
<suppressed ~7 debug messages>
Optimizing module ast_clks_byp.
<suppressed ~6 debug messages>
Optimizing module ast_alert.
<suppressed ~2 debug messages>
Optimizing module aon_osc.
<suppressed ~1 debug messages>
Optimizing module aon_clk.
Optimizing module adc_ana.
Optimizing module adc(AdcCnvtClks=32'b010110).
<suppressed ~14 debug messages>
Optimizing module ast.
<suppressed ~20 debug messages>

yosys> demuxmap

5.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

5.8. Executing FLATTEN pass (flatten design).
Deleting now unused module adc(AdcCnvtClks=32'b010110).
Deleting now unused module adc_ana.
Deleting now unused module aon_clk.
Deleting now unused module aon_osc.
Deleting now unused module ast_alert.
Deleting now unused module ast_clks_byp.
Deleting now unused module ast_dft.
Deleting now unused module ast_entropy.
Deleting now unused module ast_pulse_sync.
Deleting now unused module ast_reg_top.
Deleting now unused module dev_entropy.
Deleting now unused module gfr_clk_mux2.
Deleting now unused module io_clk.
Deleting now unused module io_osc.
Deleting now unused module prim_buf.
Deleting now unused module prim_clock_buf.
Deleting now unused module prim_clock_div.
Deleting now unused module prim_clock_div(Divisor=240).
Deleting now unused module prim_clock_gating.
Deleting now unused module prim_clock_inv(HasScanMode=1'b0).
Deleting now unused module prim_clock_mux2.
Deleting now unused module prim_flop(ResetValue=1'b0).
Deleting now unused module prim_flop(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_flop_2sync(Width=1).
Deleting now unused module prim_flop_2sync(Width=4,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=4,ResetValue=1'b1).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_clock_buf.
Deleting now unused module prim_generic_clock_inv(HasScanMode=1'b0).
Deleting now unused module prim_generic_clock_mux2.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_generic_xor2(Width=4).
Deleting now unused module prim_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01,StateOutDw=32'b0100,DefaultSeed=64'b010001011010011001001100010010101011011110100100100001100100000,StatePermEn=1'b1,StatePerm=384'b0101100001000010001100100111111001000000001000101010100011011111100101000100011000110100011110110000011101111101100100101001110010010011110011111100011011011100110101001101111111010000101101001110000011100000111110111010001111100010010111001010000110110111111000000111010100100110101011010101001011011010111011101110110110011001101100101111010001101000010110110001000001001001010010,ExtSeedSVA=1'b0).
Deleting now unused module prim_mubi4_dec.
Deleting now unused module prim_mubi4_sender(ResetValue=MuBi4False_prim_mubi_pkg).
Deleting now unused module prim_mubi4_sync(StabilityCheck=1'b1,ResetValue=MuBi4False_prim_mubi_pkg).
Deleting now unused module prim_packer_fifo(OutW=1).
Deleting now unused module prim_sec_anchor_buf(Width=4).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_xor2(Width=4).
Deleting now unused module rglts_pdm_3p3v.
Deleting now unused module rng.
Deleting now unused module sys_clk.
Deleting now unused module sys_osc.
Deleting now unused module tlul_adapter_reg(RegAw=10).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module usb_clk.
Deleting now unused module usb_osc.
Deleting now unused module vcc_pgd.
Deleting now unused module vio_pgd.
Deleting now unused module wav_and.
Deleting now unused module wav_cgc_rl.
Deleting now unused module wav_inv.
Deleting now unused module wav_latch.
Deleting now unused module wav_or.
<suppressed ~180 debug messages>

yosys> demuxmap

5.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

5.10. Executing TRIBUF pass.

yosys> deminout

5.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~98 debug messages>

yosys> opt_clean

5.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 376 unused cells and 10340 unused wires.
<suppressed ~1608 debug messages>

yosys> check

5.14. Executing CHECK pass (checking for obvious problems).
Checking module ast...
Found and reported 0 problems.

yosys> opt_expr

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~151 debug messages>

yosys> opt_merge -nomux

5.16. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

yosys> opt_muxtree

5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_entropy.\u_dev0_entropy.$verific$i99$dev_entropy.sv:220$8781: \u_entropy.u_dev0_entropy.wvalid -> 1'0
      Replacing known input bits on port A of cell $flatten\u_adc.$verific$i52$adc.sv:100$2021: \u_adc.adc_busy -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

yosys> opt_reduce

5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
  Optimizing cells in module \ast.
Performed a total of 2 changes.

yosys> opt_merge

5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.20. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

5.21. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$regal_reg$ast.sv:825$1851 ($aldff) from module ast.
Changing const-value async load to async reset on $verific$por_sync_n_reg$ast.sv:247$78 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_adc.$verific$cnv_cyc_reg$adc.sv:100$2036 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_adc.$verific$adc_d_val_o_reg$adc.sv:100$2038 ($aldff) from module ast.
Changing const-value async load to async reset on $verific$ast_init_done_o_reg$ast.sv:825$1852 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_usb_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Handling const CLK on $flatten\u_usb_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_usb_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Handling const CLK on $flatten\u_usb_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_sys_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Handling const CLK on $flatten\u_sys_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_sys_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Handling const CLK on $flatten\u_sys_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_rst_sys_dasrt.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rst_sys_dasrt.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.\u_sync2_ack.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.\u_sync2_ack.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.\u_rst_src_da.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.\u_rst_src_da.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.\u_rst_dst_da.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.\u_rst_dst_da.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.\u_dst_req.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.\u_dst_req.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.$verific$src_req_reg$ast_pulse_sync.sv:86$9737 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.$verific$src_pulse_d_reg$ast_pulse_sync.sv:70$9729 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_val_pulse_sync.$verific$dst_req_d_reg$ast_pulse_sync.sv:132$9750 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.\u_rng_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:489$9789 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.$verific$srate_rng_val_reg$rng.sv:65$9667 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.$verific$srate_cnt_reg$rng.sv:65$9666 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.$verific$rng_val_o_reg$rng.sv:108$9687 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.$verific$rng_b_reg$rng.sv:95$9681 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rng.$verific$rng_b_o_reg$rng.sv:108$9686 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rglts_pdm_3p3v.$verific$vcmain_pok_h_reg$rglts_pdm_3p3v.sv:212$9518 ($aldff) from module ast.
Handling always-active async load on $flatten\u_rglts_pdm_3p3v.$verific$vcc_pok_str_h_reg$rglts_pdm_3p3v.sv:255$9536 ($aldff) from module ast (changing to combinatorial circuit).
Changing const-value async load to async reset on $flatten\u_rglts_pdm_3p3v.$verific$vcc_pok_s_h_reg$rglts_pdm_3p3v.sv:101$9487 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rglts_pdm_3p3v.$verific$vcc_pok_fe_h_reg$rglts_pdm_3p3v.sv:93$9485 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rglts_pdm_3p3v.$verific$rglssm_vcaon_h_o_reg$rglts_pdm_3p3v.sv:212$9520 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rglts_pdm_3p3v.$verific$rgls_sm_reg$rglts_pdm_3p3v.sv:212$9522 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rglts_pdm_3p3v.$verific$main_pd_str_h_reg$rglts_pdm_3p3v.sv:212$9519 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rglts_pdm_3p3v.$verific$dly_cnt_reg$rglts_pdm_3p3v.sv:212$9521 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_rglts_pdm_3p3v.$verific$deep_sleep_h_o_reg$rglts_pdm_3p3v.sv:275$9545 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_cg.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_cg.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_as.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_as.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot0.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot0.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$9921 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$9920 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$9919 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$9930 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$9909 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$9931 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$ast_reg_top.sv:61$2953 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_poks_por_dasrt.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_poks_por_dasrt.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_io_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Handling const CLK on $flatten\u_io_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_io_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Handling const CLK on $flatten\u_io_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_wvalid_es_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_wvalid_es_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_wvalid_dev_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_wvalid_dev_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_wready_es_dev_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_wready_es_dev_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_rst_es_n_da.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_rst_es_n_da.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_erate_sync.$verific$q_reg$prim_flop_2sync.sv:26$9058 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_erate_sync.$verific$intq_reg$prim_flop_2sync.sv:26$9057 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$depth_q_reg$prim_packer_fifo.sv:87$9281 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$clr_q_reg$prim_packer_fifo.sv:87$9283 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_dev_en_dev_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.\u_dev_en_dev_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.$verific$wvalid_reg$dev_entropy.sv:220$8783 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.$verific$wready_es_d_reg$dev_entropy.sv:126$8737 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.$verific$wready_dev_reg$dev_entropy.sv:192$8771 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.$verific$wdata_val_reg$dev_entropy.sv:142$8748 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.$verific$fast_start_reg$dev_entropy.sv:72$8710 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.$verific$fast_cnt_reg$dev_entropy.sv:72$8711 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.\u_dev0_entropy.$verific$erate_cnt_reg$dev_entropy.sv:84$8723 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.$verific$erq_sm_reg$ast_entropy.sv:83$2430 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_entropy.$verific$edn_req_reg$ast_entropy.sv:83$2429 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot1.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot1.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_sw_ext_freq_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_sw_ext_freq_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_io_clk_byp_ack.\gen_flops.u_prim_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$9125 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_deep_sleep_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_deep_sleep_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_usb_div240_div.$verific$gen_div.cnt_reg$prim_clock_div.sv:85$9009 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_usb_div240_div.$verific$clk_int_reg$prim_clock_div.sv:85$9010 ($aldff) from module ast.
Handling always-active async load on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.\u_clk_osc_ckgt.\u_cgc.\u_latch.$verific$o_q_reg[0]$wav_cgc_rl.sv:61$10997 ($dlatch) from module ast (changing to combinatorial circuit).
Changing const-value async load to async reset on $flatten\u_alert_ot2.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($aldff) from module ast.
Handling const CLK on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($aldff) from module ast.
Handling const CLK on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$clk_ext_sel_reg$gfr_clk_mux2.sv:69$8881 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$clk_ext_en_q_reg$gfr_clk_mux2.sv:79$8886 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$clk_ext_aoff_reg$gfr_clk_mux2.sv:69$8882 ($aldff) from module ast.
Handling always-active async load on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.\u_clk_osc_ckgt.\u_cgc.\u_latch.$verific$o_q_reg[0]$wav_cgc_rl.sv:61$10997 ($dlatch) from module ast (changing to combinatorial circuit).
Changing const-value async load to async reset on $flatten\u_adc.$verific$adc_d_o_reg$adc.sv:100$2039 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot2.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($aldff) from module ast.
Handling const CLK on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($aldff) from module ast.
Handling const CLK on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$clk_ext_sel_reg$gfr_clk_mux2.sv:69$8881 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$clk_ext_en_q_reg$gfr_clk_mux2.sv:79$8886 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$clk_ext_aoff_reg$gfr_clk_mux2.sv:69$8882 ($aldff) from module ast.
Handling always-active async load on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.\u_clk_osc_ckgt.\u_cgc.\u_latch.$verific$o_q_reg[0]$wav_cgc_rl.sv:61$10997 ($dlatch) from module ast (changing to combinatorial circuit).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_osc_sel_reg$gfr_clk_mux2.sv:41$8869 ($aldff) from module ast.
Handling const CLK on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_osc_sel_reg$gfr_clk_mux2.sv:41$8869 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($aldff) from module ast.
Handling const CLK on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($aldff) from module ast.
Handling const CLK on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_ext_sel_reg$gfr_clk_mux2.sv:69$8881 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_ext_en_q_reg$gfr_clk_mux2.sv:79$8886 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_ext_aoff_reg$gfr_clk_mux2.sv:69$8882 ($aldff) from module ast.
Handling always-active async load on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.\u_clk_osc_ckgt.\u_cgc.\u_latch.$verific$o_q_reg[0]$wav_cgc_rl.sv:61$10997 ($dlatch) from module ast (changing to combinatorial circuit).
Changing const-value async load to async reset on $flatten\u_adc.$verific$adc_en_reg$adc.sv:34$1971 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_osc_sel_reg$gfr_clk_mux2.sv:41$8869 ($aldff) from module ast.
Handling const CLK on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_osc_sel_reg$gfr_clk_mux2.sv:41$8869 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($aldff) from module ast.
Handling const CLK on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($aldff) from module ast.
Handling const CLK on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_ext_sel_reg$gfr_clk_mux2.sv:69$8881 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_ext_en_q_reg$gfr_clk_mux2.sv:79$8886 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_ext_aoff_reg$gfr_clk_mux2.sv:69$8882 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_fla.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_fla.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_ext_d1ord2.\gen_div2.u_div2.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$9076 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_clk_ext_d1ord2.$verific$gen_div2.step_down_nq_reg$prim_clock_div.sv:53$8966 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.\u_all_clk_byp_ack.\gen_flops.u_prim_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$9125 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.$verific$sw_io_clk_byp_reg$ast_clks_byp.sv:248$2290 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.$verific$sw_clk_byp_en_reg$ast_clks_byp.sv:77$2194 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_ast_clks_byp.$verific$sw_all_clk_byp_reg$ast_clks_byp.sv:248$2288 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_adc.$verific$adc_busy_reg$adc.sv:100$2037 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_aon_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast.
Handling const CLK on $flatten\u_aon_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_aon_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast.
Handling const CLK on $flatten\u_aon_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($aldff) from module ast (removing D path).
Changing const-value async load to async reset on $flatten\u_alert_gd.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_gd.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ts_lo.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ts_lo.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ts_hi.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ts_hi.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_otp.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_otp.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot5.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot5.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot4.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot4.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot3.$verific$p_alert_reg$ast_alert.sv:50$2124 ($aldff) from module ast.
Changing const-value async load to async reset on $flatten\u_alert_ot3.$verific$n_alert_reg$ast_alert.sv:68$2134 ($aldff) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_aon_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_aon_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_osc_sel_reg$gfr_clk_mux2.sv:41$8869 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_osc_sel_reg$gfr_clk_mux2.sv:41$8869 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$clk_osc_aoff_reg$gfr_clk_mux2.sv:41$8870 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$clk_osc_en_q_reg$gfr_clk_mux2.sv:51$8875 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_entropy.\u_dev0_entropy.\u_erate_sync.$verific$intq_reg$prim_flop_2sync.sv:26$9057 ($adff) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_entropy.\u_dev0_entropy.\u_erate_sync.$verific$intq_reg$prim_flop_2sync.sv:26$9057 ($adff) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_io_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_io_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_sys_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_sys_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_usb_clk.\u_val_sync.$verific$intq_reg[0]$prim_flop_2sync.sv:26$9045 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_usb_clk.\u_val_sync.$verific$q_reg[0]$prim_flop_2sync.sv:26$9046 ($dlatch) from module ast.

yosys> opt_clean

5.22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 42 unused cells and 138 unused wires.
<suppressed ~89 debug messages>

yosys> opt_expr

5.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~16 debug messages>

yosys> opt_muxtree

5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

yosys> opt_reduce

5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.27. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

5.28. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Handling D = Q on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($adff) from module ast (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_entropy.\u_dev0_entropy.\u_erate_sync.$verific$q_reg$prim_flop_2sync.sv:26$9058 ($adff) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_entropy.\u_dev0_entropy.\u_erate_sync.$verific$q_reg$prim_flop_2sync.sv:26$9058 ($adff) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_10.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_11.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_12.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_13.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_14.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_15.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_16.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_17.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_18.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_19.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_20.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_21.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_22.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_23.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_24.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_25.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_26.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_27.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_28.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_29.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_30.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_5.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_6.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_7.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_8.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_rega_9.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_regb_0.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_regb_1.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_regb_2.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_regb_3.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_regb_4.$verific$q_reg$prim_subreg.sv:72$9347 ($dlatch) from module ast.

yosys> opt_clean

5.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

5.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.

yosys> opt_muxtree

5.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

yosys> opt_reduce

5.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_618$ast_reg_top.sv:1565$8619: { $flatten\u_reg.$verific$n5911$2778 $flatten\u_reg.$verific$n5928$2795 }
  Optimizing cells in module \ast.
Performed a total of 1 changes.

yosys> opt_merge

5.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.34. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

5.35. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 70 unused cells and 70 unused wires.
<suppressed ~71 debug messages>

yosys> opt_expr

5.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.

yosys> opt_muxtree

5.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

yosys> opt_reduce

5.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.41. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

5.42. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..

yosys> opt_expr

5.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

5.45. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

5.45.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

5.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

5.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

5.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..

yosys> fsm_opt

5.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

5.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

5.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

5.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

5.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.

yosys> opt_merge -nomux

5.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_muxtree

5.48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

yosys> opt_reduce

5.49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.51. Executing OPT_SHARE pass.

yosys> opt_dff -sat

5.52. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$regal_reg$ast.sv:825$1851 ($adff) from module ast (D = \tl_i.a_data, Q = \regal).
Adding EN signal on $verific$ast_init_done_o_reg$ast.sv:825$1852 ($adff) from module ast (D = 1'1, Q = \ast_init_done_o).
Adding EN signal on $flatten\u_rng.\u_rng_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:489$9789 ($adff) from module ast (D = \u_rng.u_rng_lfsr.lfsr_d, Q = \u_rng.u_rng_lfsr.lfsr_q).
Adding EN signal on $flatten\u_rng.$verific$rng_b_reg$rng.sv:95$9681 ($adff) from module ast (D = { \u_rng.u_rng_lfsr.lfsr_q [49] \u_rng.u_rng_lfsr.lfsr_q [1] \u_rng.u_rng_lfsr.lfsr_q [9] \u_rng.u_rng_lfsr.lfsr_q [18] }, Q = \u_rng.rng_b).
Adding EN signal on $flatten\u_rng.$verific$rng_b_o_reg$rng.sv:108$9686 ($adff) from module ast (D = \u_rng.rng_b, Q = \u_rng.rng_b_o).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$9921 ($adff) from module ast (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$9920 ($adff) from module ast (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$9919 ($adff) from module ast (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$9930 ($adff) from module ast (D = $flatten\u_reg.\u_reg_if.$verific$n187$9879, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$9909 ($adff) from module ast (D = $flatten\u_reg.\u_reg_if.$verific$n78$9851, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$9931 ($adff) from module ast (D = $flatten\u_reg.\u_reg_if.$verific$n185$9853, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$ast_reg_top.sv:61$2953 ($adff) from module ast (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$depth_q_reg$prim_packer_fifo.sv:87$9281 ($adff) from module ast (D = \u_entropy.u_dev0_entropy.u_dev_fifo.depth_d, Q = \u_entropy.u_dev0_entropy.u_dev_fifo.depth_q).
Adding EN signal on $flatten\u_entropy.\u_dev0_entropy.$verific$wready_dev_reg$dev_entropy.sv:192$8771 ($adff) from module ast (D = $flatten\u_entropy.\u_dev0_entropy.$verific$n505$8657, Q = \u_entropy.u_dev0_entropy.wready_dev).
Adding EN signal on $flatten\u_entropy.\u_dev0_entropy.$verific$wdata_val_reg$dev_entropy.sv:142$8748 ($adff) from module ast (D = $flatten\u_entropy.\u_dev0_entropy.$verific$n482$8648, Q = \u_entropy.u_dev0_entropy.wdata_val).
Adding EN signal on $flatten\u_entropy.\u_dev0_entropy.$verific$fast_start_reg$dev_entropy.sv:72$8710 ($adff) from module ast (D = 1'0, Q = \u_entropy.u_dev0_entropy.fast_start).
Adding EN signal on $flatten\u_entropy.\u_dev0_entropy.$verific$fast_cnt_reg$dev_entropy.sv:72$8711 ($adff) from module ast (D = $flatten\u_entropy.\u_dev0_entropy.$verific$n25$8667, Q = \u_entropy.u_dev0_entropy.fast_cnt).
Adding EN signal on $flatten\u_entropy.\u_dev0_entropy.$verific$erate_cnt_reg$dev_entropy.sv:84$8723 ($adff) from module ast (D = $flatten\u_entropy.\u_dev0_entropy.$verific$n288$8679, Q = \u_entropy.u_dev0_entropy.erate_cnt).
Adding EN signal on $flatten\u_ast_clks_byp.\u_clk_usb_div240_div.$verific$clk_int_reg$prim_clock_div.sv:85$9010 ($adff) from module ast (D = \u_ast_clks_byp.u_clk_src_aon_sel.u_clk_byp_ckgt.u_cgc.u_latch.i_clk, Q = \u_ast_clks_byp.u_clk_usb_div240_div.clk_int).
Adding EN signal on $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$clk_ext_en_q_reg$gfr_clk_mux2.sv:79$8886 ($adff) from module ast (D = $flatten\u_ast_clks_byp.\u_clk_src_usb_sel.$verific$n49$8855, Q = \u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_en_q).
Adding EN signal on $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$clk_ext_en_q_reg$gfr_clk_mux2.sv:79$8886 ($adff) from module ast (D = $flatten\u_ast_clks_byp.\u_clk_src_sys_sel.$verific$n49$8855, Q = \u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_en_q).
Adding EN signal on $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$clk_ext_en_q_reg$gfr_clk_mux2.sv:79$8886 ($adff) from module ast (D = $flatten\u_ast_clks_byp.\u_clk_src_io_sel.$verific$n49$8855, Q = \u_ast_clks_byp.u_clk_src_io_sel.clk_ext_en_q).
Adding EN signal on $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$clk_ext_en_q_reg$gfr_clk_mux2.sv:79$8886 ($adff) from module ast (D = $flatten\u_ast_clks_byp.\u_clk_src_aon_sel.$verific$n49$8855, Q = \u_ast_clks_byp.u_clk_src_aon_sel.clk_ext_en_q).
Adding EN signal on $flatten\u_ast_clks_byp.$verific$sw_clk_byp_en_reg$ast_clks_byp.sv:77$2194 ($adff) from module ast (D = 1'1, Q = \u_ast_clks_byp.sw_clk_byp_en).
Adding EN signal on $flatten\u_alert_ts_lo.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_ts_lo.$verific$n24$2097, Q = \u_alert_ts_lo.p_alert).
Adding EN signal on $flatten\u_alert_ts_lo.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_ts_lo.$verific$n40$2103, Q = \u_alert_ts_lo.n_alert).
Adding EN signal on $flatten\u_alert_ts_hi.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_ts_hi.$verific$n24$2097, Q = \u_alert_ts_hi.p_alert).
Adding EN signal on $flatten\u_alert_ts_hi.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_ts_hi.$verific$n40$2103, Q = \u_alert_ts_hi.n_alert).
Adding EN signal on $flatten\u_alert_otp.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_otp.$verific$n24$2097, Q = \u_alert_otp.p_alert).
Adding EN signal on $flatten\u_alert_otp.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_otp.$verific$n40$2103, Q = \u_alert_otp.n_alert).
Adding EN signal on $flatten\u_alert_ot5.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_ot5.$verific$n24$2097, Q = \u_alert_ot5.p_alert).
Adding EN signal on $flatten\u_alert_ot5.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_ot5.$verific$n40$2103, Q = \u_alert_ot5.n_alert).
Adding EN signal on $flatten\u_alert_ot4.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_ot4.$verific$n24$2097, Q = \u_alert_ot4.p_alert).
Adding EN signal on $flatten\u_alert_ot4.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_ot4.$verific$n40$2103, Q = \u_alert_ot4.n_alert).
Adding EN signal on $flatten\u_alert_ot3.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_ot3.$verific$n24$2097, Q = \u_alert_ot3.p_alert).
Adding EN signal on $flatten\u_alert_ot3.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_ot3.$verific$n40$2103, Q = \u_alert_ot3.n_alert).
Adding EN signal on $flatten\u_alert_ot2.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_ot2.$verific$n24$2097, Q = \u_alert_ot2.p_alert).
Adding EN signal on $flatten\u_alert_ot2.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_ot2.$verific$n40$2103, Q = \u_alert_ot2.n_alert).
Adding EN signal on $flatten\u_alert_ot1.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_ot1.$verific$n24$2097, Q = \u_alert_ot1.p_alert).
Adding EN signal on $flatten\u_alert_ot1.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_ot1.$verific$n40$2103, Q = \u_alert_ot1.n_alert).
Adding EN signal on $flatten\u_alert_ot0.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_ot0.$verific$n24$2097, Q = \u_alert_ot0.p_alert).
Adding EN signal on $flatten\u_alert_ot0.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_ot0.$verific$n40$2103, Q = \u_alert_ot0.n_alert).
Adding EN signal on $flatten\u_alert_gd.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_gd.$verific$n24$2097, Q = \u_alert_gd.p_alert).
Adding EN signal on $flatten\u_alert_gd.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_gd.$verific$n40$2103, Q = \u_alert_gd.n_alert).
Adding EN signal on $flatten\u_alert_fla.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_fla.$verific$n24$2097, Q = \u_alert_fla.p_alert).
Adding EN signal on $flatten\u_alert_fla.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_fla.$verific$n40$2103, Q = \u_alert_fla.n_alert).
Adding EN signal on $flatten\u_alert_cg.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_cg.$verific$n24$2097, Q = \u_alert_cg.p_alert).
Adding EN signal on $flatten\u_alert_cg.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_cg.$verific$n40$2103, Q = \u_alert_cg.n_alert).
Adding EN signal on $flatten\u_alert_as.$verific$p_alert_reg$ast_alert.sv:50$2124 ($adff) from module ast (D = $flatten\u_alert_as.$verific$n24$2097, Q = \u_alert_as.p_alert).
Adding EN signal on $flatten\u_alert_as.$verific$n_alert_reg$ast_alert.sv:68$2134 ($adff) from module ast (D = $flatten\u_alert_as.$verific$n40$2103, Q = \u_alert_as.n_alert).
Adding EN signal on $flatten\u_adc.$verific$cnv_cyc_reg$adc.sv:100$2036 ($adff) from module ast (D = $flatten\u_adc.$verific$n227$1962, Q = \u_adc.cnv_cyc).
Adding EN signal on $flatten\u_adc.$verific$adc_d_val_o_reg$adc.sv:100$2038 ($adff) from module ast (D = $flatten\u_adc.$verific$n237$1947, Q = \u_adc.adc_d_val_o).
Adding EN signal on $flatten\u_adc.$verific$adc_d_o_reg$adc.sv:100$2039 ($adff) from module ast (D = $flatten\u_adc.$verific$n137$1954, Q = \u_adc.adc_d_o).
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$11129 ($adffe) from module ast.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$11010 ($adffe) from module ast.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$11010 ($adffe) from module ast.

yosys> opt_clean

5.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 20 unused cells and 20 unused wires.
<suppressed ~21 debug messages>

yosys> opt_expr

5.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~20 debug messages>

yosys> opt_muxtree

5.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~67 debug messages>

yosys> opt_reduce

5.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

5.58. Executing OPT_SHARE pass.

yosys> opt_dff -sat

5.59. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$11144 ($adffe) from module ast.

yosys> opt_clean

5.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

5.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.

yosys> opt_muxtree

5.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~67 debug messages>

yosys> opt_reduce

5.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.65. Executing OPT_SHARE pass.

yosys> opt_dff -sat

5.66. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$11146 ($adffe) from module ast.

yosys> opt_clean

5.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..

yosys> opt_expr

5.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

5.69. Executing WREDUCE pass (reducing word size of cells).
Removed top 11 bits (of 12) from port B of cell ast.$flatten\u_rng.$verific$add_15$rng.sv:63$9663 ($add).
Removed top 5 bits (of 12) from port B of cell ast.$flatten\u_rng.$verific$equal_12$rng.sv:59$9661 ($eq).
Removed top 1 bits (of 64) from port B of cell ast.$flatten\u_rng.\u_rng_lfsr.$verific$xor_6$prim_lfsr.sv:327$9773 ($xor).
Removed top 1 bits (of 3) from mux cell ast.$flatten\u_rglts_pdm_3p3v.$verific$mux_72$rglts_pdm_3p3v.sv:145$9499 ($mux).
Removed top 1 bits (of 3) from mux cell ast.$flatten\u_rglts_pdm_3p3v.$verific$mux_95$rglts_pdm_3p3v.sv:175$9509 ($mux).
Removed top 8 bits (of 9) from port B of cell ast.$flatten\u_rglts_pdm_3p3v.$verific$sub_54$rglts_pdm_3p3v.sv:122$9490 ($sub).
Removed top 1 bits (of 2) from port B of cell ast.$auto$opt_dff.cc:195:make_patterns_logic$11040 ($ne).
Removed top 1 bits (of 2) from port B of cell ast.$auto$opt_dff.cc:195:make_patterns_logic$11043 ($ne).
Removed top 1 bits (of 2) from port B of cell ast.$auto$opt_dff.cc:195:make_patterns_logic$11046 ($ne).
Removed top 1 bits (of 2) from port B of cell ast.$auto$opt_dff.cc:195:make_patterns_logic$11049 ($ne).
Removed top 2 bits (of 3) from port B of cell ast.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:56$9889 ($eq).
Removed top 1 bits (of 4) from port B of cell ast.$flatten\u_reg.\u_reg_if.$verific$equal_76$prim_mubi_pkg.sv:27$9942 ($eq).
Removed top 7 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_21$ast_reg_top.sv:1216$8238 ($eq).
Removed top 6 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_23$ast_reg_top.sv:1217$8239 ($eq).
Removed top 6 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_25$ast_reg_top.sv:1218$8240 ($eq).
Removed top 5 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_27$ast_reg_top.sv:1219$8241 ($eq).
Removed top 5 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_29$ast_reg_top.sv:1220$8242 ($eq).
Removed top 5 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_31$ast_reg_top.sv:1221$8243 ($eq).
Removed top 5 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_33$ast_reg_top.sv:1222$8244 ($eq).
Removed top 4 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_35$ast_reg_top.sv:1223$8245 ($eq).
Removed top 4 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_37$ast_reg_top.sv:1224$8246 ($eq).
Removed top 4 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_39$ast_reg_top.sv:1225$8247 ($eq).
Removed top 4 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_41$ast_reg_top.sv:1226$8248 ($eq).
Removed top 4 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_43$ast_reg_top.sv:1227$8249 ($eq).
Removed top 4 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_45$ast_reg_top.sv:1228$8250 ($eq).
Removed top 4 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_47$ast_reg_top.sv:1229$8251 ($eq).
Removed top 4 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_49$ast_reg_top.sv:1230$8252 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_51$ast_reg_top.sv:1231$8253 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_53$ast_reg_top.sv:1232$8254 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_55$ast_reg_top.sv:1233$8255 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_57$ast_reg_top.sv:1234$8256 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_59$ast_reg_top.sv:1235$8257 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_61$ast_reg_top.sv:1236$8258 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_63$ast_reg_top.sv:1237$8259 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_65$ast_reg_top.sv:1238$8260 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_67$ast_reg_top.sv:1239$8261 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_69$ast_reg_top.sv:1240$8262 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_71$ast_reg_top.sv:1241$8263 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_73$ast_reg_top.sv:1242$8264 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_75$ast_reg_top.sv:1243$8265 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_77$ast_reg_top.sv:1244$8266 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_79$ast_reg_top.sv:1245$8267 ($eq).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_reg.$verific$equal_81$ast_reg_top.sv:1246$8268 ($eq).
Removed top 2 bits (of 4) from port B of cell ast.$auto$opt_dff.cc:195:make_patterns_logic$11134 ($ne).
Removed top 1 bits (of 3) from port B of cell ast.$auto$opt_dff.cc:195:make_patterns_logic$11131 ($ne).
Removed top 31 bits (of 32) from port A of cell ast.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$10557 ($shl).
Removed top 28 bits (of 32) from port Y of cell ast.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$10557 ($shl).
Removed top 1 bits (of 7) from port A of cell ast.$flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$sub_37$prim_packer_fifo.sv:141$9302 ($sub).
Removed top 6 bits (of 7) from port B of cell ast.$flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$sub_37$prim_packer_fifo.sv:141$9302 ($sub).
Removed top 15 bits (of 16) from port B of cell ast.$flatten\u_entropy.\u_dev0_entropy.$verific$sub_28$dev_entropy.sv:83$8719 ($sub).
Removed top 31 bits (of 32) from port B of cell ast.$flatten\u_entropy.\u_dev0_entropy.$verific$sub_19$dev_entropy.sv:75$8713 ($sub).
Removed top 31 bits (of 32) from port A of cell ast.$flatten\u_entropy.\u_dev0_entropy.$verific$shift_left_18$dev_entropy.sv:75$8712 ($shl).
Removed top 1 bits (of 4) from port B of cell ast.$flatten\u_entropy.\u_dev0_entropy.$verific$shift_left_18$dev_entropy.sv:75$8712 ($shl).
Removed top 16 bits (of 32) from mux cell ast.$flatten\u_entropy.\u_dev0_entropy.$verific$mux_20$dev_entropy.sv:75$8714 ($mux).
Removed top 6 bits (of 7) from port B of cell ast.$flatten\u_entropy.\u_dev0_entropy.$verific$add_11$dev_entropy.sv:71$8705 ($add).
Removed top 5 bits (of 6) from port B of cell ast.$flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$equal_27$prim_packer_fifo.sv:134$9292 ($eq).
Removed top 26 bits (of 32) from mux cell ast.$flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$mux_40$prim_packer_fifo.sv:142$9305 ($mux).
Removed top 1 bits (of 2) from port B of cell ast.$flatten\u_entropy.$verific$equal_35$ast_entropy.sv:86$2431 ($eq).
Removed top 1 bits (of 2) from FF cell ast.$auto$ff.cc:262:slice$11001 ($adff).
Removed top 6 bits (of 7) from port B of cell ast.$flatten\u_ast_clks_byp.\u_clk_usb_div240_div.$verific$add_17$prim_clock_div.sv:84$9006 ($add).
Removed top 7 bits (of 8) from port A of cell ast.$flatten\u_adc.$verific$LessThan_36$adc.sv:89$2010 ($lt).
Removed top 3 bits (of 8) from port B of cell ast.$flatten\u_adc.$verific$LessThan_36$adc.sv:89$2010 ($lt).
Removed top 1 bits (of 2) from port B of cell ast.$flatten\u_adc.$verific$equal_45$adc.sv:97$2015 ($eq).
Removed top 1 bits (of 10) from mux cell ast.$flatten\u_adc.$verific$mux_47$adc.sv:99$2017 ($mux).
Removed top 3 bits (of 8) from mux cell ast.$flatten\u_adc.$verific$mux_62$adc.sv:100$2032 ($mux).
Removed top 3 bits (of 8) from port A of cell ast.$flatten\u_adc.$verific$sub_38$adc.sv:90$2012 ($sub).
Removed top 7 bits (of 8) from port B of cell ast.$flatten\u_adc.$verific$sub_38$adc.sv:90$2012 ($sub).
Removed top 2 bits (of 8) from port Y of cell ast.$flatten\u_adc.$verific$sub_38$adc.sv:90$2012 ($sub).
Removed top 1 bits (of 2) from FF cell ast.$auto$ff.cc:262:slice$11002 ($adff).
Removed top 16 bits (of 32) from port Y of cell ast.$flatten\u_entropy.\u_dev0_entropy.$verific$sub_19$dev_entropy.sv:75$8713 ($sub).
Removed top 16 bits (of 32) from port A of cell ast.$flatten\u_entropy.\u_dev0_entropy.$verific$sub_19$dev_entropy.sv:75$8713 ($sub).
Removed top 26 bits (of 32) from mux cell ast.$flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$mux_39$prim_packer_fifo.sv:142$9304 ($mux).
Removed top 3 bits (of 8) from mux cell ast.$flatten\u_adc.$verific$mux_58$adc.sv:100$2028 ($mux).
Removed top 16 bits (of 32) from port Y of cell ast.$flatten\u_entropy.\u_dev0_entropy.$verific$shift_left_18$dev_entropy.sv:75$8712 ($shl).
Removed top 26 bits (of 32) from mux cell ast.$flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$mux_38$prim_packer_fifo.sv:142$9303 ($mux).
Removed top 3 bits (of 8) from mux cell ast.$flatten\u_adc.$verific$mux_54$adc.sv:100$2024 ($mux).
Removed top 1 bits (of 7) from port Y of cell ast.$flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$sub_37$prim_packer_fifo.sv:141$9302 ($sub).
Removed top 1 bits (of 6) from port Y of cell ast.$flatten\u_adc.$verific$sub_38$adc.sv:90$2012 ($sub).
Removed top 3 bits (of 8) from wire ast.$flatten\u_adc.$verific$n101$1951.
Removed top 1 bits (of 10) from wire ast.$flatten\u_adc.$verific$n126$1953.
Removed top 3 bits (of 8) from wire ast.$flatten\u_adc.$verific$n183$1958.
Removed top 3 bits (of 8) from wire ast.$flatten\u_adc.$verific$n205$1960.
Removed top 3 bits (of 8) from wire ast.$flatten\u_adc.$verific$n227$1962.
Removed top 16 bits (of 32) from wire ast.$flatten\u_entropy.\u_dev0_entropy.$verific$n100$8672.
Removed top 16 bits (of 32) from wire ast.$flatten\u_entropy.\u_dev0_entropy.$verific$n67$8671.
Removed top 1 bits (of 7) from wire ast.$flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$n252$9263.
Removed top 26 bits (of 32) from wire ast.$flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$n293$9265.
Removed top 1 bits (of 3) from wire ast.$flatten\u_rglts_pdm_3p3v.$verific$n404$9430.
Removed top 1 bits (of 3) from wire ast.$flatten\u_rglts_pdm_3p3v.$verific$n481$9441.

yosys> peepopt

5.70. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

5.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

yosys> demuxmap

5.72. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> stat

5.73. Printing statistics.

=== ast ===

   Number of wires:               2857
   Number of wire bits:          16677
   Number of public wires:        2435
   Number of public wire bits:   15789
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                744
     $add                            3
     $adff                          65
     $adffe                         53
     $and                          137
     $bmux                          10
     $dff                            1
     $dlatch                         7
     $eq                            50
     $le                             1
     $logic_not                      6
     $lt                             1
     $mux                          116
     $ne                            19
     $not                           87
     $or                           111
     $pmux                           1
     $reduce_and                     5
     $reduce_bool                   20
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            2
     $sub                            5
     $xor                            4


yosys> wreduce t:$mul

5.74. Executing WREDUCE pass (reducing word size of cells).

yosys> rs_dsp_macc -genesis2 -max_dsp 154

5.75. Executing RS_DSP_MACC pass.

yosys> techmap -map +/mul2dsp_check_maxwidth.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__RS_MUL20X18 a:valid_map

5.76. Executing TECHMAP pass (map to technology primitives).

5.76.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.76.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> stat

5.77. Printing statistics.

=== ast ===

   Number of wires:               2857
   Number of wire bits:          16677
   Number of public wires:        2435
   Number of public wire bits:   15789
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                744
     $add                            3
     $adff                          65
     $adffe                         53
     $and                          137
     $bmux                          10
     $dff                            1
     $dlatch                         7
     $eq                            50
     $le                             1
     $logic_not                      6
     $lt                             1
     $mux                          116
     $ne                            19
     $not                           87
     $or                           111
     $pmux                           1
     $reduce_and                     5
     $reduce_bool                   20
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            2
     $sub                            5
     $xor                            4


yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/rapidsilicon/genesis2/dsp_map.v -D USE_DSP_CFG_PARAMS=0

5.78. Executing TECHMAP pass (map to technology primitives).

5.78.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

5.78.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/dsp_final_map.v

5.79. Executing TECHMAP pass (map to technology primitives).

5.79.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

5.79.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> rs-pack-dsp-regs

5.80. Executing rs_pack_dsp_regs pass.

yosys> rs_dsp_io_regs

5.81. Executing RS_DSP_IO_REGS pass.

yosys> alumacc

5.82. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ast:
  creating $macc model for $flatten\u_adc.$verific$sub_38$adc.sv:90$2012 ($sub).
  creating $macc model for $flatten\u_ast_clks_byp.\u_clk_usb_div240_div.$verific$add_17$prim_clock_div.sv:84$9006 ($add).
  creating $macc model for $flatten\u_entropy.\u_dev0_entropy.$verific$add_11$dev_entropy.sv:71$8705 ($add).
  creating $macc model for $flatten\u_entropy.\u_dev0_entropy.$verific$sub_19$dev_entropy.sv:75$8713 ($sub).
  creating $macc model for $flatten\u_entropy.\u_dev0_entropy.$verific$sub_28$dev_entropy.sv:83$8719 ($sub).
  creating $macc model for $flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$sub_37$prim_packer_fifo.sv:141$9302 ($sub).
  creating $macc model for $flatten\u_rglts_pdm_3p3v.$verific$sub_54$rglts_pdm_3p3v.sv:122$9490 ($sub).
  creating $macc model for $flatten\u_rng.$verific$add_15$rng.sv:63$9663 ($add).
  creating $alu model for $macc $flatten\u_rng.$verific$add_15$rng.sv:63$9663.
  creating $alu model for $macc $flatten\u_rglts_pdm_3p3v.$verific$sub_54$rglts_pdm_3p3v.sv:122$9490.
  creating $alu model for $macc $flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$sub_37$prim_packer_fifo.sv:141$9302.
  creating $alu model for $macc $flatten\u_entropy.\u_dev0_entropy.$verific$sub_28$dev_entropy.sv:83$8719.
  creating $alu model for $macc $flatten\u_entropy.\u_dev0_entropy.$verific$sub_19$dev_entropy.sv:75$8713.
  creating $alu model for $macc $flatten\u_entropy.\u_dev0_entropy.$verific$add_11$dev_entropy.sv:71$8705.
  creating $alu model for $macc $flatten\u_ast_clks_byp.\u_clk_usb_div240_div.$verific$add_17$prim_clock_div.sv:84$9006.
  creating $alu model for $macc $flatten\u_adc.$verific$sub_38$adc.sv:90$2012.
  creating $alu model for $flatten\u_adc.$verific$LessThan_36$adc.sv:89$2010 ($lt): new $alu
  creating $alu model for $flatten\u_ast_clks_byp.\u_clk_usb_div240_div.$verific$LessThan_13$prim_clock_div.sv:80$9003 ($le): new $alu
  creating $alu cell for $flatten\u_ast_clks_byp.\u_clk_usb_div240_div.$verific$LessThan_13$prim_clock_div.sv:80$9003: $auto$alumacc.cc:485:replace_alu$11161
  creating $alu cell for $flatten\u_adc.$verific$LessThan_36$adc.sv:89$2010: $auto$alumacc.cc:485:replace_alu$11174
  creating $alu cell for $flatten\u_adc.$verific$sub_38$adc.sv:90$2012: $auto$alumacc.cc:485:replace_alu$11179
  creating $alu cell for $flatten\u_ast_clks_byp.\u_clk_usb_div240_div.$verific$add_17$prim_clock_div.sv:84$9006: $auto$alumacc.cc:485:replace_alu$11182
  creating $alu cell for $flatten\u_entropy.\u_dev0_entropy.$verific$add_11$dev_entropy.sv:71$8705: $auto$alumacc.cc:485:replace_alu$11185
  creating $alu cell for $flatten\u_entropy.\u_dev0_entropy.$verific$sub_19$dev_entropy.sv:75$8713: $auto$alumacc.cc:485:replace_alu$11188
  creating $alu cell for $flatten\u_entropy.\u_dev0_entropy.$verific$sub_28$dev_entropy.sv:83$8719: $auto$alumacc.cc:485:replace_alu$11191
  creating $alu cell for $flatten\u_entropy.\u_dev0_entropy.\u_dev_fifo.$verific$sub_37$prim_packer_fifo.sv:141$9302: $auto$alumacc.cc:485:replace_alu$11194
  creating $alu cell for $flatten\u_rglts_pdm_3p3v.$verific$sub_54$rglts_pdm_3p3v.sv:122$9490: $auto$alumacc.cc:485:replace_alu$11197
  creating $alu cell for $flatten\u_rng.$verific$add_15$rng.sv:63$9663: $auto$alumacc.cc:485:replace_alu$11200
  created 10 $alu and 0 $macc cells.

yosys> opt_expr

5.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.

yosys> opt_merge -nomux

5.84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_muxtree

5.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~67 debug messages>

yosys> opt_reduce

5.86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.88. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

5.89. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

5.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
MAX OPT ITERATION = 1

yosys> stat

5.92. Printing statistics.

=== ast ===

   Number of wires:               2883
   Number of wire bits:          16873
   Number of public wires:        2435
   Number of public wire bits:   15789
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                750
     $adff                          65
     $adffe                         53
     $alu                           10
     $and                          137
     $bmux                          10
     $dff                            1
     $dlatch                         7
     $eq                            50
     $logic_not                      6
     $mux                          116
     $ne                            19
     $not                           90
     $or                           112
     $pmux                           1
     $reduce_and                     6
     $reduce_bool                   20
     $reduce_or                     13
     $reduce_xor                    28
     $shl                            2
     $xor                            4


yosys> memory -nomap

5.93. Executing MEMORY pass.

yosys> opt_mem

5.93.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

5.93.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

5.93.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

5.93.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

5.93.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$memory_bmux2rom.cc:63:execute$11206'[0] in module `\ast': merging output FF to cell.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$11203'[0] in module `\ast': merging output FF to cell.

yosys> opt_clean

5.93.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

yosys> memory_share

5.93.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

5.93.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

5.93.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..

yosys> memory_collect

5.93.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

5.94. Printing statistics.

=== ast ===

   Number of wires:               2883
   Number of wire bits:          16873
   Number of public wires:        2435
   Number of public wire bits:   15789
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                750
     $adff                          63
     $adffe                         53
     $alu                           10
     $and                          137
     $bmux                           8
     $dff                            1
     $dlatch                         7
     $eq                            50
     $logic_not                      8
     $mem_v2                         2
     $mux                          116
     $ne                            19
     $not                           90
     $or                           112
     $pmux                           1
     $reduce_and                     6
     $reduce_bool                   20
     $reduce_or                     13
     $reduce_xor                    28
     $shl                            2
     $xor                            4


yosys> muxpack

5.95. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~75 debug messages>

yosys> opt_clean

5.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new_swap.txt -limit 150 a:read_swapped

5.97. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new.txt -limit 150

5.98. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory ast.$auto$memory_bmux2rom.cc:63:execute$11203
using FF mapping for memory ast.$auto$memory_bmux2rom.cc:63:execute$11206
<suppressed ~194 debug messages>

yosys> rs_bram_split -new_mapping

5.99. Executing Rs_BRAM_Split pass.

yosys> techmap -autoproc -map +/rapidsilicon/genesis2/brams_map_new.v

5.100. Executing TECHMAP pass (map to technology primitives).

5.100.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

5.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/brams_final_map_new.v

5.101. Executing TECHMAP pass (map to technology primitives).

5.101.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

5.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> pmuxtree

5.102. Executing PMUXTREE pass.

yosys> muxpack

5.103. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~76 debug messages>

yosys> memory_map

5.104. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$memory_bmux2rom.cc:63:execute$11203 in module \ast:
  created 8 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of ast.$auto$memory_bmux2rom.cc:63:execute$11203: $$auto$memory_bmux2rom.cc:63:execute$11203$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$11206 in module \ast:
  created 8 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of ast.$auto$memory_bmux2rom.cc:63:execute$11206: $$auto$memory_bmux2rom.cc:63:execute$11206$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

yosys> stat

5.105. Printing statistics.

=== ast ===

   Number of wires:               2949
   Number of wire bits:          17001
   Number of public wires:        2435
   Number of public wire bits:   15789
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                783
     $adff                          65
     $adffe                         53
     $alu                           10
     $and                          137
     $bmux                           8
     $dff                           17
     $dlatch                         7
     $eq                            50
     $logic_not                      8
     $mux                          132
     $ne                            19
     $not                           91
     $or                           112
     $reduce_and                     6
     $reduce_bool                   20
     $reduce_or                     14
     $reduce_xor                    28
     $shl                            2
     $xor                            4


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/arith_map.v

5.106. Executing TECHMAP pass (map to technology primitives).

5.106.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.106.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

5.106.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_90_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_90_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_90_alu for cells of type $alu.
Using template $paramod$constmap:9d8c907470b4be31e9a933ddef199a1c2705d426$paramod$4bb46fcba5afaad42add84370357b73743697719\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
No more expansions possible.
<suppressed ~3144 debug messages>

yosys> stat

5.107. Printing statistics.

=== ast ===

   Number of wires:               3926
   Number of wire bits:          35532
   Number of public wires:        2435
   Number of public wire bits:   15789
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3711
     $_AND_                        489
     $_DFFE_PN0P_                  191
     $_DFFE_PN1P_                   40
     $_DFF_NN0_                      3
     $_DFF_PN0_                     86
     $_DFF_PN1_                      8
     $_DFF_PP0_                      2
     $_DFF_P_                       17
     $_DLATCH_N_                     7
     $_MUX_                        681
     $_NOT_                        247
     $_OR_                         731
     $_XOR_                       1209


yosys> opt_expr

5.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~1363 debug messages>

yosys> opt_merge -nomux

5.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
<suppressed ~1257 debug messages>
Removed a total of 419 cells.

yosys> opt_muxtree

5.110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

5.111. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.113. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

5.114. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $auto$ff.cc:262:slice$14384 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14288 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14282 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$12778 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$12771 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$12067 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$11407 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14304 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14858 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14200 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14237 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14276 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14287 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14855 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14856 ($_DFF_P_) from module ast (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14857 ($_DFF_P_) from module ast (removing D path).

yosys> opt_clean

5.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 60 unused cells and 932 unused wires.
<suppressed ~61 debug messages>

yosys> opt_expr

5.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~9 debug messages>

yosys> opt_muxtree

5.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

5.118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

5.120. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

5.121. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

5.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.

yosys> opt_muxtree

5.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

5.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.127. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

5.128. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..

yosys> opt_expr

5.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
MAX OPT ITERATION = 3

yosys> opt_expr -full

5.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~334 debug messages>

yosys> techmap -map +/techmap.v

5.132. Executing TECHMAP pass (map to technology primitives).

5.132.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.132.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> stat

5.133. Printing statistics.

=== ast ===

   Number of wires:               3188
   Number of wire bits:          17666
   Number of public wires:        2435
   Number of public wire bits:   15789
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1956
     $_AND_                        329
     $_DFFE_PN0P_                  186
     $_DFFE_PN1N_                    1
     $_DFFE_PN1P_                   39
     $_DFF_NN0_                      3
     $_DFF_PN0_                     86
     $_DFF_PN1_                      6
     $_DFF_P_                        1
     $_DLATCH_N_                     7
     $_MUX_                        180
     $_NOT_                        239
     $_OR_                         499
     $_XOR_                        380


yosys> dfflegalize -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 t:$_SDFFCE_*

5.134. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

5.135. Printing statistics.

=== ast ===

   Number of wires:               3188
   Number of wire bits:          17666
   Number of public wires:        2435
   Number of public wire bits:   15789
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1956
     $_AND_                        329
     $_DFFE_PN0P_                  186
     $_DFFE_PN1N_                    1
     $_DFFE_PN1P_                   39
     $_DFF_NN0_                      3
     $_DFF_PN0_                     86
     $_DFF_PN1_                      6
     $_DFF_P_                        1
     $_DLATCH_N_                     7
     $_MUX_                        180
     $_NOT_                        239
     $_OR_                         499
     $_XOR_                        380


yosys> opt_expr

5.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.

yosys> opt_merge -nomux

5.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_muxtree

5.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

5.139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat

5.141. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.142. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 78 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

5.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
MAX OPT ITERATION = 1

yosys> abc -dff -keepff

5.144. Executing ABC pass (technology mapping using ABC).

5.144.1. Summary of detected clock domains:
  5 cells in clk=\clk_ast_adc_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11133, arst=!\rst_ast_adc_ni, srst={ }
  3 cells in clk=\clk_ast_adc_i, en={ }, arst={ }, srst={ }
  18 cells in clk=\clk_ast_adc_i, en=$auto$opt_dff.cc:219:make_patterns_logic$11142, arst=!\rst_ast_adc_ni, srst={ }
  14 cells in clk=\clk_ast_adc_i, en={ }, arst=!\rst_ast_adc_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11127, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11121, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11124, arst=!\rst_ast_alert_ni, srst={ }
  6 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11115, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11118, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11109, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11112, arst=!\rst_ast_alert_ni, srst={ }
  7 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11103, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11106, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11097, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11100, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11091, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11094, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11085, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11088, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11079, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11082, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11073, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11076, arst=!\rst_ast_alert_ni, srst={ }
  6 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11067, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11070, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11061, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11064, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11055, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11058, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11052, arst=!\rst_ast_alert_ni, srst={ }
  7 cells in clk=\u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11039, arst=!\vcc_supp_i, srst={ }
  36 cells in clk=\u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, en={ }, arst=!\vcc_supp_i, srst={ }
  6 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11042, arst=!\vcc_supp_i, srst={ }
  5 cells in clk=\u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  9 cells in clk=\u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11045, arst=!\vcc_supp_i, srst={ }
  5 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  4 cells in clk=\u_ast_clks_byp.u_clk_usb_div240_div.clk_int, en=$auto$opt_dff.cc:194:make_patterns_logic$11048, arst=!\vcc_supp_i, srst={ }
  5 cells in clk=\u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=\clk_src_aon_o, en=$flatten\u_ast_clks_byp.$verific$n17$2141, arst=!\vcc_supp_i, srst={ }
  5 cells in clk=\u_ast_clks_byp.u_clk_usb_div240_div.clk_int, en={ }, arst=!\vcc_supp_i, srst={ }
  1 cells in clk=!\u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, en={ }, arst=!\vcc_supp_i, srst={ }
  9 cells in clk=\u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, en={ }, arst=!\vcc_supp_i, srst={ }
  6 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$auto$opt_dff.cc:194:make_patterns_logic$11023, arst=!\u_entropy.u_dev0_entropy.u_rst_es_n_da.q, srst={ }
  8 cells in clk=\u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, en=$auto$rtlil.cc:2373:ReduceOr$11173, arst=!\vcc_supp_i, srst={ }
  131 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$auto$opt_dff.cc:194:make_patterns_logic$11035, arst=!\u_rst_sys_dasrt.q, srst={ }
  26 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$auto$opt_dff.cc:219:make_patterns_logic$11032, arst=!\u_rst_sys_dasrt.q, srst={ }
  20 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=!$auto$rtlil.cc:2369:Not$11031, arst=!\u_rst_sys_dasrt.q, srst={ }
  10 cells in clk=\clk_ast_es_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11026, arst=!\rst_ast_es_ni, srst={ }
  20 cells in clk=\clk_ast_es_i, en={ }, arst=!\rst_ast_es_ni, srst={ }
  3 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!\u_entropy.u_dev0_entropy.u_rst_es_n_da.rst_ni, srst={ }
  14 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!\u_entropy.u_dev0_entropy.u_rst_es_n_da.q, srst={ }
  47 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$auto$opt_dff.cc:194:make_patterns_logic$11020, arst=!\u_rst_sys_dasrt.q, srst={ }
  21 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!\u_rst_sys_dasrt.q, srst={ }
  257 cells in clk=\clk_ast_tlul_i, en=\u_reg.intg_err, arst=!\rst_ast_tlul_ni, srst={ }
  4 cells in clk=\clk_ast_tlul_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11015, arst=!\rst_ast_tlul_ni, srst={ }
  401 cells in clk=\clk_ast_tlul_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ast_tlul_ni, srst={ }
  5 cells in clk=\clk_src_aon_o, en={ }, arst=!\u_poks_por_dasrt.rst_ni, srst={ }
  37 cells in clk=\clk_ast_adc_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11130, arst=!\rst_ast_adc_ni, srst={ }
  186 cells in clk=\clk_src_aon_o, en={ }, arst=!\vcc_supp_i, srst={ }
  70 cells in clk=\clk_ast_tlul_i, en={ }, arst=!\u_rng.rst_n, srst={ }
  2 cells in clk=\clk_ast_rng_i, en={ }, arst=!\rst_ast_rng_ni, srst={ }
  4 cells in clk=\clk_ast_rng_i, en=\u_rng.sync_rng_val, arst=!\rst_ast_rng_ni, srst={ }
  8 cells in clk=\clk_ast_tlul_i, en={ }, arst=!\u_rng.u_rng_val_pulse_sync.rst_src_n, srst={ }
  4 cells in clk=\clk_ast_rng_i, en={ }, arst=!\u_rng.u_rng_val_pulse_sync.rst_dst_n, srst={ }
  2 cells in clk=\clk_ast_tlul_i, en={ }, arst=!\rst_ast_rng_ni, srst={ }
  2 cells in clk=\clk_ast_rng_i, en={ }, arst=!\u_rng.rst_n, srst={ }
  6 cells in clk=\clk_ast_tlul_i, en=\u_rng.srate_rng_val_en, arst=!\u_rng.rst_n, srst={ }
  3 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!\u_rglts_pdm_3p3v.vcmain_pok_por_h_o, srst={ }
  197 cells in clk=\clk_ast_tlul_i, en=$auto$opt_dff.cc:194:make_patterns_logic$11006, arst=!\u_rng.rst_n, srst={ }
  193 cells in clk=\clk_ast_tlul_i, en=\regal_we, arst=!\rst_ast_tlul_ni, srst={ }
  7 cells in clk=!\clk_src_aon_o, en={ }, arst=!\vcc_supp_i, srst={ }

5.144.2. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11133, asynchronously reset by !\rst_ast_adc_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

5.144.2.1. Executing ABC.

5.144.3. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs.

5.144.3.1. Executing ABC.

5.144.4. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$11142, asynchronously reset by !\rst_ast_adc_ni
Extracted 18 gates and 28 wires to a netlist network with 9 inputs and 6 outputs.

5.144.4.1. Executing ABC.

5.144.5. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, asynchronously reset by !\rst_ast_adc_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 7 outputs.

5.144.5.1. Executing ABC.

5.144.6. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11127, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

5.144.6.1. Executing ABC.

5.144.7. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11121, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

5.144.7.1. Executing ABC.

5.144.8. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11124, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

5.144.8.1. Executing ABC.

5.144.9. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11115, asynchronously reset by !\rst_ast_alert_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 2 outputs.

5.144.9.1. Executing ABC.

5.144.10. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11118, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

5.144.10.1. Executing ABC.

5.144.11. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11109, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

5.144.11.1. Executing ABC.

5.144.12. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11112, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

5.144.12.1. Executing ABC.

5.144.13. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11103, asynchronously reset by !\rst_ast_alert_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 2 outputs.

5.144.13.1. Executing ABC.

5.144.14. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11106, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

5.144.14.1. Executing ABC.

5.144.15. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11097, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

5.144.15.1. Executing ABC.

5.144.16. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11100, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

5.144.16.1. Executing ABC.

5.144.17. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11091, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

5.144.17.1. Executing ABC.

5.144.18. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11094, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

5.144.18.1. Executing ABC.

5.144.19. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11085, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

5.144.19.1. Executing ABC.

5.144.20. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11088, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

5.144.20.1. Executing ABC.

5.144.21. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11079, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

5.144.21.1. Executing ABC.

5.144.22. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11082, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

5.144.22.1. Executing ABC.

5.144.23. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11073, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

5.144.23.1. Executing ABC.

5.144.24. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11076, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

5.144.24.1. Executing ABC.

5.144.25. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11067, asynchronously reset by !\rst_ast_alert_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 2 outputs.

5.144.25.1. Executing ABC.

5.144.26. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11070, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

5.144.26.1. Executing ABC.

5.144.27. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11061, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

5.144.27.1. Executing ABC.

5.144.28. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11064, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

5.144.28.1. Executing ABC.

5.144.29. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11055, asynchronously reset by !\rst_ast_alert_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

5.144.29.1. Executing ABC.

5.144.30. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11058, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

5.144.30.1. Executing ABC.

5.144.31. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11052, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

5.144.31.1. Executing ABC.

5.144.32. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11039, asynchronously reset by !\vcc_supp_i
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 6 outputs.

5.144.32.1. Executing ABC.

5.144.33. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, asynchronously reset by !\vcc_supp_i
Extracted 36 gates and 41 wires to a netlist network with 4 inputs and 11 outputs.

5.144.33.1. Executing ABC.

5.144.34. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11042, asynchronously reset by !\vcc_supp_i
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs.

5.144.34.1. Executing ABC.

5.144.35. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

5.144.35.1. Executing ABC.

5.144.36. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11045, asynchronously reset by !\vcc_supp_i
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 8 outputs.

5.144.36.1. Executing ABC.

5.144.37. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

5.144.37.1. Executing ABC.

5.144.38. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_usb_div240_div.clk_int, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11048, asynchronously reset by !\vcc_supp_i
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

5.144.38.1. Executing ABC.

5.144.39. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

5.144.39.1. Executing ABC.

5.144.40. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_src_aon_o, enabled by $flatten\u_ast_clks_byp.$verific$n17$2141, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.144.40.1. Executing ABC.

5.144.41. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_usb_div240_div.clk_int, asynchronously reset by !\vcc_supp_i
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

5.144.41.1. Executing ABC.

5.144.42. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, asynchronously reset by !\vcc_supp_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

5.144.42.1. Executing ABC.

5.144.43. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, asynchronously reset by !\vcc_supp_i
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 8 outputs.

5.144.43.1. Executing ABC.

5.144.44. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11023, asynchronously reset by !\u_entropy.u_dev0_entropy.u_rst_es_n_da.q
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 3 outputs.

5.144.44.1. Executing ABC.

5.144.45. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, enabled by $auto$rtlil.cc:2373:ReduceOr$11173, asynchronously reset by !\vcc_supp_i
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 2 outputs.

5.144.45.1. Executing ABC.

5.144.46. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11035, asynchronously reset by !\u_rst_sys_dasrt.q
Extracted 131 gates and 137 wires to a netlist network with 6 inputs and 18 outputs.

5.144.46.1. Executing ABC.

5.144.47. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $auto$opt_dff.cc:219:make_patterns_logic$11032, asynchronously reset by !\u_rst_sys_dasrt.q
Extracted 26 gates and 28 wires to a netlist network with 2 inputs and 12 outputs.

5.144.47.1. Executing ABC.

5.144.48. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by !$auto$rtlil.cc:2369:Not$11031, asynchronously reset by !\u_rst_sys_dasrt.q
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 11 outputs.

5.144.48.1. Executing ABC.

5.144.49. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_es_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11026, asynchronously reset by !\rst_ast_es_ni
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 3 outputs.

5.144.49.1. Executing ABC.

5.144.50. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_es_i, asynchronously reset by !\rst_ast_es_ni
Extracted 20 gates and 24 wires to a netlist network with 4 inputs and 10 outputs.

5.144.50.1. Executing ABC.

5.144.51. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !\u_entropy.u_dev0_entropy.u_rst_es_n_da.rst_ni
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.144.51.1. Executing ABC.

5.144.52. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 9 outputs.

5.144.52.1. Executing ABC.

5.144.53. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11020, asynchronously reset by !\u_rst_sys_dasrt.q
Extracted 47 gates and 52 wires to a netlist network with 4 inputs and 11 outputs.

5.144.53.1. Executing ABC.

5.144.54. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !\u_rst_sys_dasrt.q
Extracted 20 gates and 32 wires to a netlist network with 10 inputs and 13 outputs.

5.144.54.1. Executing ABC.

5.144.55. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ast_tlul_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 3 outputs.

5.144.55.1. Executing ABC.

5.144.56. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11015, asynchronously reset by !\rst_ast_tlul_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.144.56.1. Executing ABC.

5.144.57. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ast_tlul_ni
Extracted 401 gates and 507 wires to a netlist network with 104 inputs and 68 outputs.

5.144.57.1. Executing ABC.

5.144.58. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_src_aon_o, asynchronously reset by !\u_poks_por_dasrt.rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 5 outputs.

5.144.58.1. Executing ABC.

5.144.59. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11130, asynchronously reset by !\rst_ast_adc_ni
Extracted 37 gates and 44 wires to a netlist network with 6 inputs and 13 outputs.

5.144.59.1. Executing ABC.

5.144.60. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_src_aon_o, asynchronously reset by !\vcc_supp_i
Extracted 184 gates and 215 wires to a netlist network with 29 inputs and 39 outputs.

5.144.60.1. Executing ABC.

5.144.61. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !\u_rng.rst_n
Extracted 70 gates and 73 wires to a netlist network with 3 inputs and 15 outputs.

5.144.61.1. Executing ABC.

5.144.62. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !\rst_ast_rng_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.144.62.1. Executing ABC.

5.144.63. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, enabled by $abc$18019$u_rng.sync_rng_val, asynchronously reset by !\rst_ast_rng_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

5.144.63.1. Executing ABC.

5.144.64. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !\u_rng.u_rng_val_pulse_sync.rst_src_n
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 7 outputs.

5.144.64.1. Executing ABC.

5.144.65. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !\u_rng.u_rng_val_pulse_sync.rst_dst_n
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs.

5.144.65.1. Executing ABC.

5.144.66. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !\rst_ast_rng_ni
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

5.144.66.1. Executing ABC.

5.144.67. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !$abc$17962$u_rng.rst_n
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

5.144.67.1. Executing ABC.

5.144.68. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by \u_rng.srate_rng_val_en, asynchronously reset by !$abc$17962$u_rng.rst_n
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 5 outputs.

5.144.68.1. Executing ABC.

5.144.69. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !\u_rglts_pdm_3p3v.vcmain_pok_por_h_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.144.69.1. Executing ABC.

5.144.70. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$11006, asynchronously reset by !$abc$17962$u_rng.rst_n
Extracted 197 gates and 199 wires to a netlist network with 1 inputs and 65 outputs.

5.144.70.1. Executing ABC.

5.144.71. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by \regal_we, asynchronously reset by !\rst_ast_tlul_ni
Extracted 193 gates and 246 wires to a netlist network with 52 inputs and 104 outputs.

5.144.71.1. Executing ABC.

5.144.72. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: $abc$17828$clk_src_aon_o, asynchronously reset by !\vcc_supp_i
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 6 outputs.

5.144.72.1. Executing ABC.

yosys> abc -dff -keepff

5.145. Executing ABC pass (technology mapping using ABC).

5.145.1. Summary of detected clock domains:
  1 cells in clk=\clk_ast_rng_i, en={ }, arst=!\rst_ast_rng_ni, srst={ }
  5 cells in clk=\clk_ast_rng_i, en={ }, arst=!$abc$18044$u_rng.u_rng_val_pulse_sync.rst_dst_n, srst={ }
  4 cells in clk=\clk_ast_tlul_i, en=$abc$17490$auto$opt_dff.cc:194:make_patterns_logic$11015, arst=!\rst_ast_tlul_ni, srst={ }
  227 cells in clk=\clk_ast_tlul_i, en=$abc$17261$u_reg.intg_err, arst=!\rst_ast_tlul_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16826$auto$opt_dff.cc:194:make_patterns_logic$11112, arst=!\rst_ast_alert_ni, srst={ }
  13 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=!$abc$17130$auto$rtlil.cc:2369:Not$11031, arst=!$abc$18072$u_rst_sys_dasrt.q, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$16875$auto$opt_dff.cc:194:make_patterns_logic$11076, arst=!\rst_ast_alert_ni, srst={ }
  11 cells in clk=$abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  4 cells in clk=\clk_src_aon_o, en=$abc$17001$flatten\u_ast_clks_byp.$verific$n17$2141, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=\u_ast_clks_byp.u_clk_usb_div240_div.clk_int, en=$abc$16987$auto$opt_dff.cc:194:make_patterns_logic$11048, arst=!\vcc_supp_i, srst={ }
  10 cells in clk=$abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  36 cells in clk=\u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, en={ }, arst=!\vcc_supp_i, srst={ }
  5 cells in clk=\clk_ast_rng_i, en=$abc$18019$u_rng.sync_rng_val, arst=!\rst_ast_rng_ni, srst={ }
  3 cells in clk=$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$18072$u_rglts_pdm_3p3v.vcmain_pok_por_h_o, srst={ }
  3 cells in clk=\clk_ast_rng_i, en={ }, arst=!$abc$17962$u_rng.rst_n, srst={ }
  8 cells in clk=\clk_ast_tlul_i, en={ }, arst=!$abc$18032$u_rng.u_rng_val_pulse_sync.rst_src_n, srst={ }
  2 cells in clk=\clk_ast_tlul_i, en={ }, arst=!\rst_ast_rng_ni, srst={ }
  2 cells in clk=\u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, en=$abc$16969$auto$opt_dff.cc:194:make_patterns_logic$11045, arst=!\vcc_supp_i, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16822$auto$opt_dff.cc:194:make_patterns_logic$11109, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16888$auto$opt_dff.cc:194:make_patterns_logic$11061, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.rst_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16863$auto$opt_dff.cc:194:make_patterns_logic$11079, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$16851$auto$opt_dff.cc:194:make_patterns_logic$11094, arst=!\rst_ast_alert_ni, srst={ }
  25 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$17105$auto$opt_dff.cc:219:make_patterns_logic$11032, arst=!$abc$18072$u_rst_sys_dasrt.q, srst={ }
  31 cells in clk=\clk_ast_adc_i, en=$abc$17794$auto$opt_dff.cc:194:make_patterns_logic$11130, arst=!\rst_ast_adc_ni, srst={ }
  6 cells in clk=\clk_src_aon_o, en={ }, arst=!$abc$17786$u_poks_por_dasrt.rst_ni, srst={ }
  5 cells in clk=\clk_ast_tlul_i, en=$abc$18062$u_rng.srate_rng_val_en, arst=!$abc$17962$u_rng.rst_n, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$16818$auto$opt_dff.cc:194:make_patterns_logic$11118, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$16904$auto$opt_dff.cc:194:make_patterns_logic$11052, arst=!\rst_ast_alert_ni, srst={ }
  12 cells in clk=$abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$16884$auto$opt_dff.cc:194:make_patterns_logic$11070, arst=!\rst_ast_alert_ni, srst={ }
  6 cells in clk=$abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, en=$abc$17035$auto$rtlil.cc:2373:ReduceOr$11173, arst=!\vcc_supp_i, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$abc$16879$auto$opt_dff.cc:194:make_patterns_logic$11067, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16896$auto$opt_dff.cc:194:make_patterns_logic$11055, arst=!\rst_ast_alert_ni, srst={ }
  7 cells in clk=\u_ast_clks_byp.u_clk_usb_div240_div.clk_int, en={ }, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$16859$auto$opt_dff.cc:194:make_patterns_logic$11088, arst=!\rst_ast_alert_ni, srst={ }
  9 cells in clk=\u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, en={ }, arst=!\vcc_supp_i, srst={ }
  4 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$17030$auto$opt_dff.cc:194:make_patterns_logic$11023, arst=!$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q, srst={ }
  103 cells in clk=\clk_ast_tlul_i, en=\rng_en_i, arst=!$abc$17962$u_rng.rst_n, srst={ }
  1 cells in clk=!\u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, en={ }, arst=!\vcc_supp_i, srst={ }
  8 cells in clk=\clk_ast_es_i, en=$abc$17149$auto$opt_dff.cc:194:make_patterns_logic$11026, arst=!\rst_ast_es_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$16900$auto$opt_dff.cc:194:make_patterns_logic$11058, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$abc$16830$auto$opt_dff.cc:194:make_patterns_logic$11103, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16892$auto$opt_dff.cc:194:make_patterns_logic$11064, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16839$auto$opt_dff.cc:194:make_patterns_logic$11097, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$16835$auto$opt_dff.cc:194:make_patterns_logic$11106, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16847$auto$opt_dff.cc:194:make_patterns_logic$11091, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16843$auto$opt_dff.cc:194:make_patterns_logic$11100, arst=!\rst_ast_alert_ni, srst={ }
  110 cells in clk=\clk_src_aon_o, en={ }, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$16867$auto$opt_dff.cc:194:make_patterns_logic$11082, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16805$auto$opt_dff.cc:194:make_patterns_logic$11121, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16801$auto$opt_dff.cc:194:make_patterns_logic$11127, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$abc$16813$auto$opt_dff.cc:194:make_patterns_logic$11115, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$16809$auto$opt_dff.cc:194:make_patterns_logic$11124, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_adc_i, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk_ast_adc_i, en={ }, arst=!\rst_ast_adc_ni, srst={ }
  2 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, en=$abc$16954$auto$opt_dff.cc:194:make_patterns_logic$11042, arst=!\vcc_supp_i, srst={ }
  6 cells in clk=\clk_ast_adc_i, en=$abc$16759$auto$opt_dff.cc:194:make_patterns_logic$11133, arst=!\rst_ast_adc_ni, srst={ }
  55 cells in clk=\clk_ast_tlul_i, en={ }, arst=!$abc$17962$u_rng.rst_n, srst={ }
  277 cells in clk=\clk_ast_tlul_i, en=$abc$17496$u_reg.u_reg_if.a_ack, arst=!\rst_ast_tlul_ni, srst={ }
  22 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$18072$u_rst_sys_dasrt.q, srst={ }
  66 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$17040$auto$opt_dff.cc:194:make_patterns_logic$11035, arst=!$abc$18072$u_rst_sys_dasrt.q, srst={ }
  2 cells in clk=\u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, en=$abc$16908$auto$opt_dff.cc:194:make_patterns_logic$11039, arst=!\vcc_supp_i, srst={ }
  14 cells in clk=\clk_ast_adc_i, en=$abc$16770$auto$opt_dff.cc:219:make_patterns_logic$11142, arst=!\rst_ast_adc_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16871$auto$opt_dff.cc:194:make_patterns_logic$11073, arst=!\rst_ast_alert_ni, srst={ }
  9 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q, srst={ }
  19 cells in clk=\clk_ast_es_i, en={ }, arst=!\rst_ast_es_ni, srst={ }
  30 cells in clk=\u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$17204$auto$opt_dff.cc:194:make_patterns_logic$11020, arst=!$abc$18072$u_rst_sys_dasrt.q, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$16855$auto$opt_dff.cc:194:make_patterns_logic$11085, arst=!\rst_ast_alert_ni, srst={ }
  158 cells in clk=\clk_ast_tlul_i, en=$abc$18208$regal_we, arst=!\rst_ast_tlul_ni, srst={ }
  6 cells in clk=!$abc$17828$clk_src_aon_o, en={ }, arst=!\vcc_supp_i, srst={ }

5.145.2. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !\rst_ast_rng_ni
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

5.145.2.1. Executing ABC.

5.145.3. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !$abc$18044$u_rng.u_rng_val_pulse_sync.rst_dst_n
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

5.145.3.1. Executing ABC.

5.145.4. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$17490$auto$opt_dff.cc:194:make_patterns_logic$11015, asynchronously reset by !\rst_ast_tlul_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.145.4.1. Executing ABC.

5.145.5. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$17261$u_reg.intg_err, asynchronously reset by !\rst_ast_tlul_ni
Extracted 227 gates and 318 wires to a netlist network with 90 inputs and 3 outputs.

5.145.5.1. Executing ABC.

5.145.6. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16826$auto$opt_dff.cc:194:make_patterns_logic$11112, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

5.145.6.1. Executing ABC.

5.145.7. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by !$abc$17130$auto$rtlil.cc:2369:Not$11031, asynchronously reset by !$abc$18072$u_rst_sys_dasrt.q
Extracted 13 gates and 22 wires to a netlist network with 7 inputs and 9 outputs.

5.145.7.1. Executing ABC.

5.145.8. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16875$auto$opt_dff.cc:194:make_patterns_logic$11076, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.145.8.1. Executing ABC.

5.145.9. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 8 outputs.

5.145.9.1. Executing ABC.

5.145.10. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17828$clk_src_aon_o, enabled by $abc$17001$flatten\u_ast_clks_byp.$verific$n17$2141, asynchronously reset by !\vcc_supp_i
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

5.145.10.1. Executing ABC.

5.145.11. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17035$u_ast_clks_byp.u_clk_usb_div240_div.clk_int, enabled by $abc$16987$auto$opt_dff.cc:194:make_patterns_logic$11048, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.145.11.1. Executing ABC.

5.145.12. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 7 outputs.

5.145.12.1. Executing ABC.

5.145.13. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, asynchronously reset by !\vcc_supp_i
Extracted 36 gates and 40 wires to a netlist network with 4 inputs and 11 outputs.

5.145.13.1. Executing ABC.

5.145.14. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, enabled by $abc$18019$u_rng.sync_rng_val, asynchronously reset by !\rst_ast_rng_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs.

5.145.14.1. Executing ABC.

5.145.15. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$18072$u_rglts_pdm_3p3v.vcmain_pok_por_h_o
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.145.15.1. Executing ABC.

5.145.16. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !$abc$17962$u_rng.rst_n
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.145.16.1. Executing ABC.

5.145.17. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !$abc$18032$u_rng.u_rng_val_pulse_sync.rst_src_n
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 7 outputs.

5.145.17.1. Executing ABC.

5.145.18. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !\rst_ast_rng_ni
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

5.145.18.1. Executing ABC.

5.145.19. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18673$abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, enabled by $abc$16969$auto$opt_dff.cc:194:make_patterns_logic$11045, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.145.19.1. Executing ABC.

5.145.20. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16822$auto$opt_dff.cc:194:make_patterns_logic$11109, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.20.1. Executing ABC.

5.145.21. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16888$auto$opt_dff.cc:194:make_patterns_logic$11061, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.21.1. Executing ABC.

5.145.22. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.rst_ni
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.145.22.1. Executing ABC.

5.145.23. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16863$auto$opt_dff.cc:194:make_patterns_logic$11079, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.23.1. Executing ABC.

5.145.24. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16851$auto$opt_dff.cc:194:make_patterns_logic$11094, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.145.24.1. Executing ABC.

5.145.25. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$17105$auto$opt_dff.cc:219:make_patterns_logic$11032, asynchronously reset by !$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 25 gates and 28 wires to a netlist network with 3 inputs and 12 outputs.

5.145.25.1. Executing ABC.

5.145.26. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $abc$17794$auto$opt_dff.cc:194:make_patterns_logic$11130, asynchronously reset by !\rst_ast_adc_ni
Extracted 31 gates and 37 wires to a netlist network with 6 inputs and 12 outputs.

5.145.26.1. Executing ABC.

5.145.27. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17828$clk_src_aon_o, asynchronously reset by !$abc$17786$u_poks_por_dasrt.rst_ni
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 6 outputs.

5.145.27.1. Executing ABC.

5.145.28. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$18062$u_rng.srate_rng_val_en, asynchronously reset by !$abc$18759$abc$17962$u_rng.rst_n
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs.

5.145.28.1. Executing ABC.

5.145.29. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16818$auto$opt_dff.cc:194:make_patterns_logic$11118, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.145.29.1. Executing ABC.

5.145.30. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16904$auto$opt_dff.cc:194:make_patterns_logic$11052, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.145.30.1. Executing ABC.

5.145.31. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 9 outputs.

5.145.31.1. Executing ABC.

5.145.32. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16884$auto$opt_dff.cc:194:make_patterns_logic$11070, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.145.32.1. Executing ABC.

5.145.33. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18706$abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, enabled by $abc$17035$auto$rtlil.cc:2373:ReduceOr$11173, asynchronously reset by !\vcc_supp_i
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

5.145.33.1. Executing ABC.

5.145.34. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16879$auto$opt_dff.cc:194:make_patterns_logic$11067, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.145.34.1. Executing ABC.

5.145.35. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16896$auto$opt_dff.cc:194:make_patterns_logic$11055, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.35.1. Executing ABC.

5.145.36. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18910$abc$17035$u_ast_clks_byp.u_clk_usb_div240_div.clk_int, asynchronously reset by !\vcc_supp_i
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 5 outputs.

5.145.36.1. Executing ABC.

5.145.37. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16859$auto$opt_dff.cc:194:make_patterns_logic$11088, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.145.37.1. Executing ABC.

5.145.38. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17016$u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, asynchronously reset by !\vcc_supp_i
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 8 outputs.

5.145.38.1. Executing ABC.

5.145.39. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$17030$auto$opt_dff.cc:194:make_patterns_logic$11023, asynchronously reset by !$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.145.39.1. Executing ABC.

5.145.40. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by \rng_en_i, asynchronously reset by !$abc$18759$abc$17962$u_rng.rst_n
Extracted 103 gates and 103 wires to a netlist network with 0 inputs and 64 outputs.

5.145.40.1. Executing ABC.

5.145.41. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: $abc$18937$abc$17016$u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, asynchronously reset by !\vcc_supp_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

5.145.41.1. Executing ABC.

5.145.42. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_es_i, enabled by $abc$17149$auto$opt_dff.cc:194:make_patterns_logic$11026, asynchronously reset by !\rst_ast_es_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

5.145.42.1. Executing ABC.

5.145.43. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16900$auto$opt_dff.cc:194:make_patterns_logic$11058, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.145.43.1. Executing ABC.

5.145.44. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16830$auto$opt_dff.cc:194:make_patterns_logic$11103, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.145.44.1. Executing ABC.

5.145.45. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16892$auto$opt_dff.cc:194:make_patterns_logic$11064, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

5.145.45.1. Executing ABC.

5.145.46. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16839$auto$opt_dff.cc:194:make_patterns_logic$11097, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.46.1. Executing ABC.

5.145.47. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16835$auto$opt_dff.cc:194:make_patterns_logic$11106, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.145.47.1. Executing ABC.

5.145.48. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16847$auto$opt_dff.cc:194:make_patterns_logic$11091, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.48.1. Executing ABC.

5.145.49. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16843$auto$opt_dff.cc:194:make_patterns_logic$11100, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

5.145.49.1. Executing ABC.

5.145.50. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17828$clk_src_aon_o, asynchronously reset by !\vcc_supp_i
Extracted 108 gates and 132 wires to a netlist network with 24 inputs and 42 outputs.

5.145.50.1. Executing ABC.

5.145.51. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16867$auto$opt_dff.cc:194:make_patterns_logic$11082, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.145.51.1. Executing ABC.

5.145.52. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16805$auto$opt_dff.cc:194:make_patterns_logic$11121, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.52.1. Executing ABC.

5.145.53. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16801$auto$opt_dff.cc:194:make_patterns_logic$11127, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.53.1. Executing ABC.

5.145.54. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16813$auto$opt_dff.cc:194:make_patterns_logic$11115, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.145.54.1. Executing ABC.

5.145.55. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16809$auto$opt_dff.cc:194:make_patterns_logic$11124, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.145.55.1. Executing ABC.

5.145.56. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.56.1. Executing ABC.

5.145.57. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, asynchronously reset by !\rst_ast_adc_ni
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 10 outputs.

5.145.57.1. Executing ABC.

5.145.58. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18695$abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, enabled by $abc$16954$auto$opt_dff.cc:194:make_patterns_logic$11042, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.145.58.1. Executing ABC.

5.145.59. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $abc$16759$auto$opt_dff.cc:194:make_patterns_logic$11133, asynchronously reset by !\rst_ast_adc_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.

5.145.59.1. Executing ABC.

5.145.60. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !$abc$18759$abc$17962$u_rng.rst_n
Extracted 55 gates and 56 wires to a netlist network with 1 inputs and 14 outputs.

5.145.60.1. Executing ABC.

5.145.61. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$17496$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ast_tlul_ni
Extracted 277 gates and 380 wires to a netlist network with 103 inputs and 66 outputs.

5.145.61.1. Executing ABC.

5.145.62. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 13 outputs.

5.145.62.1. Executing ABC.

5.145.63. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$17040$auto$opt_dff.cc:194:make_patterns_logic$11035, asynchronously reset by !$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 65 gates and 73 wires to a netlist network with 8 inputs and 19 outputs.

5.145.63.1. Executing ABC.

5.145.64. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18893$abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, enabled by $abc$16908$auto$opt_dff.cc:194:make_patterns_logic$11039, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.145.64.1. Executing ABC.

5.145.65. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $abc$16770$auto$opt_dff.cc:219:make_patterns_logic$11142, asynchronously reset by !\rst_ast_adc_ni
Extracted 14 gates and 23 wires to a netlist network with 8 inputs and 6 outputs.

5.145.65.1. Executing ABC.

5.145.66. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16871$auto$opt_dff.cc:194:make_patterns_logic$11073, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.66.1. Executing ABC.

5.145.67. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 7 outputs.

5.145.67.1. Executing ABC.

5.145.68. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_es_i, asynchronously reset by !\rst_ast_es_ni
Extracted 19 gates and 23 wires to a netlist network with 4 inputs and 11 outputs.

5.145.68.1. Executing ABC.

5.145.69. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$17204$auto$opt_dff.cc:194:make_patterns_logic$11020, asynchronously reset by !$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 30 gates and 34 wires to a netlist network with 4 inputs and 12 outputs.

5.145.69.1. Executing ABC.

5.145.70. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$16855$auto$opt_dff.cc:194:make_patterns_logic$11085, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.145.70.1. Executing ABC.

5.145.71. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$18208$regal_we, asynchronously reset by !\rst_ast_tlul_ni
Extracted 158 gates and 209 wires to a netlist network with 50 inputs and 105 outputs.

5.145.71.1. Executing ABC.

5.145.72. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: $abc$19126$abc$17828$clk_src_aon_o, asynchronously reset by !\vcc_supp_i
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 6 outputs.

5.145.72.1. Executing ABC.

yosys> abc -dff -keepff

5.146. Executing ABC pass (technology mapping using ABC).

5.146.1. Summary of detected clock domains:
  3 cells in clk=\clk_ast_alert_i, en=$abc$19122$abc$16843$auto$opt_dff.cc:194:make_patterns_logic$11100, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$19118$abc$16847$auto$opt_dff.cc:194:make_patterns_logic$11091, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$19114$abc$16835$auto$opt_dff.cc:194:make_patterns_logic$11106, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$19106$abc$16892$auto$opt_dff.cc:194:make_patterns_logic$11064, arst=!\rst_ast_alert_ni, srst={ }
  1 cells in clk=\clk_ast_rng_i, en={ }, arst=!\rst_ast_rng_ni, srst={ }
  5 cells in clk=\clk_ast_rng_i, en={ }, arst=!$abc$18410$abc$18044$u_rng.u_rng_val_pulse_sync.rst_dst_n, srst={ }
  4 cells in clk=$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$18951$abc$17030$auto$opt_dff.cc:194:make_patterns_logic$11023, arst=!$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q, srst={ }
  4 cells in clk=\clk_ast_tlul_i, en=$abc$18419$abc$17490$auto$opt_dff.cc:194:make_patterns_logic$11015, arst=!\rst_ast_tlul_ni, srst={ }
  224 cells in clk=\clk_ast_tlul_i, en=$abc$18425$abc$17261$u_reg.intg_err, arst=!\rst_ast_tlul_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$18651$abc$16826$auto$opt_dff.cc:194:make_patterns_logic$11112, arst=!\rst_ast_alert_ni, srst={ }
  11 cells in clk=$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=!$abc$18655$abc$17130$auto$rtlil.cc:2369:Not$11031, arst=!$abc$18753$abc$18072$u_rst_sys_dasrt.q, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$18669$abc$16875$auto$opt_dff.cc:194:make_patterns_logic$11076, arst=!\rst_ast_alert_ni, srst={ }
  12 cells in clk=$abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  17 cells in clk=\clk_ast_adc_i, en={ }, arst=!\rst_ast_adc_ni, srst={ }
  4 cells in clk=$abc$17828$clk_src_aon_o, en=$abc$18685$abc$17001$flatten\u_ast_clks_byp.$verific$n17$2141, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=$abc$17035$u_ast_clks_byp.u_clk_usb_div240_div.clk_int, en=$abc$18691$abc$16987$auto$opt_dff.cc:194:make_patterns_logic$11048, arst=!\vcc_supp_i, srst={ }
  9 cells in clk=$abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$19110$abc$16839$auto$opt_dff.cc:194:make_patterns_logic$11097, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=!$abc$18937$abc$17016$u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, en={ }, arst=!\vcc_supp_i, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$abc$19101$abc$16830$auto$opt_dff.cc:194:make_patterns_logic$11103, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_rng_i, en=$abc$18743$abc$18019$u_rng.sync_rng_val, arst=!\rst_ast_rng_ni, srst={ }
  6 cells in clk=$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$18753$abc$18072$u_rglts_pdm_3p3v.vcmain_pok_por_h_o, srst={ }
  2 cells in clk=\clk_ast_rng_i, en={ }, arst=!$abc$18759$abc$17962$u_rng.rst_n, srst={ }
  8 cells in clk=\clk_ast_tlul_i, en={ }, arst=!$abc$18765$abc$18032$u_rng.u_rng_val_pulse_sync.rst_src_n, srst={ }
  8 cells in clk=\clk_ast_es_i, en=$abc$19088$abc$17149$auto$opt_dff.cc:194:make_patterns_logic$11026, arst=!\rst_ast_es_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$19728$abc$16871$auto$opt_dff.cc:194:make_patterns_logic$11073, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=\clk_ast_adc_i, en=$abc$19285$abc$16759$auto$opt_dff.cc:194:make_patterns_logic$11133, arst=!\rst_ast_adc_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$19243$abc$16805$auto$opt_dff.cc:194:make_patterns_logic$11121, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$19256$abc$16809$auto$opt_dff.cc:194:make_patterns_logic$11124, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$abc$19251$abc$16813$auto$opt_dff.cc:194:make_patterns_logic$11115, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$19239$abc$16867$auto$opt_dff.cc:194:make_patterns_logic$11082, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_tlul_i, en={ }, arst=!\rst_ast_rng_ni, srst={ }
  2 cells in clk=$abc$18695$abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, en=$abc$19281$abc$16954$auto$opt_dff.cc:194:make_patterns_logic$11042, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=$abc$18673$abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, en=$abc$18782$abc$16969$auto$opt_dff.cc:194:make_patterns_logic$11045, arst=!\vcc_supp_i, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$18786$abc$16822$auto$opt_dff.cc:194:make_patterns_logic$11109, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$18790$abc$16888$auto$opt_dff.cc:194:make_patterns_logic$11061, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.rst_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$18800$abc$16863$auto$opt_dff.cc:194:make_patterns_logic$11079, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$19097$abc$16900$auto$opt_dff.cc:194:make_patterns_logic$11058, arst=!\rst_ast_alert_ni, srst={ }
  36 cells in clk=$abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, en={ }, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$18804$abc$16851$auto$opt_dff.cc:194:make_patterns_logic$11094, arst=!\rst_ast_alert_ni, srst={ }
  25 cells in clk=$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$18808$abc$17105$auto$opt_dff.cc:219:make_patterns_logic$11032, arst=!$abc$18753$abc$18072$u_rst_sys_dasrt.q, srst={ }
  30 cells in clk=\clk_ast_adc_i, en=$abc$18834$abc$17794$auto$opt_dff.cc:194:make_patterns_logic$11130, arst=!\rst_ast_adc_ni, srst={ }
  5 cells in clk=$abc$17828$clk_src_aon_o, en={ }, arst=!$abc$18866$abc$17786$u_poks_por_dasrt.rst_ni, srst={ }
  8 cells in clk=$abc$17016$u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, en={ }, arst=!\vcc_supp_i, srst={ }
  64 cells in clk=$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$19642$abc$17040$auto$opt_dff.cc:194:make_patterns_logic$11035, arst=!$abc$18753$abc$18072$u_rst_sys_dasrt.q, srst={ }
  30 cells in clk=\clk_ast_tlul_i, en={ }, arst=!$abc$18759$abc$17962$u_rng.rst_n, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$19800$abc$16855$auto$opt_dff.cc:194:make_patterns_logic$11085, arst=!\rst_ast_alert_ni, srst={ }
  113 cells in clk=$abc$17828$clk_src_aon_o, en={ }, arst=!\vcc_supp_i, srst={ }
  5 cells in clk=\clk_ast_tlul_i, en=$abc$18875$abc$18062$u_rng.srate_rng_val_en, arst=!$abc$18759$abc$17962$u_rng.rst_n, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$18885$abc$16818$auto$opt_dff.cc:194:make_patterns_logic$11118, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$18889$abc$16904$auto$opt_dff.cc:194:make_patterns_logic$11052, arst=!\rst_ast_alert_ni, srst={ }
  12 cells in clk=$abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$18906$abc$16884$auto$opt_dff.cc:194:make_patterns_logic$11070, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=$abc$18706$abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, en=$abc$18910$abc$17035$auto$rtlil.cc:2373:ReduceOr$11173, arst=!\vcc_supp_i, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$abc$18915$abc$16879$auto$opt_dff.cc:194:make_patterns_logic$11067, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$18920$abc$16896$auto$opt_dff.cc:194:make_patterns_logic$11055, arst=!\rst_ast_alert_ni, srst={ }
  30 cells in clk=$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$19769$abc$17204$auto$opt_dff.cc:194:make_patterns_logic$11020, arst=!$abc$18753$abc$18072$u_rst_sys_dasrt.q, srst={ }
  7 cells in clk=$abc$18910$abc$17035$u_ast_clks_byp.u_clk_usb_div240_div.clk_int, en={ }, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$18933$abc$16859$auto$opt_dff.cc:194:make_patterns_logic$11088, arst=!\rst_ast_alert_ni, srst={ }
  104 cells in clk=\clk_ast_tlul_i, en=\rng_en_i, arst=!$abc$18759$abc$17962$u_rng.rst_n, srst={ }
  20 cells in clk=$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$18753$abc$18072$u_rst_sys_dasrt.q, srst={ }
  9 cells in clk=$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q, srst={ }
  277 cells in clk=\clk_ast_tlul_i, en=$abc$19335$abc$17496$u_reg.u_reg_if.a_ack, arst=!\rst_ast_tlul_ni, srst={ }
  14 cells in clk=\clk_ast_adc_i, en=$abc$19712$abc$16770$auto$opt_dff.cc:219:make_patterns_logic$11142, arst=!\rst_ast_adc_ni, srst={ }
  3 cells in clk=\clk_ast_adc_i, en={ }, arst={ }, srst={ }
  2 cells in clk=$abc$18893$abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, en=$abc$19708$abc$16908$auto$opt_dff.cc:194:make_patterns_logic$11039, arst=!\vcc_supp_i, srst={ }
  19 cells in clk=\clk_ast_es_i, en={ }, arst=!\rst_ast_es_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$19247$abc$16801$auto$opt_dff.cc:194:make_patterns_logic$11127, arst=!\rst_ast_alert_ni, srst={ }
  153 cells in clk=\clk_ast_tlul_i, en=$abc$19804$abc$18208$regal_we, arst=!\rst_ast_tlul_ni, srst={ }
  6 cells in clk=!$abc$19126$abc$17828$clk_src_aon_o, en={ }, arst=!\vcc_supp_i, srst={ }

5.146.2. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19122$abc$16843$auto$opt_dff.cc:194:make_patterns_logic$11100, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

5.146.2.1. Executing ABC.

5.146.3. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19118$abc$16847$auto$opt_dff.cc:194:make_patterns_logic$11091, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.3.1. Executing ABC.

5.146.4. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19114$abc$16835$auto$opt_dff.cc:194:make_patterns_logic$11106, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.146.4.1. Executing ABC.

5.146.5. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19106$abc$16892$auto$opt_dff.cc:194:make_patterns_logic$11064, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

5.146.5.1. Executing ABC.

5.146.6. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !\rst_ast_rng_ni
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

5.146.6.1. Executing ABC.

5.146.7. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !$abc$18410$abc$18044$u_rng.u_rng_val_pulse_sync.rst_dst_n
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

5.146.7.1. Executing ABC.

5.146.8. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$18951$abc$17030$auto$opt_dff.cc:194:make_patterns_logic$11023, asynchronously reset by !$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.146.8.1. Executing ABC.

5.146.9. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$18419$abc$17490$auto$opt_dff.cc:194:make_patterns_logic$11015, asynchronously reset by !\rst_ast_tlul_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.146.9.1. Executing ABC.

5.146.10. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$18425$abc$17261$u_reg.intg_err, asynchronously reset by !\rst_ast_tlul_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 3 outputs.

5.146.10.1. Executing ABC.

5.146.11. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18651$abc$16826$auto$opt_dff.cc:194:make_patterns_logic$11112, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

5.146.11.1. Executing ABC.

5.146.12. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by !$abc$18655$abc$17130$auto$rtlil.cc:2369:Not$11031, asynchronously reset by !$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 11 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

5.146.12.1. Executing ABC.

5.146.13. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18669$abc$16875$auto$opt_dff.cc:194:make_patterns_logic$11076, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.146.13.1. Executing ABC.

5.146.14. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18673$abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 9 outputs.

5.146.14.1. Executing ABC.

5.146.15. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, asynchronously reset by !\rst_ast_adc_ni
Extracted 17 gates and 26 wires to a netlist network with 9 inputs and 8 outputs.

5.146.15.1. Executing ABC.

5.146.16. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$19126$abc$17828$clk_src_aon_o, enabled by $abc$18685$abc$17001$flatten\u_ast_clks_byp.$verific$n17$2141, asynchronously reset by !\vcc_supp_i
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

5.146.16.1. Executing ABC.

5.146.17. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18910$abc$17035$u_ast_clks_byp.u_clk_usb_div240_div.clk_int, enabled by $abc$18691$abc$16987$auto$opt_dff.cc:194:make_patterns_logic$11048, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.146.17.1. Executing ABC.

5.146.18. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18695$abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 6 outputs.

5.146.18.1. Executing ABC.

5.146.19. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19110$abc$16839$auto$opt_dff.cc:194:make_patterns_logic$11097, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.19.1. Executing ABC.

5.146.20. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: $abc$18937$abc$17016$u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

5.146.20.1. Executing ABC.

5.146.21. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19101$abc$16830$auto$opt_dff.cc:194:make_patterns_logic$11103, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.146.21.1. Executing ABC.

5.146.22. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, enabled by $abc$18743$abc$18019$u_rng.sync_rng_val, asynchronously reset by !\rst_ast_rng_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs.

5.146.22.1. Executing ABC.

5.146.23. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$18753$abc$18072$u_rglts_pdm_3p3v.vcmain_pok_por_h_o
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 5 outputs.

5.146.23.1. Executing ABC.

5.146.24. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !$abc$18759$abc$17962$u_rng.rst_n
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

5.146.24.1. Executing ABC.

5.146.25. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !$abc$18765$abc$18032$u_rng.u_rng_val_pulse_sync.rst_src_n
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 7 outputs.

5.146.25.1. Executing ABC.

5.146.26. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_es_i, enabled by $abc$19088$abc$17149$auto$opt_dff.cc:194:make_patterns_logic$11026, asynchronously reset by !\rst_ast_es_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

5.146.26.1. Executing ABC.

5.146.27. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19728$abc$16871$auto$opt_dff.cc:194:make_patterns_logic$11073, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.27.1. Executing ABC.

5.146.28. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $abc$19285$abc$16759$auto$opt_dff.cc:194:make_patterns_logic$11133, asynchronously reset by !\rst_ast_adc_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

5.146.28.1. Executing ABC.

5.146.29. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19243$abc$16805$auto$opt_dff.cc:194:make_patterns_logic$11121, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.29.1. Executing ABC.

5.146.30. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19256$abc$16809$auto$opt_dff.cc:194:make_patterns_logic$11124, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.146.30.1. Executing ABC.

5.146.31. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19251$abc$16813$auto$opt_dff.cc:194:make_patterns_logic$11115, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.146.31.1. Executing ABC.

5.146.32. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19239$abc$16867$auto$opt_dff.cc:194:make_patterns_logic$11082, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.146.32.1. Executing ABC.

5.146.33. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !\rst_ast_rng_ni
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

5.146.33.1. Executing ABC.

5.146.34. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20328$abc$18695$abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, enabled by $abc$19281$abc$16954$auto$opt_dff.cc:194:make_patterns_logic$11042, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.146.34.1. Executing ABC.

5.146.35. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20289$abc$18673$abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, enabled by $abc$18782$abc$16969$auto$opt_dff.cc:194:make_patterns_logic$11045, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.146.35.1. Executing ABC.

5.146.36. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18786$abc$16822$auto$opt_dff.cc:194:make_patterns_logic$11109, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.36.1. Executing ABC.

5.146.37. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18790$abc$16888$auto$opt_dff.cc:194:make_patterns_logic$11061, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.37.1. Executing ABC.

5.146.38. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$20360$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.rst_ni
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

5.146.38.1. Executing ABC.

5.146.39. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18800$abc$16863$auto$opt_dff.cc:194:make_patterns_logic$11079, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.39.1. Executing ABC.

5.146.40. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19097$abc$16900$auto$opt_dff.cc:194:make_patterns_logic$11058, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.146.40.1. Executing ABC.

5.146.41. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18706$abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, asynchronously reset by !\vcc_supp_i
Extracted 36 gates and 40 wires to a netlist network with 4 inputs and 11 outputs.

5.146.41.1. Executing ABC.

5.146.42. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18804$abc$16851$auto$opt_dff.cc:194:make_patterns_logic$11094, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.146.42.1. Executing ABC.

5.146.43. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$18808$abc$17105$auto$opt_dff.cc:219:make_patterns_logic$11032, asynchronously reset by !$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 25 gates and 28 wires to a netlist network with 3 inputs and 12 outputs.

5.146.43.1. Executing ABC.

5.146.44. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $abc$18834$abc$17794$auto$opt_dff.cc:194:make_patterns_logic$11130, asynchronously reset by !\rst_ast_adc_ni
Extracted 30 gates and 33 wires to a netlist network with 3 inputs and 10 outputs.

5.146.44.1. Executing ABC.

5.146.45. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$19126$abc$17828$clk_src_aon_o, asynchronously reset by !$abc$18866$abc$17786$u_poks_por_dasrt.rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 5 outputs.

5.146.45.1. Executing ABC.

5.146.46. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18937$abc$17016$u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, asynchronously reset by !\vcc_supp_i
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 7 outputs.

5.146.46.1. Executing ABC.

5.146.47. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$19642$abc$17040$auto$opt_dff.cc:194:make_patterns_logic$11035, asynchronously reset by !$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 64 gates and 70 wires to a netlist network with 6 inputs and 18 outputs.

5.146.47.1. Executing ABC.

5.146.48. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !$abc$18759$abc$17962$u_rng.rst_n
Extracted 30 gates and 31 wires to a netlist network with 1 inputs and 9 outputs.

5.146.48.1. Executing ABC.

5.146.49. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19800$abc$16855$auto$opt_dff.cc:194:make_patterns_logic$11085, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.49.1. Executing ABC.

5.146.50. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$19126$abc$17828$clk_src_aon_o, asynchronously reset by !\vcc_supp_i
Extracted 111 gates and 136 wires to a netlist network with 25 inputs and 43 outputs.

5.146.50.1. Executing ABC.

5.146.51. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$18875$abc$18062$u_rng.srate_rng_val_en, asynchronously reset by !$abc$18759$abc$17962$u_rng.rst_n
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs.

5.146.51.1. Executing ABC.

5.146.52. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18885$abc$16818$auto$opt_dff.cc:194:make_patterns_logic$11118, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.146.52.1. Executing ABC.

5.146.53. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18889$abc$16904$auto$opt_dff.cc:194:make_patterns_logic$11052, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.146.53.1. Executing ABC.

5.146.54. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$18893$abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 9 outputs.

5.146.54.1. Executing ABC.

5.146.55. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18906$abc$16884$auto$opt_dff.cc:194:make_patterns_logic$11070, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.146.55.1. Executing ABC.

5.146.56. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20455$abc$18706$abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, enabled by $abc$18910$abc$17035$auto$rtlil.cc:2373:ReduceOr$11173, asynchronously reset by !\vcc_supp_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.146.56.1. Executing ABC.

5.146.57. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18915$abc$16879$auto$opt_dff.cc:194:make_patterns_logic$11067, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.146.57.1. Executing ABC.

5.146.58. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18920$abc$16896$auto$opt_dff.cc:194:make_patterns_logic$11055, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.58.1. Executing ABC.

5.146.59. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$19769$abc$17204$auto$opt_dff.cc:194:make_patterns_logic$11020, asynchronously reset by !$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 30 gates and 34 wires to a netlist network with 4 inputs and 12 outputs.

5.146.59.1. Executing ABC.

5.146.60. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20820$abc$18910$abc$17035$u_ast_clks_byp.u_clk_usb_div240_div.clk_int, asynchronously reset by !\vcc_supp_i
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 5 outputs.

5.146.60.1. Executing ABC.

5.146.61. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$18933$abc$16859$auto$opt_dff.cc:194:make_patterns_logic$11088, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.146.61.1. Executing ABC.

5.146.62. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by \rng_en_i, asynchronously reset by !$abc$18759$abc$17962$u_rng.rst_n
Extracted 104 gates and 106 wires to a netlist network with 2 inputs and 65 outputs.

5.146.62.1. Executing ABC.

5.146.63. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 20 gates and 31 wires to a netlist network with 10 inputs and 14 outputs.

5.146.63.1. Executing ABC.

5.146.64. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$20442$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 7 outputs.

5.146.64.1. Executing ABC.

5.146.65. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$19335$abc$17496$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ast_tlul_ni
Extracted 277 gates and 380 wires to a netlist network with 103 inputs and 68 outputs.

5.146.65.1. Executing ABC.

5.146.66. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $abc$19712$abc$16770$auto$opt_dff.cc:219:make_patterns_logic$11142, asynchronously reset by !\rst_ast_adc_ni
Extracted 14 gates and 23 wires to a netlist network with 8 inputs and 6 outputs.

5.146.66.1. Executing ABC.

5.146.67. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.67.1. Executing ABC.

5.146.68. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20803$abc$18893$abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, enabled by $abc$19708$abc$16908$auto$opt_dff.cc:194:make_patterns_logic$11039, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.146.68.1. Executing ABC.

5.146.69. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_es_i, asynchronously reset by !\rst_ast_es_ni
Extracted 19 gates and 23 wires to a netlist network with 4 inputs and 11 outputs.

5.146.69.1. Executing ABC.

5.146.70. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$19247$abc$16801$auto$opt_dff.cc:194:make_patterns_logic$11127, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.146.70.1. Executing ABC.

5.146.71. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$19804$abc$18208$regal_we, asynchronously reset by !\rst_ast_tlul_ni
Extracted 153 gates and 206 wires to a netlist network with 52 inputs and 103 outputs.

5.146.71.1. Executing ABC.

5.146.72. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: $abc$20675$abc$19126$abc$17828$clk_src_aon_o, asynchronously reset by !\vcc_supp_i
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 6 outputs.

5.146.72.1. Executing ABC.

yosys> abc -dff -keepff

5.147. Executing ABC pass (technology mapping using ABC).

5.147.1. Summary of detected clock domains:
  3 cells in clk=\clk_ast_alert_i, en=$abc$20003$abc$19122$abc$16843$auto$opt_dff.cc:194:make_patterns_logic$11100, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20007$abc$19118$abc$16847$auto$opt_dff.cc:194:make_patterns_logic$11091, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$20011$abc$19114$abc$16835$auto$opt_dff.cc:194:make_patterns_logic$11106, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20015$abc$19106$abc$16892$auto$opt_dff.cc:194:make_patterns_logic$11064, arst=!\rst_ast_alert_ni, srst={ }
  1 cells in clk=\clk_ast_rng_i, en={ }, arst=!\rst_ast_rng_ni, srst={ }
  9 cells in clk=$abc$20803$abc$18893$abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, en=$abc$21351$abc$19708$abc$16908$auto$opt_dff.cc:194:make_patterns_logic$11039, arst=!\vcc_supp_i, srst={ }
  4 cells in clk=$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$20031$abc$18951$abc$17030$auto$opt_dff.cc:194:make_patterns_logic$11023, arst=!$abc$20442$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q, srst={ }
  4 cells in clk=\clk_ast_tlul_i, en=$abc$20036$abc$18419$abc$17490$auto$opt_dff.cc:194:make_patterns_logic$11015, arst=!\rst_ast_tlul_ni, srst={ }
  224 cells in clk=\clk_ast_tlul_i, en=$abc$20042$abc$18425$abc$17261$u_reg.intg_err, arst=!\rst_ast_tlul_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20268$abc$18651$abc$16826$auto$opt_dff.cc:194:make_patterns_logic$11112, arst=!\rst_ast_alert_ni, srst={ }
  11 cells in clk=$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=!$abc$20272$abc$18655$abc$17130$auto$rtlil.cc:2369:Not$11031, arst=!$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$20285$abc$18669$abc$16875$auto$opt_dff.cc:194:make_patterns_logic$11076, arst=!\rst_ast_alert_ni, srst={ }
  13 cells in clk=$abc$18673$abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  5 cells in clk=$abc$19126$abc$17828$clk_src_aon_o, en=$abc$20318$abc$18685$abc$17001$flatten\u_ast_clks_byp.$verific$n17$2141, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=$abc$18910$abc$17035$u_ast_clks_byp.u_clk_usb_div240_div.clk_int, en=$abc$20324$abc$18691$abc$16987$auto$opt_dff.cc:194:make_patterns_logic$11048, arst=!\vcc_supp_i, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$21378$abc$19247$abc$16801$auto$opt_dff.cc:194:make_patterns_logic$11127, arst=!\rst_ast_alert_ni, srst={ }
  10 cells in clk=$abc$18695$abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20338$abc$19110$abc$16839$auto$opt_dff.cc:194:make_patterns_logic$11097, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=!$abc$18937$abc$17016$u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, en={ }, arst=!\vcc_supp_i, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$abc$20345$abc$19101$abc$16830$auto$opt_dff.cc:194:make_patterns_logic$11103, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$20360$abc$18753$abc$18072$u_rglts_pdm_3p3v.vcmain_pok_por_h_o, srst={ }
  2 cells in clk=\clk_ast_rng_i, en={ }, arst=!$abc$20878$abc$18759$abc$17962$u_rng.rst_n, srst={ }
  19 cells in clk=\clk_ast_es_i, en={ }, arst=!\rst_ast_es_ni, srst={ }
  8 cells in clk=\clk_ast_es_i, en=$abc$20385$abc$19088$abc$17149$auto$opt_dff.cc:194:make_patterns_logic$11026, arst=!\rst_ast_es_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20394$abc$19728$abc$16871$auto$opt_dff.cc:194:make_patterns_logic$11073, arst=!\rst_ast_alert_ni, srst={ }
  4 cells in clk=\clk_ast_adc_i, en=$abc$20398$abc$19285$abc$16759$auto$opt_dff.cc:194:make_patterns_logic$11133, arst=!\rst_ast_adc_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20404$abc$19243$abc$16805$auto$opt_dff.cc:194:make_patterns_logic$11121, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$20408$abc$19256$abc$16809$auto$opt_dff.cc:194:make_patterns_logic$11124, arst=!\rst_ast_alert_ni, srst={ }
  8 cells in clk=\clk_ast_tlul_i, en={ }, arst=!$abc$20373$abc$18765$abc$18032$u_rng.u_rng_val_pulse_sync.rst_src_n, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$abc$20412$abc$19251$abc$16813$auto$opt_dff.cc:194:make_patterns_logic$11115, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_adc_i, en={ }, arst={ }, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$20417$abc$19239$abc$16867$auto$opt_dff.cc:194:make_patterns_logic$11082, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_tlul_i, en={ }, arst=!\rst_ast_rng_ni, srst={ }
  2 cells in clk=$abc$20328$abc$18695$abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, en=$abc$20426$abc$19281$abc$16954$auto$opt_dff.cc:194:make_patterns_logic$11042, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=$abc$20289$abc$18673$abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, en=$abc$20430$abc$18782$abc$16969$auto$opt_dff.cc:194:make_patterns_logic$11045, arst=!\vcc_supp_i, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20434$abc$18786$abc$16822$auto$opt_dff.cc:194:make_patterns_logic$11109, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20438$abc$18790$abc$16888$auto$opt_dff.cc:194:make_patterns_logic$11061, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=$abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$20360$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.rst_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20447$abc$18800$abc$16863$auto$opt_dff.cc:194:make_patterns_logic$11079, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$20451$abc$19097$abc$16900$auto$opt_dff.cc:194:make_patterns_logic$11058, arst=!\rst_ast_alert_ni, srst={ }
  36 cells in clk=$abc$18706$abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, en={ }, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$20492$abc$18804$abc$16851$auto$opt_dff.cc:194:make_patterns_logic$11094, arst=!\rst_ast_alert_ni, srst={ }
  27 cells in clk=$abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$20496$abc$18808$abc$17105$auto$opt_dff.cc:219:make_patterns_logic$11032, arst=!$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q, srst={ }
  32 cells in clk=\clk_ast_adc_i, en=$abc$20522$abc$18834$abc$17794$auto$opt_dff.cc:194:make_patterns_logic$11130, arst=!\rst_ast_adc_ni, srst={ }
  5 cells in clk=$abc$19126$abc$17828$clk_src_aon_o, en={ }, arst=!$abc$20555$abc$18866$abc$17786$u_poks_por_dasrt.rst_ni, srst={ }
  7 cells in clk=$abc$18937$abc$17016$u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, en={ }, arst=!\vcc_supp_i, srst={ }
  64 cells in clk=$abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$20576$abc$19642$abc$17040$auto$opt_dff.cc:194:make_patterns_logic$11035, arst=!$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q, srst={ }
  29 cells in clk=\clk_ast_tlul_i, en={ }, arst=!$abc$20878$abc$18759$abc$17962$u_rng.rst_n, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20671$abc$19800$abc$16855$auto$opt_dff.cc:194:make_patterns_logic$11085, arst=!\rst_ast_alert_ni, srst={ }
  15 cells in clk=\clk_ast_adc_i, en=$abc$21331$abc$19712$abc$16770$auto$opt_dff.cc:219:make_patterns_logic$11142, arst=!\rst_ast_adc_ni, srst={ }
  15 cells in clk=\clk_ast_adc_i, en={ }, arst=!\rst_ast_adc_ni, srst={ }
  5 cells in clk=\clk_ast_tlul_i, en=$abc$20785$abc$18875$abc$18062$u_rng.srate_rng_val_en, arst=!$abc$20878$abc$18759$abc$17962$u_rng.rst_n, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$20795$abc$18885$abc$16818$auto$opt_dff.cc:194:make_patterns_logic$11118, arst=!\rst_ast_alert_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$20799$abc$18889$abc$16904$auto$opt_dff.cc:194:make_patterns_logic$11052, arst=!\rst_ast_alert_ni, srst={ }
  6 cells in clk=$abc$18893$abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, en={ }, arst=!\vcc_supp_i, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$20816$abc$18906$abc$16884$auto$opt_dff.cc:194:make_patterns_logic$11070, arst=!\rst_ast_alert_ni, srst={ }
  5 cells in clk=$abc$20455$abc$18706$abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, en=$abc$20820$abc$18910$abc$17035$auto$rtlil.cc:2373:ReduceOr$11173, arst=!\vcc_supp_i, srst={ }
  4 cells in clk=\clk_ast_alert_i, en=$abc$20825$abc$18915$abc$16879$auto$opt_dff.cc:194:make_patterns_logic$11067, arst=!\rst_ast_alert_ni, srst={ }
  3 cells in clk=\clk_ast_alert_i, en=$abc$20830$abc$18920$abc$16896$auto$opt_dff.cc:194:make_patterns_logic$11055, arst=!\rst_ast_alert_ni, srst={ }
  30 cells in clk=$abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en=$abc$20834$abc$19769$abc$17204$auto$opt_dff.cc:194:make_patterns_logic$11020, arst=!$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q, srst={ }
  7 cells in clk=$abc$20820$abc$18910$abc$17035$u_ast_clks_byp.u_clk_usb_div240_div.clk_int, en={ }, arst=!\vcc_supp_i, srst={ }
  5 cells in clk=\clk_ast_rng_i, en={ }, arst=!$abc$20022$abc$18410$abc$18044$u_rng.u_rng_val_pulse_sync.rst_dst_n, srst={ }
  5 cells in clk=\clk_ast_rng_i, en=$abc$20350$abc$18743$abc$18019$u_rng.sync_rng_val, arst=!\rst_ast_rng_ni, srst={ }
  2 cells in clk=\clk_ast_alert_i, en=$abc$20874$abc$18933$abc$16859$auto$opt_dff.cc:194:make_patterns_logic$11088, arst=!\rst_ast_alert_ni, srst={ }
  275 cells in clk=\clk_ast_tlul_i, en=$abc$21045$abc$19335$abc$17496$u_reg.u_reg_if.a_ack, arst=!\rst_ast_tlul_ni, srst={ }
  108 cells in clk=$abc$19126$abc$17828$clk_src_aon_o, en={ }, arst=!\vcc_supp_i, srst={ }
  104 cells in clk=\clk_ast_tlul_i, en=\rng_en_i, arst=!$abc$20878$abc$18759$abc$17962$u_rng.rst_n, srst={ }
  17 cells in clk=$abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q, srst={ }
  9 cells in clk=$abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, en={ }, arst=!$abc$20442$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q, srst={ }
  152 cells in clk=\clk_ast_tlul_i, en=$abc$21382$abc$19804$abc$18208$regal_we, arst=!\rst_ast_tlul_ni, srst={ }
  6 cells in clk=!$abc$20675$abc$19126$abc$17828$clk_src_aon_o, en={ }, arst=!\vcc_supp_i, srst={ }

5.147.2. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20003$abc$19122$abc$16843$auto$opt_dff.cc:194:make_patterns_logic$11100, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

5.147.2.1. Executing ABC.

5.147.3. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20007$abc$19118$abc$16847$auto$opt_dff.cc:194:make_patterns_logic$11091, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.3.1. Executing ABC.

5.147.4. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20011$abc$19114$abc$16835$auto$opt_dff.cc:194:make_patterns_logic$11106, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.147.4.1. Executing ABC.

5.147.5. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20015$abc$19106$abc$16892$auto$opt_dff.cc:194:make_patterns_logic$11064, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

5.147.5.1. Executing ABC.

5.147.6. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !\rst_ast_rng_ni
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

5.147.6.1. Executing ABC.

5.147.7. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20803$abc$18893$abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, enabled by $abc$21351$abc$19708$abc$16908$auto$opt_dff.cc:194:make_patterns_logic$11039, asynchronously reset by !\vcc_supp_i
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 8 outputs.

5.147.7.1. Executing ABC.

5.147.8. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$20031$abc$18951$abc$17030$auto$opt_dff.cc:194:make_patterns_logic$11023, asynchronously reset by !$abc$20442$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.147.8.1. Executing ABC.

5.147.9. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$20036$abc$18419$abc$17490$auto$opt_dff.cc:194:make_patterns_logic$11015, asynchronously reset by !\rst_ast_tlul_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

5.147.9.1. Executing ABC.

5.147.10. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$20042$abc$18425$abc$17261$u_reg.intg_err, asynchronously reset by !\rst_ast_tlul_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 3 outputs.

5.147.10.1. Executing ABC.

5.147.11. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20268$abc$18651$abc$16826$auto$opt_dff.cc:194:make_patterns_logic$11112, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

5.147.11.1. Executing ABC.

5.147.12. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by !$abc$20272$abc$18655$abc$17130$auto$rtlil.cc:2369:Not$11031, asynchronously reset by !$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 11 gates and 18 wires to a netlist network with 6 inputs and 8 outputs.

5.147.12.1. Executing ABC.

5.147.13. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20285$abc$18669$abc$16875$auto$opt_dff.cc:194:make_patterns_logic$11076, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.147.13.1. Executing ABC.

5.147.14. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20289$abc$18673$abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 9 outputs.

5.147.14.1. Executing ABC.

5.147.15. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20675$abc$19126$abc$17828$clk_src_aon_o, enabled by $abc$20318$abc$18685$abc$17001$flatten\u_ast_clks_byp.$verific$n17$2141, asynchronously reset by !\vcc_supp_i
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

5.147.15.1. Executing ABC.

5.147.16. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20820$abc$18910$abc$17035$u_ast_clks_byp.u_clk_usb_div240_div.clk_int, enabled by $abc$20324$abc$18691$abc$16987$auto$opt_dff.cc:194:make_patterns_logic$11048, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.147.16.1. Executing ABC.

5.147.17. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$21378$abc$19247$abc$16801$auto$opt_dff.cc:194:make_patterns_logic$11127, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.17.1. Executing ABC.

5.147.18. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20328$abc$18695$abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 7 outputs.

5.147.18.1. Executing ABC.

5.147.19. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20338$abc$19110$abc$16839$auto$opt_dff.cc:194:make_patterns_logic$11097, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.19.1. Executing ABC.

5.147.20. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: $abc$21883$abc$20563$abc$18937$abc$17016$u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

5.147.20.1. Executing ABC.

5.147.21. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20345$abc$19101$abc$16830$auto$opt_dff.cc:194:make_patterns_logic$11103, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.147.21.1. Executing ABC.

5.147.22. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$20360$abc$18753$abc$18072$u_rglts_pdm_3p3v.vcmain_pok_por_h_o
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

5.147.22.1. Executing ABC.

5.147.23. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !$abc$20878$abc$18759$abc$17962$u_rng.rst_n
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

5.147.23.1. Executing ABC.

5.147.24. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_es_i, asynchronously reset by !\rst_ast_es_ni
Extracted 19 gates and 23 wires to a netlist network with 4 inputs and 11 outputs.

5.147.24.1. Executing ABC.

5.147.25. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_es_i, enabled by $abc$20385$abc$19088$abc$17149$auto$opt_dff.cc:194:make_patterns_logic$11026, asynchronously reset by !\rst_ast_es_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

5.147.25.1. Executing ABC.

5.147.26. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20394$abc$19728$abc$16871$auto$opt_dff.cc:194:make_patterns_logic$11073, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.26.1. Executing ABC.

5.147.27. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $abc$20398$abc$19285$abc$16759$auto$opt_dff.cc:194:make_patterns_logic$11133, asynchronously reset by !\rst_ast_adc_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

5.147.27.1. Executing ABC.

5.147.28. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20404$abc$19243$abc$16805$auto$opt_dff.cc:194:make_patterns_logic$11121, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.28.1. Executing ABC.

5.147.29. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20408$abc$19256$abc$16809$auto$opt_dff.cc:194:make_patterns_logic$11124, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.147.29.1. Executing ABC.

5.147.30. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !$abc$20373$abc$18765$abc$18032$u_rng.u_rng_val_pulse_sync.rst_src_n
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 7 outputs.

5.147.30.1. Executing ABC.

5.147.31. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20412$abc$19251$abc$16813$auto$opt_dff.cc:194:make_patterns_logic$11115, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.147.31.1. Executing ABC.

5.147.32. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.32.1. Executing ABC.

5.147.33. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20417$abc$19239$abc$16867$auto$opt_dff.cc:194:make_patterns_logic$11082, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.147.33.1. Executing ABC.

5.147.34. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !\rst_ast_rng_ni
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

5.147.34.1. Executing ABC.

5.147.35. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$21898$abc$20328$abc$18695$abc$16954$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext_i, enabled by $abc$20426$abc$19281$abc$16954$auto$opt_dff.cc:194:make_patterns_logic$11042, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.147.35.1. Executing ABC.

5.147.36. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$21870$abc$20289$abc$18673$abc$16969$u_ast_clks_byp.u_clk_src_io_sel.clk_ext_i, enabled by $abc$20430$abc$18782$abc$16969$auto$opt_dff.cc:194:make_patterns_logic$11045, asynchronously reset by !\vcc_supp_i
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

5.147.36.1. Executing ABC.

5.147.37. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20434$abc$18786$abc$16822$auto$opt_dff.cc:194:make_patterns_logic$11109, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.37.1. Executing ABC.

5.147.38. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20438$abc$18790$abc$16888$auto$opt_dff.cc:194:make_patterns_logic$11061, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.38.1. Executing ABC.

5.147.39. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$21921$abc$20360$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.rst_ni
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 2 outputs.

5.147.39.1. Executing ABC.

5.147.40. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20447$abc$18800$abc$16863$auto$opt_dff.cc:194:make_patterns_logic$11079, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.40.1. Executing ABC.

5.147.41. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20451$abc$19097$abc$16900$auto$opt_dff.cc:194:make_patterns_logic$11058, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.147.41.1. Executing ABC.

5.147.42. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20455$abc$18706$abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, asynchronously reset by !\vcc_supp_i
Extracted 36 gates and 40 wires to a netlist network with 4 inputs and 11 outputs.

5.147.42.1. Executing ABC.

5.147.43. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20492$abc$18804$abc$16851$auto$opt_dff.cc:194:make_patterns_logic$11094, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.147.43.1. Executing ABC.

5.147.44. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$20496$abc$18808$abc$17105$auto$opt_dff.cc:219:make_patterns_logic$11032, asynchronously reset by !$abc$21921$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 26 gates and 31 wires to a netlist network with 5 inputs and 13 outputs.

5.147.44.1. Executing ABC.

5.147.45. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $abc$20522$abc$18834$abc$17794$auto$opt_dff.cc:194:make_patterns_logic$11130, asynchronously reset by !\rst_ast_adc_ni
Extracted 32 gates and 35 wires to a netlist network with 3 inputs and 10 outputs.

5.147.45.1. Executing ABC.

5.147.46. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20675$abc$19126$abc$17828$clk_src_aon_o, asynchronously reset by !$abc$20555$abc$18866$abc$17786$u_poks_por_dasrt.rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 5 outputs.

5.147.46.1. Executing ABC.

5.147.47. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$21883$abc$20563$abc$18937$abc$17016$u_ast_clks_byp.u_clk_ext_d1ord2.clk_i, asynchronously reset by !\vcc_supp_i
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 6 outputs.

5.147.47.1. Executing ABC.

5.147.48. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$22082$abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$20576$abc$19642$abc$17040$auto$opt_dff.cc:194:make_patterns_logic$11035, asynchronously reset by !$abc$21921$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 64 gates and 70 wires to a netlist network with 5 inputs and 18 outputs.

5.147.48.1. Executing ABC.

5.147.49. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, asynchronously reset by !$abc$20878$abc$18759$abc$17962$u_rng.rst_n
Extracted 29 gates and 30 wires to a netlist network with 1 inputs and 9 outputs.

5.147.49.1. Executing ABC.

5.147.50. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20671$abc$19800$abc$16855$auto$opt_dff.cc:194:make_patterns_logic$11085, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.50.1. Executing ABC.

5.147.51. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, enabled by $abc$21331$abc$19712$abc$16770$auto$opt_dff.cc:219:make_patterns_logic$11142, asynchronously reset by !\rst_ast_adc_ni
Extracted 15 gates and 24 wires to a netlist network with 8 inputs and 7 outputs.

5.147.51.1. Executing ABC.

5.147.52. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_adc_i, asynchronously reset by !\rst_ast_adc_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 8 outputs.

5.147.52.1. Executing ABC.

5.147.53. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$20785$abc$18875$abc$18062$u_rng.srate_rng_val_en, asynchronously reset by !$abc$20878$abc$18759$abc$17962$u_rng.rst_n
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs.

5.147.53.1. Executing ABC.

5.147.54. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20795$abc$18885$abc$16818$auto$opt_dff.cc:194:make_patterns_logic$11118, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.147.54.1. Executing ABC.

5.147.55. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20799$abc$18889$abc$16904$auto$opt_dff.cc:194:make_patterns_logic$11052, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.147.55.1. Executing ABC.

5.147.56. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$21596$abc$20803$abc$18893$abc$16908$u_ast_clks_byp.u_clk_src_usb_sel.clk_ext_i, asynchronously reset by !\vcc_supp_i
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

5.147.56.1. Executing ABC.

5.147.57. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20816$abc$18906$abc$16884$auto$opt_dff.cc:194:make_patterns_logic$11070, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.147.57.1. Executing ABC.

5.147.58. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$22041$abc$20455$abc$18706$abc$16916$u_ast_clks_byp.u_clk_ext_usb_ckgt.u_cgc.u_and.i_a, enabled by $abc$20820$abc$18910$abc$17035$auto$rtlil.cc:2373:ReduceOr$11173, asynchronously reset by !\vcc_supp_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.147.58.1. Executing ABC.

5.147.59. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20825$abc$18915$abc$16879$auto$opt_dff.cc:194:make_patterns_logic$11067, asynchronously reset by !\rst_ast_alert_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

5.147.59.1. Executing ABC.

5.147.60. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20830$abc$18920$abc$16896$auto$opt_dff.cc:194:make_patterns_logic$11055, asynchronously reset by !\rst_ast_alert_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

5.147.60.1. Executing ABC.

5.147.61. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$22082$abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, enabled by $abc$20834$abc$19769$abc$17204$auto$opt_dff.cc:194:make_patterns_logic$11020, asynchronously reset by !$abc$21921$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 30 gates and 34 wires to a netlist network with 4 inputs and 12 outputs.

5.147.61.1. Executing ABC.

5.147.62. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$22324$abc$20820$abc$18910$abc$17035$u_ast_clks_byp.u_clk_usb_div240_div.clk_int, asynchronously reset by !\vcc_supp_i
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 5 outputs.

5.147.62.1. Executing ABC.

5.147.63. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, asynchronously reset by !$abc$20022$abc$18410$abc$18044$u_rng.u_rng_val_pulse_sync.rst_dst_n
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

5.147.63.1. Executing ABC.

5.147.64. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_rng_i, enabled by $abc$20350$abc$18743$abc$18019$u_rng.sync_rng_val, asynchronously reset by !\rst_ast_rng_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs.

5.147.64.1. Executing ABC.

5.147.65. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_alert_i, enabled by $abc$20874$abc$18933$abc$16859$auto$opt_dff.cc:194:make_patterns_logic$11088, asynchronously reset by !\rst_ast_alert_ni
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

5.147.65.1. Executing ABC.

5.147.66. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$21045$abc$19335$abc$17496$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ast_tlul_ni
Extracted 275 gates and 378 wires to a netlist network with 103 inputs and 68 outputs.

5.147.66.1. Executing ABC.

5.147.67. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$20675$abc$19126$abc$17828$clk_src_aon_o, asynchronously reset by !\vcc_supp_i
Extracted 107 gates and 132 wires to a netlist network with 25 inputs and 42 outputs.

5.147.67.1. Executing ABC.

5.147.68. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by \rng_en_i, asynchronously reset by !$abc$20878$abc$18759$abc$17962$u_rng.rst_n
Extracted 104 gates and 106 wires to a netlist network with 2 inputs and 65 outputs.

5.147.68.1. Executing ABC.

5.147.69. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$22082$abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$21921$abc$20360$abc$18753$abc$18072$u_rst_sys_dasrt.q
Extracted 17 gates and 27 wires to a netlist network with 9 inputs and 12 outputs.

5.147.69.1. Executing ABC.

5.147.70. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$22082$abc$20360$abc$19642$abc$17236$u_ast_clks_byp.u_clk_src_sys_sel.clk_ext, asynchronously reset by !$abc$22028$abc$20442$abc$18794$abc$17181$u_entropy.u_dev0_entropy.u_rst_es_n_da.q
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 7 outputs.

5.147.70.1. Executing ABC.

5.147.71. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_ast_tlul_i, enabled by $abc$21382$abc$19804$abc$18208$regal_we, asynchronously reset by !\rst_ast_tlul_ni
Extracted 152 gates and 205 wires to a netlist network with 52 inputs and 103 outputs.

5.147.71.1. Executing ABC.

5.147.72. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: $abc$22687$abc$20675$abc$19126$abc$17828$clk_src_aon_o, asynchronously reset by !\vcc_supp_i
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 6 outputs.

5.147.72.1. Executing ABC.

yosys> opt_ffinv

5.148. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 13 inverters.

yosys> opt_expr

5.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

5.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

5.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

5.152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.154. Executing OPT_SHARE pass.

yosys> opt_dff -sat

5.155. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$22227$auto$blifparse.cc:362:parse_blif$22232 ($_DFF_PN0_) from module ast (D = $abc$22227$new_n37_, Q = $abc$22227$abc$20641$abc$19291$lo6).

yosys> opt_clean

5.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 14 unused cells and 7009 unused wires.
<suppressed ~115 debug messages>

yosys> opt_expr

5.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~2 debug messages>

yosys> opt_muxtree

5.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

5.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.161. Executing OPT_SHARE pass.

yosys> opt_dff -sat

5.162. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.163. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

5.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
MAX OPT ITERATION = 2

yosys> bmuxmap

5.165. Executing BMUXMAP pass.

yosys> demuxmap

5.166. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_r0lb1u/abc_tmp_1.scr

5.167. Executing ABC pass (technology mapping using ABC).

5.167.1. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Extracted 1021 gates and 1405 wires to a netlist network with 383 inputs and 252 outputs.

5.167.1.1. Executing ABC.
DE:   #PIs = 383  #Luts =   386  Max Lvl =   5  Avg Lvl =   1.99  [   0.15 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 383  #Luts =   351  Max Lvl =   9  Avg Lvl =   2.72  [   2.60 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 383  #Luts =   347  Max Lvl =  10  Avg Lvl =   2.96  [   0.99 sec. at Pass 2]{map}[2]
DE:   #PIs = 383  #Luts =   347  Max Lvl =  10  Avg Lvl =   2.96  [   1.00 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 383  #Luts =   344  Max Lvl =   9  Avg Lvl =   2.81  [   1.32 sec. at Pass 4]{map}[12]
DE:   #PIs = 383  #Luts =   344  Max Lvl =   9  Avg Lvl =   2.81  [   1.71 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 383  #Luts =   343  Max Lvl =   9  Avg Lvl =   2.81  [   0.89 sec. at Pass 6]{map}[16]
DE:   #PIs = 383  #Luts =   343  Max Lvl =   9  Avg Lvl =   2.81  [   1.59 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 383  #Luts =   342  Max Lvl =   7  Avg Lvl =   2.53  [   1.29 sec. at Pass 8]{map}[16]
DE:   #PIs = 383  #Luts =   342  Max Lvl =   7  Avg Lvl =   2.53  [   1.43 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 383  #Luts =   342  Max Lvl =   7  Avg Lvl =   2.53  [   1.14 sec. at Pass 10]{map}[16]
DE:   #PIs = 383  #Luts =   341  Max Lvl =   8  Avg Lvl =   2.69  [   1.93 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 383  #Luts =   340  Max Lvl =   8  Avg Lvl =   2.69  [   1.52 sec. at Pass 12]{map}[16]
DE:   #PIs = 383  #Luts =   340  Max Lvl =   8  Avg Lvl =   2.69  [   1.32 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 383  #Luts =   339  Max Lvl =   8  Avg Lvl =   2.68  [   1.62 sec. at Pass 14]{map}[16]
DE:   #PIs = 383  #Luts =   339  Max Lvl =   8  Avg Lvl =   2.68  [   1.24 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 383  #Luts =   339  Max Lvl =   8  Avg Lvl =   2.68  [   0.89 sec. at Pass 16]{map}[16]
DE:   #PIs = 383  #Luts =   339  Max Lvl =   8  Avg Lvl =   2.68  [   1.27 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 383  #Luts =   339  Max Lvl =   8  Avg Lvl =   2.68  [   1.09 sec. at Pass 18]{pushMap}[16]
DE:   #PIs = 383  #Luts =   339  Max Lvl =   8  Avg Lvl =   2.68  [   0.50 sec. at Pass 19]{finalMap}[16]

yosys> opt_expr

5.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.

yosys> opt_merge -nomux

5.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_muxtree

5.170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

5.171. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.173. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

5.174. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 1375 unused wires.
<suppressed ~21 debug messages>

yosys> opt_expr

5.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
MAX OPT ITERATION = 1

yosys> opt_ffinv

5.177. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 6 inverters.

yosys> stat

5.178. Printing statistics.

=== ast ===

   Number of wires:               3546
   Number of wire bits:          16684
   Number of public wires:        2315
   Number of public wire bits:   15453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                660
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                  213
     $_DFFE_PN1P_                   13
     $_DFF_NN0_                      2
     $_DFF_NN1_                      1
     $_DFF_PN0_                     78
     $_DFF_PN1_                      5
     $_DFF_P_                        1
     $_DLATCH_N_                     7
     $lut                          339


yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_??_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 -cell $_DLATCH_?_ 0 -cell $_DLATCH_???_ 0

5.179. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

5.180. Printing statistics.

=== ast ===

   Number of wires:               3546
   Number of wire bits:          16684
   Number of public wires:        2315
   Number of public wire bits:   15453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                660
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                  213
     $_DFFE_PN1P_                   13
     $_DFF_NN0_                      2
     $_DFF_NN1_                      1
     $_DFF_PN0_                     78
     $_DFF_PN1_                      5
     $_DFF_P_                        1
     $_DLATCH_N_                     7
     $lut                          339


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/ffs_map.v

5.181. Executing TECHMAP pass (map to technology primitives).

5.181.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.181.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

5.181.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_NN0_ for cells of type $_DFF_NN0_.
Using template \$_DFF_NN1_ for cells of type $_DFF_NN1_.
Using template \$_DLATCH_N_ for cells of type $_DLATCH_N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1147 debug messages>

yosys> opt_expr -mux_undef

5.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~3946 debug messages>

yosys> simplemap

5.183. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

5.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.

yosys> opt_merge

5.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
<suppressed ~6504 debug messages>
Removed a total of 2168 cells.

yosys> opt_dff -nodffe -nosdff

5.186. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 2380 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

5.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
<suppressed ~22 debug messages>

yosys> opt_merge -nomux

5.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_muxtree

5.190. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

5.191. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.193. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

5.194. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.195. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

5.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_r0lb1u/abc_tmp_2.scr

5.197. Executing ABC pass (technology mapping using ABC).

5.197.1. Extracting gate netlist of module `\ast' to `<abc-temp-dir>/input.blif'..
Extracted 1372 gates and 1786 wires to a netlist network with 412 inputs and 293 outputs.

5.197.1.1. Executing ABC.
DE:   #PIs = 412  #Luts =   380  Max Lvl =   7  Avg Lvl =   1.87  [   0.15 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 412  #Luts =   380  Max Lvl =   7  Avg Lvl =   1.87  [   1.83 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 412  #Luts =   380  Max Lvl =   7  Avg Lvl =   1.87  [   0.49 sec. at Pass 2]{map}[2]
DE:   #PIs = 412  #Luts =   380  Max Lvl =   7  Avg Lvl =   1.87  [   1.01 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 412  #Luts =   380  Max Lvl =   7  Avg Lvl =   1.87  [   0.82 sec. at Pass 4]{map}[12]
DE:   #PIs = 412  #Luts =   380  Max Lvl =   7  Avg Lvl =   1.87  [   0.81 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 412  #Luts =   380  Max Lvl =   7  Avg Lvl =   1.87  [   0.64 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 412  #Luts =   380  Max Lvl =   7  Avg Lvl =   1.87  [   0.78 sec. at Pass 7]{finalMap}[16]

yosys> opt_expr

5.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.

yosys> opt_merge -nomux

5.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_muxtree

5.200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ast..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

5.201. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ast.
Performed a total of 0 changes.

yosys> opt_merge

5.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ast'.
Removed a total of 0 cells.

yosys> opt_share

5.203. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

5.204. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.205. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 1450 unused wires.
<suppressed ~12 debug messages>

yosys> opt_expr

5.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module ast.
MAX OPT ITERATION = 1

yosys> hierarchy -check

5.207. Executing HIERARCHY pass (managing design hierarchy).

5.207.1. Analyzing design hierarchy..
Top module:  \ast

5.207.2. Analyzing design hierarchy..
Top module:  \ast
Removed 0 unused modules.

yosys> stat

5.208. Printing statistics.

=== ast ===

   Number of wires:               3581
   Number of wire bits:          16719
   Number of public wires:        2304
   Number of public wire bits:   15442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                701
     $lut                          380
     dff                             1
     dffnr                           3
     dffr                           83
     dffre                         227
     latchn                          7


yosys> opt_clean -purge

5.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ast..
Removed 0 unused cells and 1922 unused wires.
<suppressed ~1922 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

5.210. Executing Verilog backend.
Dumping module `\ast'.

Warnings: 246 unique messages, 246 total
End of script. Logfile hash: 627328c115, CPU: user 12.28s system 0.94s, MEM: 58.67 MB peak
Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)
Time spent: 95% 6x abc (171 sec), 1% 47x opt_expr (2 sec), ...
real 70.65
user 154.38
sys 26.15
