
---------- Begin Simulation Statistics ----------
final_tick                                76862627000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 470836                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897748                       # Number of bytes of host memory used
host_op_rate                                   899588                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.24                       # Real time elapsed on the host
host_tick_rate                             3618931929                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      19106345                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076863                       # Number of seconds simulated
sim_ticks                                 76862627000                       # Number of ticks simulated
system.cpu.Branches                           2332609                       # Number of branches fetched
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      19106345                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2642217                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2061                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1254049                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           512                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    12784682                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          3668                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         76862627                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   76862627                       # Number of busy cycles
system.cpu.num_cc_register_reads             10957334                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             6579501                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1775826                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  33350                       # Number of float alu accesses
system.cpu.num_fp_insts                         33350                       # number of float instructions
system.cpu.num_fp_register_reads                40922                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               13491                       # number of times the floating registers were written
system.cpu.num_func_calls                      427802                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              19022277                       # Number of integer alu accesses
system.cpu.num_int_insts                     19022277                       # number of integer instructions
system.cpu.num_int_register_reads            38043370                       # number of times the integer registers were read
system.cpu.num_int_register_writes           15828654                       # number of times the integer registers were written
system.cpu.num_load_insts                     2641388                       # Number of load instructions
system.cpu.num_mem_refs                       3894926                       # number of memory refs
system.cpu.num_store_insts                    1253538                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 61568      0.32%      0.32% # Class of executed instruction
system.cpu.op_class::IntAlu                  14913701     78.06%     78.38% # Class of executed instruction
system.cpu.op_class::IntMult                    86374      0.45%     78.83% # Class of executed instruction
system.cpu.op_class::IntDiv                    138090      0.72%     79.55% # Class of executed instruction
system.cpu.op_class::FloatAdd                     215      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAdd                       30      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4844      0.03%     79.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                       30      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2448      0.01%     79.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                    4049      0.02%     79.61% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdShift                     18      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   5      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 192      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 69      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.61% # Class of executed instruction
system.cpu.op_class::MemRead                  2637465     13.80%     93.42% # Class of executed instruction
system.cpu.op_class::MemWrite                 1236236      6.47%     99.89% # Class of executed instruction
system.cpu.op_class::FloatMemRead                3923      0.02%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              17302      0.09%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   19106561                       # Class of executed instruction
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       297614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops       109710                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         594864                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops           109710                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        34823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         82747                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              35520                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1312                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33511                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12404                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         35520                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave       130671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total       130671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 130671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      3151104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      3151104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3151104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47924                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47924    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47924                       # Request fanout histogram
system.membus.reqLayer0.occupancy            87995000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          257789500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         12595101                       # number of demand (read+write) hits
system.icache.demand_hits::total             12595101                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        12595101                       # number of overall hits
system.icache.overall_hits::total            12595101                       # number of overall hits
system.icache.demand_misses::.cpu.inst         189581                       # number of demand (read+write) misses
system.icache.demand_misses::total             189581                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        189581                       # number of overall misses
system.icache.overall_misses::total            189581                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  28884340000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  28884340000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  28884340000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  28884340000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     12784682                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         12784682                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     12784682                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        12784682                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.014829                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.014829                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.014829                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.014829                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 152358.833427                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 152358.833427                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 152358.833427                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 152358.833427                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       189581                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        189581                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       189581                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       189581                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  28505178000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  28505178000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  28505178000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  28505178000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.014829                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.014829                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.014829                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.014829                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 150358.833427                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 150358.833427                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 150358.833427                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 150358.833427                       # average overall mshr miss latency
system.icache.replacements                     189069                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        12595101                       # number of ReadReq hits
system.icache.ReadReq_hits::total            12595101                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        189581                       # number of ReadReq misses
system.icache.ReadReq_misses::total            189581                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  28884340000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  28884340000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     12784682                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        12784682                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.014829                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.014829                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 152358.833427                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 152358.833427                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       189581                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       189581                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  28505178000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  28505178000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014829                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.014829                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 150358.833427                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 150358.833427                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               506.746612                       # Cycle average of tags in use
system.icache.tags.total_refs                12784682                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                189581                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 67.436515                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   506.746612                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.989739                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.989739                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              12974263                       # Number of tag accesses
system.icache.tags.data_accesses             12974263                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst         2064000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1003136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             3067136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst      2064000                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total        2064000                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        83968                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            83968                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            32250                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            15674                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                47924                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1312                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1312                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           26853102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           13051024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               39904127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      26853102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          26853102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1092442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1092442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1092442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          26853102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          13051024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              40996569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      1306.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     32250.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     15437.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.029655654500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            71                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            71                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               116422                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1208                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        47924                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1312                       # Number of write requests accepted
system.mem_ctrl.readBursts                      47924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     237                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1392                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1854                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1562                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1260                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1195                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1373                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1390                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1471                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               4698                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2060                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1403                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1865                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              5592                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             17207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2199                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 71                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 39                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 86                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 46                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 70                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 92                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                109                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                110                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 92                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                123                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                41                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               118                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               123                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                76                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                27                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.56                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     603873250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   238435000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1498004500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      12663.27                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31413.27                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     25509                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      927                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  53.49                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 70.98                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  47924                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  1312                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    47676                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        22527                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     139.105607                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    114.644331                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     99.565904                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         10008     44.43%     44.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         9347     41.49%     85.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2280     10.12%     96.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          618      2.74%     98.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          121      0.54%     99.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          132      0.59%     99.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         22527                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           71                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      670.760563                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     220.932848                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1383.034009                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511             54     76.06%     76.06% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            5      7.04%     83.10% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1535            5      7.04%     90.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-2047            4      5.63%     95.77% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-4095            1      1.41%     97.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6656-7167            1      1.41%     98.59% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8704-9215            1      1.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             71                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           71                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.971831                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.970164                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.237356                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1      1.41%      1.41% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                70     98.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             71                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 3051968                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    15168                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    81664                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  3067136                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 83968                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         39.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      39.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.32                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.31                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    76854880000                       # Total gap between requests
system.mem_ctrl.avgGap                     1560948.90                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst      2064000                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       987968                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        81664                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 26853102.483733739704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 12853685.055547216907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1062466.938581217080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        32250                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        15674                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         1312                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst   1008311500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    489693000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1590077420500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31265.47                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31242.38                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1211949253.43                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     53.96                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             121751280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              64712340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            258396600                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             3408660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      6067111440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       23844987270                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        9435259680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         39795627270                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         517.750028                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  24289664500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2566460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  50006502500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              39091500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              20777625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             82088580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             3252060                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      6067111440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        9888961920                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       21187702080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         37288985205                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         485.138053                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  54985469000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2566460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  19310698000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          143432                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           78826                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              222258                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         143432                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          78826                       # number of overall hits
system.l2cache.overall_hits::total             222258                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         46149                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         28843                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             74992                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        46149                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        28843                       # number of overall misses
system.l2cache.overall_misses::total            74992                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  24923786000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  12973134000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  37896920000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  24923786000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  12973134000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  37896920000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       189581                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       107669                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          297250                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       189581                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       107669                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         297250                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.243426                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.267886                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.252286                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.243426                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.267886                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.252286                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 540072.070901                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 449784.488437                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 505346.170258                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 540072.070901                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 449784.488437                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 505346.170258                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          19931                       # number of writebacks
system.l2cache.writebacks::total                19931                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        46149                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        28843                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        74992                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        46149                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        28843                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        74992                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  24000806000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  12396274000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  36397080000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  24000806000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  12396274000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  36397080000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.243426                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.267886                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.252286                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.243426                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.267886                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.252286                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 520072.070901                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 429784.488437                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 485346.170258                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 520072.070901                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 429784.488437                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 485346.170258                       # average overall mshr miss latency
system.l2cache.replacements                     82397                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        81223                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        81223                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        81223                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        81223                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        42193                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        42193                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          765                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             765                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          623                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           623                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     51927000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     51927000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         1388                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         1388                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.448847                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.448847                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 83349.919743                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 83349.919743                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          623                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          623                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     48676000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     48676000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.448847                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.448847                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 78131.621188                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 78131.621188                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data        13909                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            13909                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        14269                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          14269                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   9173629000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   9173629000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        28178                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        28178                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.506388                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.506388                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 642906.230289                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 642906.230289                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        14269                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        14269                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   8888249000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   8888249000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.506388                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.506388                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 622906.230289                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 622906.230289                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       143432                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        64917                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       208349                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        46149                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        14574                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        60723                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  24923786000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3799505000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  28723291000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       189581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        79491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       269072                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.243426                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.183342                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.225676                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 540072.070901                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 260704.336490                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 473021.606311                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        46149                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        14574                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        60723                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  24000806000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3508025000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  27508831000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.243426                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.183342                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.225676                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 520072.070901                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 240704.336490                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 453021.606311                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3798.107285                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 552577                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                86493                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.388690                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   212.111880                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   689.125933                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2896.869472                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.051785                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.168244                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.707244                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.927272                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          637                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1764                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1589                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               681357                       # Number of tag accesses
system.l2cache.tags.data_accesses              681357                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            12379                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data            10929                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                23308                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           12379                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data           10929                       # number of overall hits
system.l3Dram.overall_hits::total               23308                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          33770                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          17907                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              51677                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         33770                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         17907                       # number of overall misses
system.l3Dram.overall_misses::total             51677                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  22400348000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  11232231000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  33632579000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  22400348000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  11232231000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  33632579000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        46149                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        28836                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            74985                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        46149                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        28836                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           74985                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.731760                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.620995                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.689164                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.731760                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.620995                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.689164                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 663320.935742                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 627253.643826                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 650822.977340                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 663320.935742                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 627253.643826                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 650822.977340                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs            762                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     3                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          254                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            7378                       # number of writebacks
system.l3Dram.writebacks::total                  7378                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        33770                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        17907                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         51677                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        33770                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        17907                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        51677                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst  20678078000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  10318974000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  30997052000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst  20678078000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  10318974000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  30997052000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.731760                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.620995                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.689164                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.731760                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.620995                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.689164                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 612320.935742                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 576253.643826                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 599822.977340                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 612320.935742                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 576253.643826                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 599822.977340                       # average overall mshr miss latency
system.l3Dram.replacements                      50026                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        19931                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        19931                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        19931                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        19931                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        32951                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        32951                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          609                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              609                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           21                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             21                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          630                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          630                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.033333                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.033333                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           21                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           21                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      3802000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      3802000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.033333                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.033333                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 181047.619048                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 181047.619048                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data          1729                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total              1729                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        12533                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           12533                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   8500064000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   8500064000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        14262                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         14262                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.878769                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.878769                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 678214.633368                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 678214.633368                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        12533                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        12533                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   7860881000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   7860881000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.878769                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.878769                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 627214.633368                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 627214.633368                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        12379                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         9200                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         21579                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        33770                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         5374                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        39144                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  22400348000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   2732167000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  25132515000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        46149                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        14574                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        60723                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.731760                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.368739                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.644632                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 663320.935742                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 508404.726461                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 642052.805028                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        33770                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         5374                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        39144                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst  20678078000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   2458093000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  23136171000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.731760                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.368739                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.644632                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 612320.935742                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 457404.726461                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 591052.805028                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              6502.030201                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  117168                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 58180                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.013888                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   911.726671                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  1059.091911                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  4531.211620                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.111295                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.129284                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.553126                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.793705                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8154                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1810                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         5768                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.995361                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                208321                       # Number of tag accesses
system.l3Dram.tags.data_accesses               208321                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          3786774                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3786774                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3786960                       # number of overall hits
system.dcache.overall_hits::total             3786960                       # number of overall hits
system.dcache.demand_misses::.cpu.data         108915                       # number of demand (read+write) misses
system.dcache.demand_misses::total             108915                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        109089                       # number of overall misses
system.dcache.overall_misses::total            109089                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  15214086000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  15214086000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  15214086000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  15214086000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      3895689                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          3895689                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      3896049                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         3896049                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.027958                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.027958                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.028000                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.028000                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 139687.701419                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 139687.701419                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 139464.895636                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 139464.895636                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs           1365                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                    27                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs    50.555556                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           81223                       # number of writebacks
system.dcache.writebacks::total                 81223                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data           32                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total              32                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data           32                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total             32                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data       108883                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        108883                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       109057                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       109057                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  14987041000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  14987041000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  15070803000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  15070803000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.027950                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.027950                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.027992                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.027992                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 137643.534803                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 137643.534803                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 138191.982174                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 138191.982174                       # average overall mshr miss latency
system.dcache.replacements                     107157                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         2562540                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             2562540                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         79317                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             79317                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   5486466000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   5486466000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      2641857                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         2641857                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.030023                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.030023                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 69171.375619                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 69171.375619                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        79317                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        79317                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   5327832000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   5327832000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030023                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.030023                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67171.375619                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 67171.375619                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1224234                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1224234                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        29598                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            29598                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   9727620000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   9727620000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1253832                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1253832                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.023606                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.023606                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 328658.017434                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 328658.017434                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data           32                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total            32                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        29566                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        29566                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   9659209000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   9659209000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023581                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.023581                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 326699.891768                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 326699.891768                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           186                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               186                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          174                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             174                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          360                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           360                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.483333                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.483333                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          174                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          174                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     83762000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     83762000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.483333                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.483333                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 481390.804598                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 481390.804598                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               506.852242                       # Cycle average of tags in use
system.dcache.tags.total_refs                 3896017                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                107669                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 36.185132                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   506.852242                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.989946                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.989946                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               4003718                       # Number of tag accesses
system.dcache.tags.data_accesses              4003718                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         1520                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         2233                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           3753                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         1520                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         2233                       # number of overall hits
system.DynamicCache.overall_hits::total          3753                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst        32250                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        15674                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        47924                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst        32250                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        15674                       # number of overall misses
system.DynamicCache.overall_misses::total        47924                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst  18758208000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   9113800000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  27872008000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst  18758208000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   9113800000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  27872008000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        33770                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        17907                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        51677                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        33770                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        17907                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        51677                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.954990                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.875300                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.927376                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.954990                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.875300                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.927376                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 581649.860465                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 581459.742248                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 581587.680494                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 581649.860465                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 581459.742248                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 581587.680494                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs          219                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         1312                       # number of writebacks
system.DynamicCache.writebacks::total            1312                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst        32250                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        15674                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        47924                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst        32250                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        15674                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        47924                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst  14565708000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   7076180000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  21641888000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst  14565708000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   7076180000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  21641888000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.954990                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.875300                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.927376                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.954990                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.875300                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.927376                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 451649.860465                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 451459.742248                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 451587.680494                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 451649.860465                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 451459.742248                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 451587.680494                       # average overall mshr miss latency
system.DynamicCache.replacements                47021                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         7378                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         7378                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         7378                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         7378                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        32986                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        32986                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           21                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           21                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data           21                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           21                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data          129                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          129                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        12404                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        12404                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   7204928000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   7204928000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        12533                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        12533                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.989707                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.989707                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 580855.207997                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 580855.207997                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        12404                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        12404                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   5592408000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   5592408000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.989707                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.989707                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 450855.207997                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 450855.207997                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         1520                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         2104                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         3624                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst        32250                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         3270                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        35520                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst  18758208000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   1908872000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  20667080000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        33770                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         5374                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        39144                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.954990                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.608485                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.907419                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 581649.860465                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 583752.905199                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 581843.468468                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst        32250                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         3270                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        35520                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst  14565708000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   1483772000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  16049480000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.954990                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.608485                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.907419                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451649.860465                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 453752.905199                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 451843.468468                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        6502.043992                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             62233                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           55175                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.127920                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1574.187215                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1138.358137                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  3789.498640                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.192162                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.138960                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.462585                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.793707                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8154                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1620                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         6059                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.995361                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          150394                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         150394                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              269072                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        109844                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            359371                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              1388                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             1388                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              28178                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             28178                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         269072                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       325271                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       568231                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  893502                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     12089088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side     12133184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 24222272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            172989                       # Total snoops (count)
system.l2bar.snoopTraffic                     1831744                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             471627                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.232620                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.422503                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   361917     76.74%     76.74% # Request fanout histogram
system.l2bar.snoop_fanout::1                   109710     23.26%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               471627                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            757310000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           568743000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           324395000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76862627000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  76862627000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
