[dram_structure]
protocol = DDR4
bankgroups = 8
banks_per_group = 4
rows = 65536
columns = 1024
device_width = 8
BL = 16

[timing]
tCK = 0.416
AL = 0
CL = 40
CWL = 38 # CL-2 according to some MICRON DDR5 SDRAM datasheet
tRCD = 40
tRP = 40
tRAS = 77
tRFC = 984
tRFCb = 528 
tREFI = 9360
tREFIb = 4680 # All parameters above this have been cross checked
tRPRE = 1 # not used in dramsim3
tWPRE = 2 # not used in dramsim3
tRRD_S = 8 # from DDR5 manual
tRRD_L = 12 # from DDR5 manual
tWTR_S = 54  # CWL+WBL/2+tWR-tRTP
tWTR_L = 24 # CWL+WBL/2 + 10ns
tFAW = 32 # 13.333ns
tWR = 72 # from DDR5 manual
tRTP = 18 # from DDR5 manual
tCCD_S = 8 # from DDR5 manual
tCCD_L = 12 # from DDR5 manual
tCKE = 8 # not used in dramsim3
tCKESR = 13 # tCSH_SRexit
tXS = 984  # tRFC
tXP = 18 # from DDR5 manual
tRTRS = 2 # 1.5 tCK 

[power]
VDD = 1.1 #didn't model power
IDD0 = 164
IPP0 = 8
IDD2P = 140
IDD2N = 147
IDD3P = 144
IDD3N = 150
IDD4W = 578
IDD4R = 460
IDD5AB = 364
IDD5PB = 189
IDD6x = 64

[system]
channel_size = 8192 # sub channel
channels = 8 # one DDR5 channel
bus_width = 32
#address_mapping = rorababgcoch #wtv. default
#address_mapping = rorababgcoch
#address_mapping = rocorababgch
address_mapping = rocorababgch
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = CLOSE_PAGE
cmd_queue_size = 8 # we have 32 banks, so 32 q-size per bank is ridiculuous
trans_queue_size = 8 # same as above

[other]
epoch_period = 1000000
output_level = 1
output_prefix = DDR5_baseline
