[DEFAULT]
id = 0
bandwidth = 0
nummemlayers = 1
interconnectpitch = 100
transistorsize = 3
cachesize = 1
frequency = 5000000000
v_dd = 1.1

[simple]

[dijkstra]
transistorsize=40
frequency = 2000000000
add = 15
regs = 60
mult = 10
sub = 15
floordiv = 10

[tiny]

[even_tinier]

[big]
cachesize = 16

[aladdin_const]
transistorsize = 40
frequency = 2000000000
cachesize = 1

[aladdin_const_with_mem]
transistorsize = 7
cachesize = 1
bandwidth = 10
frequency = 2000000000

[aes_arch]
transistorsize = 7
cachesize = 1

[aladdin_big]
transistorsize = 40
frequency = 2000000000
cachesize = 16

[aladdin]
transistorsize = 40
frequency = 2000000000
cachesize = 1

[mm_test]
id = 0
bandwidth = 0
nummemlayers = 1
interconnectpitch = 100
transistorsize = 3
cachesize = 1
frequency = 5000000000
v_dd = 1.1

