/* Generated by Yosys 0.9+3901 (git sha1 9f7cd10c, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

(* top =  1  *)
(* src = "top_with_fifo.v:1.1-132.10" *)
module top(clk, resetn, trap, mem_valid_fifo, mem_instr_fifo, mem_ready, mem_addr_fifo, mem_wdata_fifo, mem_wstrb_fifo, mem_rdata, irq, eoi, mem_la_read, mem_la_write, mem_la_addr, mem_la_wdata, mem_la_wstrb, pcpi_valid, pcpi_insn, pcpi_rs1, pcpi_rs2, pcpi_wr, pcpi_rd, pcpi_wait, pcpi_ready, trace_valid, trace_data);
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:20.3-37.6" *)
  wire [31:0] _0000_;
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:20.3-37.6" *)
  wire [31:0] _0001_;
  wire [31:0] _0002_;
  wire [31:0] _0003_;
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:20.3-37.6" *)
  wire _0004_;
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:20.3-37.6" *)
  wire _0005_;
  wire _0006_;
  wire _0007_;
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:20.3-37.6" *)
  wire _0008_;
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:20.3-37.6" *)
  wire _0009_;
  wire _0010_;
  wire _0011_;
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:20.3-37.6" *)
  wire [31:0] _0012_;
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:20.3-37.6" *)
  wire [31:0] _0013_;
  wire [31:0] _0014_;
  wire [31:0] _0015_;
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:20.3-37.6" *)
  wire [3:0] _0016_;
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:20.3-37.6" *)
  wire [3:0] _0017_;
  wire [3:0] _0018_;
  wire [3:0] _0019_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1340.2-1349.5" *)
  wire [4:0] _0020_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1340.2-1349.5" *)
  wire [31:0] _0021_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1340.2-1349.5" *)
  wire [31:0] _0022_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0023_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [63:0] _0024_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [63:0] _0025_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [7:0] _0026_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire [31:0] _0027_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire [31:0] _0028_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire [4:0] _0029_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire [4:0] _0030_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire [4:0] _0031_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0032_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0033_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0034_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0035_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0036_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0037_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0038_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0039_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0040_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0041_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0042_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0043_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0044_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0045_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0046_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0047_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0048_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0049_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0050_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0051_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0052_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0053_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0054_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0055_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0056_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0057_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0058_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0059_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0060_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0061_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0062_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0063_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0064_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0065_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0066_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0067_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0068_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0069_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0070_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0071_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0072_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0073_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0074_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0075_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0076_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0077_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0078_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0079_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0080_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0081_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0082_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0083_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0084_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0085_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0086_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0087_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0088_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0089_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire _0090_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0091_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0092_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0093_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0094_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0095_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [4:0] _0096_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0097_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0098_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  wire [31:0] _0099_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0100_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0101_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0102_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0103_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  wire _0104_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:430.2-544.5" *)
  wire [31:0] _0105_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  wire [1:0] _0106_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  wire _0107_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  wire [31:0] _0108_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [1:0] _0109_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  wire [3:0] _0110_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  wire [31:0] _0111_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0112_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0113_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0114_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0115_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0116_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0117_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [4:0] _0118_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0119_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0120_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0121_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0122_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1308.2-1337.5" *)
  wire [31:0] _0123_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1308.2-1337.5" *)
  wire _0124_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:401.2-428.5" *)
  wire [31:0] _0125_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0126_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0127_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0128_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0129_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:401.2-428.5" *)
  wire [31:0] _0130_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0131_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0132_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0133_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0134_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0135_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  wire _0136_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1235.50-1235.67" *)
  wire [31:0] _0137_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1316.23-1316.55" *)
  wire [31:0] _0138_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1436.28-1436.43" *)
  wire [63:0] _0139_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1569.21-1569.60" *)
  (* unused_bits = "0 1" *)
  wire [31:0] _0140_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1573.22-1573.37" *)
  wire [63:0] _0141_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1578.22-1578.48" *)
  (* unused_bits = "0 1" *)
  wire [31:0] _0142_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1815.16-1815.36" *)
  wire [31:0] _0143_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1878.18-1878.39" *)
  wire [31:0] _0144_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:382.60-382.97" *)
  wire [29:0] _0145_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1208.53-1208.65" *)
  wire [31:0] _0146_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1276.15-1276.32" *)
  wire [31:0] _0147_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1509.36-1509.78" *)
  wire [31:0] _0148_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:576.18-576.50" *)
  wire [3:0] _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire [7:0] _0216_;
  wire [7:0] _0217_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1851.16-1851.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0218_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1316.33-1316.54" *)
  wire [31:0] _0219_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1569.35-1569.59" *)
  wire [31:0] _0220_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1038.51-1038.79" *)
  wire _0221_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1039.51-1039.79" *)
  wire _0222_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1040.51-1040.79" *)
  wire _0223_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1041.51-1041.79" *)
  wire _0224_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1042.51-1042.79" *)
  wire _0225_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1043.51-1043.79" *)
  wire _0226_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1047.42-1047.70" *)
  wire _0227_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1057.37-1057.65" *)
  wire _0228_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1062.69-1062.101" *)
  wire _0229_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1064.69-1064.101" *)
  wire _0230_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1077.24-1077.54" *)
  wire _0231_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1077.58-1077.102" *)
  wire _0232_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1078.58-1078.102" *)
  wire _0233_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1079.58-1079.102" *)
  wire _0234_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1080.58-1080.102" *)
  wire _0235_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1081.58-1081.102" *)
  wire _0236_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1082.58-1082.102" *)
  wire _0237_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1312.7-1312.35" *)
  wire _0238_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1362.18-1362.47" *)
  wire _0239_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1840.9-1840.20" *)
  wire _0240_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:865.21-865.57" *)
  wire _0241_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:866.21-866.57" *)
  wire _0242_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:867.21-867.57" *)
  wire _0243_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:868.21-868.57" *)
  wire _0244_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:868.61-868.95" *)
  wire _0245_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:872.36-872.72" *)
  wire _0246_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:873.36-873.72" *)
  wire _0247_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:874.36-874.72" *)
  wire _0248_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:875.36-875.72" *)
  wire _0249_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:876.36-876.72" *)
  wire _0250_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1844.37-1844.48" *)
  wire _0251_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.7-1035.49" *)
  wire _0252_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1038.19-1038.79" *)
  wire _0253_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1039.19-1039.79" *)
  wire _0254_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1040.19-1040.79" *)
  wire _0255_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1041.19-1041.79" *)
  wire _0256_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1042.19-1042.79" *)
  wire _0257_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1043.19-1043.79" *)
  wire _0258_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1045.19-1045.70" *)
  wire _0259_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1046.19-1046.70" *)
  wire _0260_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1047.19-1047.70" *)
  wire _0261_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1048.19-1048.70" *)
  wire _0262_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1049.19-1049.70" *)
  wire _0263_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1051.19-1051.62" *)
  wire _0264_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1052.19-1052.62" *)
  wire _0265_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1053.19-1053.62" *)
  wire _0266_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1055.19-1055.65" *)
  wire _0267_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1056.19-1056.65" *)
  wire _0268_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1057.19-1057.65" *)
  wire _0269_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1058.19-1058.65" *)
  wire _0270_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1059.19-1059.65" *)
  wire _0271_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1060.19-1060.65" *)
  wire _0272_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1062.19-1062.65" *)
  wire _0273_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1062.19-1062.101" *)
  wire _0274_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1063.19-1063.65" *)
  wire _0275_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1063.19-1063.101" *)
  wire _0276_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1064.19-1064.101" *)
  wire _0277_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1066.19-1066.65" *)
  wire _0278_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1066.19-1066.101" *)
  wire _0279_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1067.19-1067.101" *)
  wire _0280_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1068.19-1068.65" *)
  wire _0281_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1068.19-1068.101" *)
  wire _0282_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1069.19-1069.65" *)
  wire _0283_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1069.19-1069.101" *)
  wire _0284_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1070.19-1070.65" *)
  wire _0285_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1070.19-1070.101" *)
  wire _0286_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1071.19-1071.65" *)
  wire _0287_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1071.19-1071.101" *)
  wire _0288_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1072.19-1072.65" *)
  wire _0289_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1072.19-1072.101" *)
  wire _0290_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1073.19-1073.101" *)
  wire _0291_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1074.19-1074.65" *)
  wire _0292_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1074.19-1074.101" *)
  wire _0293_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1075.19-1075.65" *)
  wire _0294_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1075.19-1075.101" *)
  wire _0295_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1077.24-1077.102" *)
  wire _0296_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1077.22-1078.123" *)
  wire _0297_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1078.24-1078.102" *)
  wire _0298_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1079.24-1079.102" *)
  wire _0299_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1079.22-1080.123" *)
  wire _0300_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1080.24-1080.102" *)
  wire _0301_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1081.24-1081.102" *)
  wire _0302_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1082.24-1082.102" *)
  wire _0303_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1084.28-1084.81" *)
  wire _0304_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1084.28-1084.103" *)
  wire _0305_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1092.25-1096.5" *)
  wire _0306_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1093.5-1093.69" *)
  wire _0307_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1094.5-1094.69" *)
  wire _0308_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1095.5-1095.69" *)
  wire _0309_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1098.59-1105.5" *)
  wire _0310_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1208.19-1208.50" *)
  wire _0311_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1277.4-1277.47" *)
  wire _0312_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1279.4-1279.74" *)
  wire _0313_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1319.5-1319.37" *)
  wire _0314_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1341.7-1341.30" *)
  wire _0315_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1341.7-1341.44" *)
  wire _0316_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1455.22-1455.46" *)
  wire _0317_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1501.21-1501.52" *)
  wire _0318_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1582.26-1582.54" *)
  wire _0319_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1881.10-1881.38" *)
  wire _0320_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1947.7-1947.71" *)
  wire _0321_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1947.7-1947.93" *)
  wire _0322_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.30-376.52" *)
  wire _0323_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.30-376.102" *)
  wire _0324_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.108-376.134" *)
  wire _0325_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:379.24-379.44" *)
  wire _0326_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:380.35-380.81" *)
  wire _0327_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:380.35-380.134" *)
  wire _0328_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:868.21-868.95" *)
  wire _0329_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.26-1035.49" *)
  wire _0330_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1084.62-1084.81" *)
  wire _0331_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1084.85-1084.103" *)
  wire _0332_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1251.17-1251.24" *)
  wire _0333_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1253.17-1253.25" *)
  wire _0334_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1255.17-1255.25" *)
  wire _0335_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1319.22-1319.37" *)
  wire _0336_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1582.26-1582.37" *)
  wire _0337_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1582.41-1582.54" *)
  wire _0338_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1866.9-1866.25" *)
  wire _0339_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1947.46-1947.71" *)
  wire _0340_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1951.7-1951.14" *)
  wire _0341_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1098.45-1105.5" *)
  wire _0342_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1240.23-1240.46" *)
  wire _0343_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1271.4-1271.27" *)
  wire _0344_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1273.4-1273.25" *)
  wire _0345_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1275.4-1275.27" *)
  wire _0346_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1279.23-1279.46" *)
  wire _0347_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1279.23-1279.59" *)
  wire _0348_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1866.9-1866.37" *)
  wire _0349_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1895.8-1895.29" *)
  wire _0350_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1896.8-1896.29" *)
  wire _0351_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1951.7-1951.26" *)
  wire _0352_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.57-376.85" *)
  wire _0353_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.57-376.101" *)
  wire _0354_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.29-376.135" *)
  wire _0355_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:380.86-380.117" *)
  wire _0356_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:380.86-380.133" *)
  wire _0357_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:566.7-566.22" *)
  wire _0358_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:569.8-569.28" *)
  wire _0359_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:574.8-574.35" *)
  wire _0360_;
  wire [31:0] _0361_;
  wire [31:0] _0362_;
  wire [31:0] _0363_;
  wire [31:0] _0364_;
  wire [31:0] _0365_;
  wire [31:0] _0366_;
  wire [31:0] _0367_;
  wire [31:0] _0368_;
  wire [31:0] _0369_;
  wire [31:0] _0370_;
  wire [31:0] _0371_;
  wire [31:0] _0372_;
  wire [31:0] _0373_;
  wire [31:0] _0374_;
  wire [31:0] _0375_;
  wire [31:0] _0376_;
  wire [31:0] _0377_;
  wire [31:0] _0378_;
  wire [31:0] _0379_;
  wire [31:0] _0380_;
  wire [31:0] _0381_;
  wire [31:0] _0382_;
  wire [31:0] _0383_;
  wire [31:0] _0384_;
  wire [31:0] _0385_;
  wire [31:0] _0386_;
  wire [31:0] _0387_;
  wire [31:0] _0388_;
  wire [31:0] _0389_;
  wire [31:0] _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire [31:0] _0423_;
  wire [31:0] _0424_;
  wire [31:0] _0425_;
  wire [31:0] _0426_;
  wire [31:0] _0427_;
  wire [31:0] _0428_;
  wire [31:0] _0429_;
  wire [31:0] _0430_;
  wire [31:0] _0431_;
  wire [31:0] _0432_;
  wire [31:0] _0433_;
  wire [31:0] _0434_;
  wire [31:0] _0435_;
  wire [31:0] _0436_;
  wire [31:0] _0437_;
  wire [31:0] _0438_;
  wire [31:0] _0439_;
  wire [31:0] _0440_;
  wire [31:0] _0441_;
  wire [31:0] _0442_;
  wire [31:0] _0443_;
  wire [31:0] _0444_;
  wire [31:0] _0445_;
  wire [31:0] _0446_;
  wire [31:0] _0447_;
  wire [31:0] _0448_;
  wire [31:0] _0449_;
  wire [31:0] _0450_;
  wire [31:0] _0451_;
  wire [31:0] _0452_;
  wire [31:0] _0453_;
  wire [31:0] _0454_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1364.31-1364.38" *)
  wire [31:0] _0455_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1274.15-1274.32" *)
  wire [31:0] _0456_;
  wire _0457_;
  wire [31:0] _0458_;
  wire [31:0] _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire [31:0] _0473_;
  wire [31:0] _0474_;
  wire [31:0] _0475_;
  wire [31:0] _0476_;
  wire [31:0] _0477_;
  wire [31:0] _0478_;
  wire [31:0] _0479_;
  wire [4:0] _0480_;
  wire [4:0] _0481_;
  wire [4:0] _0482_;
  wire _0483_;
  wire [4:0] _0484_;
  wire [4:0] _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire [7:0] _0505_;
  wire [7:0] _0506_;
  wire [7:0] _0507_;
  wire [7:0] _0508_;
  wire [7:0] _0509_;
  wire [7:0] _0510_;
  wire _0511_;
  wire [7:0] _0512_;
  wire [7:0] _0513_;
  wire [7:0] _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire [1:0] _0528_;
  wire [1:0] _0529_;
  wire [1:0] _0530_;
  wire [1:0] _0531_;
  wire [1:0] _0532_;
  wire [1:0] _0533_;
  wire [1:0] _0534_;
  wire [31:0] _0535_;
  wire [31:0] _0536_;
  wire [31:0] _0537_;
  wire [31:0] _0538_;
  wire [31:0] _0539_;
  wire [31:0] _0540_;
  wire [31:0] _0541_;
  wire [31:0] _0542_;
  wire [31:0] _0543_;
  wire [31:0] _0544_;
  wire [31:0] _0545_;
  wire [31:0] _0546_;
  wire [29:0] _0547_;
  wire [63:0] _0548_;
  wire [63:0] _0549_;
  wire _0550_;
  wire _0551_;
  wire [31:0] _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire [1:0] _0577_;
  wire [1:0] _0578_;
  wire _0579_;
  wire [1:0] _0580_;
  wire _0581_;
  wire [1:0] _0582_;
  wire [1:0] _0583_;
  wire _0584_;
  wire [1:0] _0585_;
  wire [1:0] _0586_;
  wire [1:0] _0587_;
  wire [3:0] _0588_;
  wire [3:0] _0589_;
  wire [3:0] _0590_;
  wire [31:0] _0591_;
  wire [31:0] _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire [29:0] _0609_;
  wire [29:0] _0610_;
  wire [29:0] _0611_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.108-376.118" *)
  wire _0612_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1364.18-1364.54" *)
  wire _0613_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1092.43-1096.5" *)
  wire _0614_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1098.77-1105.5" *)
  wire _0615_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.42-376.52" *)
  wire _0616_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:858.41-858.123" *)
  wire _0617_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:862.17-862.96" *)
  wire _0618_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:419.20-419.43" *)
  wire [3:0] _0619_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1235.30-1235.47" *)
  wire [31:0] _0620_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1859.16-1859.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0621_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1240.23-1240.67" *)
  wire _0622_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1320.23-1320.58" *)
  wire [31:0] _0623_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1509.20-1509.92" *)
  wire [31:0] _0624_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1651.18-1651.40" *)
  wire [31:0] _0625_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1726.18-1726.81" *)
  wire [31:0] _0626_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:411.20-411.50" *)
  wire [3:0] _0627_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1272.15-1272.32" *)
  wire [31:0] _0628_;
  (* src = "top_with_fifo.v:2.8-2.11" *)
  input clk;
  (* src = "top_with_fifo.v:16.20-16.23" *)
  output [31:0] eoi;
  (* hdlname = "fifo_addr clk" *)
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_addr.clk ;
  (* hdlname = "fifo_addr in" *)
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:6.21-6.23" *)
  wire [31:0] \fifo_addr.in ;
  (* hdlname = "fifo_addr out" *)
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:8.22-8.25" *)
  wire [31:0] \fifo_addr.out ;
  (* hdlname = "fifo_addr r0" *)
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:11.19-11.21" *)
  reg [31:0] \fifo_addr.r0 ;
  (* hdlname = "fifo_addr r1" *)
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:12.19-12.21" *)
  reg [31:0] \fifo_addr.r1 ;
  (* hdlname = "fifo_addr rst" *)
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_addr.rst ;
  (* hdlname = "fifo_addr wr" *)
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_addr.wr ;
  (* hdlname = "fifo_instr clk" *)
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_instr.clk ;
  (* hdlname = "fifo_instr in" *)
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:6.21-6.23" *)
  wire \fifo_instr.in ;
  (* hdlname = "fifo_instr out" *)
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:8.22-8.25" *)
  wire \fifo_instr.out ;
  (* hdlname = "fifo_instr r0" *)
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:11.19-11.21" *)
  reg \fifo_instr.r0 ;
  (* hdlname = "fifo_instr r1" *)
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:12.19-12.21" *)
  reg \fifo_instr.r1 ;
  (* hdlname = "fifo_instr rst" *)
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_instr.rst ;
  (* hdlname = "fifo_instr wr" *)
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_instr.wr ;
  (* hdlname = "fifo_valid clk" *)
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_valid.clk ;
  (* hdlname = "fifo_valid in" *)
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:6.21-6.23" *)
  wire \fifo_valid.in ;
  (* hdlname = "fifo_valid out" *)
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:8.22-8.25" *)
  wire \fifo_valid.out ;
  (* hdlname = "fifo_valid r0" *)
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:11.19-11.21" *)
  reg \fifo_valid.r0 ;
  (* hdlname = "fifo_valid r1" *)
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:12.19-12.21" *)
  reg \fifo_valid.r1 ;
  (* hdlname = "fifo_valid rst" *)
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_valid.rst ;
  (* hdlname = "fifo_valid wr" *)
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_valid.wr ;
  (* hdlname = "fifo_wdata clk" *)
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_wdata.clk ;
  (* hdlname = "fifo_wdata in" *)
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:6.21-6.23" *)
  wire [31:0] \fifo_wdata.in ;
  (* hdlname = "fifo_wdata out" *)
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:8.22-8.25" *)
  wire [31:0] \fifo_wdata.out ;
  (* hdlname = "fifo_wdata r0" *)
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:11.19-11.21" *)
  reg [31:0] \fifo_wdata.r0 ;
  (* hdlname = "fifo_wdata r1" *)
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:12.19-12.21" *)
  reg [31:0] \fifo_wdata.r1 ;
  (* hdlname = "fifo_wdata rst" *)
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_wdata.rst ;
  (* hdlname = "fifo_wdata wr" *)
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_wdata.wr ;
  (* hdlname = "fifo_wstrb clk" *)
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:7.9-7.12" *)
  wire \fifo_wstrb.clk ;
  (* hdlname = "fifo_wstrb in" *)
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:6.21-6.23" *)
  wire [3:0] \fifo_wstrb.in ;
  (* hdlname = "fifo_wstrb out" *)
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:8.22-8.25" *)
  wire [3:0] \fifo_wstrb.out ;
  (* hdlname = "fifo_wstrb r0" *)
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:11.19-11.21" *)
  reg [3:0] \fifo_wstrb.r0 ;
  (* hdlname = "fifo_wstrb r1" *)
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:12.19-12.21" *)
  reg [3:0] \fifo_wstrb.r1 ;
  (* hdlname = "fifo_wstrb rst" *)
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:7.14-7.17" *)
  wire \fifo_wstrb.rst ;
  (* hdlname = "fifo_wstrb wr" *)
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:7.19-7.21" *)
  wire \fifo_wstrb.wr ;
  (* src = "top_with_fifo.v:15.20-15.23" *)
  input [31:0] irq;
  (* src = "top_with_fifo.v:42.15-42.23" *)
  wire [31:0] mem_addr;
  (* src = "top_with_fifo.v:9.20-9.33" *)
  output [31:0] mem_addr_fifo;
  (* src = "top_with_fifo.v:41.8-41.17" *)
  wire mem_instr;
  (* src = "top_with_fifo.v:6.20-6.34" *)
  output mem_instr_fifo;
  (* src = "top_with_fifo.v:22.20-22.31" *)
  output [31:0] mem_la_addr;
  (* src = "top_with_fifo.v:20.20-20.31" *)
  output mem_la_read;
  (* src = "top_with_fifo.v:23.20-23.32" *)
  output [31:0] mem_la_wdata;
  (* src = "top_with_fifo.v:21.20-21.32" *)
  output mem_la_write;
  (* src = "top_with_fifo.v:24.20-24.32" *)
  output [3:0] mem_la_wstrb;
  (* src = "top_with_fifo.v:12.20-12.29" *)
  input [31:0] mem_rdata;
  (* src = "top_with_fifo.v:7.20-7.29" *)
  input mem_ready;
  (* src = "top_with_fifo.v:40.8-40.17" *)
  wire mem_valid;
  (* src = "top_with_fifo.v:5.20-5.34" *)
  output mem_valid_fifo;
  (* src = "top_with_fifo.v:43.15-43.24" *)
  wire [31:0] mem_wdata;
  (* src = "top_with_fifo.v:10.20-10.34" *)
  output [31:0] mem_wdata_fifo;
  (* src = "top_with_fifo.v:44.15-44.24" *)
  wire [3:0] mem_wstrb;
  (* src = "top_with_fifo.v:11.20-11.34" *)
  output [3:0] mem_wstrb_fifo;
  (* src = "top_with_fifo.v:28.20-28.29" *)
  output [31:0] pcpi_insn;
  (* src = "top_with_fifo.v:32.20-32.27" *)
  input [31:0] pcpi_rd;
  (* src = "top_with_fifo.v:34.20-34.30" *)
  input pcpi_ready;
  (* src = "top_with_fifo.v:29.20-29.28" *)
  output [31:0] pcpi_rs1;
  (* src = "top_with_fifo.v:30.20-30.28" *)
  output [31:0] pcpi_rs2;
  (* src = "top_with_fifo.v:27.20-27.30" *)
  output pcpi_valid;
  (* src = "top_with_fifo.v:33.20-33.29" *)
  input pcpi_wait;
  (* src = "top_with_fifo.v:31.20-31.27" *)
  input pcpi_wr;
  (* src = "top_with_fifo.v:2.13-2.19" *)
  input resetn;
  (* src = "top_with_fifo.v:37.20-37.30" *)
  output [35:0] trace_data;
  (* src = "top_with_fifo.v:36.20-36.31" *)
  output trace_valid;
  (* src = "top_with_fifo.v:3.13-3.17" *)
  output trap;
  (* hdlname = "u0 alu_add_sub" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1220.13-1220.24" *)
  wire [31:0] \u0.alu_add_sub ;
  (* hdlname = "u0 alu_eq" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1222.6-1222.12" *)
  wire \u0.alu_eq ;
  (* hdlname = "u0 alu_lts" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1222.23-1222.30" *)
  wire \u0.alu_lts ;
  (* hdlname = "u0 alu_ltu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1222.14-1222.21" *)
  wire \u0.alu_ltu ;
  (* hdlname = "u0 alu_out" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1216.13-1216.20" *)
  wire [31:0] \u0.alu_out ;
  (* hdlname = "u0 alu_out_0" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1217.6-1217.15" *)
  wire \u0.alu_out_0 ;
  (* hdlname = "u0 alu_out_q" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1216.22-1216.31" *)
  reg [31:0] \u0.alu_out_q ;
  (* hdlname = "u0 alu_shl" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1221.13-1221.20" *)
  wire [31:0] \u0.alu_shl ;
  (* hdlname = "u0 alu_shr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1221.22-1221.29" *)
  wire [31:0] \u0.alu_shr ;
  (* hdlname = "u0 clk" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:90.8-90.11" *)
  wire \u0.clk ;
  (* hdlname = "u0 compressed_instr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:661.6-661.22" *)
  reg \u0.compressed_instr ;
  (* hdlname = "u0 count_cycle" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:175.13-175.24" *)
  reg [63:0] \u0.count_cycle ;
  (* hdlname = "u0 count_instr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:175.26-175.37" *)
  reg [63:0] \u0.count_instr ;
  (* hdlname = "u0 cpu_state" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1176.12-1176.21" *)
  reg [7:0] \u0.cpu_state ;
  (* hdlname = "u0 cpuregs[0]" *)
  reg [31:0] \u0.cpuregs[0] ;
  (* hdlname = "u0 cpuregs[10]" *)
  reg [31:0] \u0.cpuregs[10] ;
  (* hdlname = "u0 cpuregs[11]" *)
  reg [31:0] \u0.cpuregs[11] ;
  (* hdlname = "u0 cpuregs[12]" *)
  reg [31:0] \u0.cpuregs[12] ;
  (* hdlname = "u0 cpuregs[13]" *)
  reg [31:0] \u0.cpuregs[13] ;
  (* hdlname = "u0 cpuregs[14]" *)
  reg [31:0] \u0.cpuregs[14] ;
  (* hdlname = "u0 cpuregs[15]" *)
  reg [31:0] \u0.cpuregs[15] ;
  (* hdlname = "u0 cpuregs[16]" *)
  reg [31:0] \u0.cpuregs[16] ;
  (* hdlname = "u0 cpuregs[17]" *)
  reg [31:0] \u0.cpuregs[17] ;
  (* hdlname = "u0 cpuregs[18]" *)
  reg [31:0] \u0.cpuregs[18] ;
  (* hdlname = "u0 cpuregs[19]" *)
  reg [31:0] \u0.cpuregs[19] ;
  (* hdlname = "u0 cpuregs[1]" *)
  reg [31:0] \u0.cpuregs[1] ;
  (* hdlname = "u0 cpuregs[20]" *)
  reg [31:0] \u0.cpuregs[20] ;
  (* hdlname = "u0 cpuregs[21]" *)
  reg [31:0] \u0.cpuregs[21] ;
  (* hdlname = "u0 cpuregs[22]" *)
  reg [31:0] \u0.cpuregs[22] ;
  (* hdlname = "u0 cpuregs[23]" *)
  reg [31:0] \u0.cpuregs[23] ;
  (* hdlname = "u0 cpuregs[24]" *)
  reg [31:0] \u0.cpuregs[24] ;
  (* hdlname = "u0 cpuregs[25]" *)
  reg [31:0] \u0.cpuregs[25] ;
  (* hdlname = "u0 cpuregs[26]" *)
  reg [31:0] \u0.cpuregs[26] ;
  (* hdlname = "u0 cpuregs[27]" *)
  reg [31:0] \u0.cpuregs[27] ;
  (* hdlname = "u0 cpuregs[28]" *)
  reg [31:0] \u0.cpuregs[28] ;
  (* hdlname = "u0 cpuregs[29]" *)
  reg [31:0] \u0.cpuregs[29] ;
  (* hdlname = "u0 cpuregs[2]" *)
  reg [31:0] \u0.cpuregs[2] ;
  (* hdlname = "u0 cpuregs[30]" *)
  reg [31:0] \u0.cpuregs[30] ;
  (* hdlname = "u0 cpuregs[31]" *)
  reg [31:0] \u0.cpuregs[31] ;
  (* hdlname = "u0 cpuregs[3]" *)
  reg [31:0] \u0.cpuregs[3] ;
  (* hdlname = "u0 cpuregs[4]" *)
  reg [31:0] \u0.cpuregs[4] ;
  (* hdlname = "u0 cpuregs[5]" *)
  reg [31:0] \u0.cpuregs[5] ;
  (* hdlname = "u0 cpuregs[6]" *)
  reg [31:0] \u0.cpuregs[6] ;
  (* hdlname = "u0 cpuregs[7]" *)
  reg [31:0] \u0.cpuregs[7] ;
  (* hdlname = "u0 cpuregs[8]" *)
  reg [31:0] \u0.cpuregs[8] ;
  (* hdlname = "u0 cpuregs[9]" *)
  reg [31:0] \u0.cpuregs[9] ;
  (* hdlname = "u0 cpuregs_rs1" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1304.13-1304.24" *)
  wire [31:0] \u0.cpuregs_rs1 ;
  (* hdlname = "u0 cpuregs_rs2" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1305.13-1305.24" *)
  wire [31:0] \u0.cpuregs_rs2 ;
  (* hdlname = "u0 cpuregs_wrdata" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1303.13-1303.27" *)
  wire [31:0] \u0.cpuregs_wrdata ;
  (* hdlname = "u0 cpuregs_write" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1302.6-1302.19" *)
  wire \u0.cpuregs_write ;
  (* hdlname = "u0 dbg_mem_addr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:186.14-186.26" *)
  wire [31:0] \u0.dbg_mem_addr ;
  (* hdlname = "u0 dbg_mem_instr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:184.7-184.20" *)
  wire \u0.dbg_mem_instr ;
  (* hdlname = "u0 dbg_mem_rdata" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:189.14-189.27" *)
  wire [31:0] \u0.dbg_mem_rdata ;
  (* hdlname = "u0 dbg_mem_ready" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:185.7-185.20" *)
  wire \u0.dbg_mem_ready ;
  (* hdlname = "u0 dbg_mem_valid" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:183.7-183.20" *)
  wire \u0.dbg_mem_valid ;
  (* hdlname = "u0 dbg_mem_wdata" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:187.14-187.27" *)
  wire [31:0] \u0.dbg_mem_wdata ;
  (* hdlname = "u0 dbg_mem_wstrb" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:188.14-188.27" *)
  wire [3:0] \u0.dbg_mem_wstrb ;
  (* hdlname = "u0 decoded_imm" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:656.13-656.24" *)
  reg [31:0] \u0.decoded_imm ;
  (* hdlname = "u0 decoded_imm_j" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:656.26-656.39" *)
  reg [31:0] \u0.decoded_imm_j ;
  (* hdlname = "u0 decoded_rd" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:655.26-655.36" *)
  reg [4:0] \u0.decoded_rd ;
  (* hdlname = "u0 decoded_rs" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1306.26-1306.36" *)
  wire [4:0] \u0.decoded_rs ;
  (* hdlname = "u0 decoded_rs1" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:655.38-655.49" *)
  reg [4:0] \u0.decoded_rs1 ;
  (* hdlname = "u0 decoded_rs2" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:655.51-655.62" *)
  reg [4:0] \u0.decoded_rs2 ;
  (* hdlname = "u0 decoder_pseudo_trigger" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:659.6-659.28" *)
  reg \u0.decoder_pseudo_trigger ;
  (* hdlname = "u0 decoder_pseudo_trigger_q" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:660.6-660.30" *)
  reg \u0.decoder_pseudo_trigger_q ;
  (* hdlname = "u0 decoder_trigger" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:657.6-657.21" *)
  reg \u0.decoder_trigger ;
  (* hdlname = "u0 decoder_trigger_q" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:658.6-658.23" *)
  reg \u0.decoder_trigger_q ;
  (* hdlname = "u0 do_waitirq" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1214.6-1214.16" *)
  wire \u0.do_waitirq ;
  (* hdlname = "u0 eoi" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:121.20-121.23" *)
  reg [31:0] \u0.eoi ;
  (* hdlname = "u0 instr_add" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:650.6-650.15" *)
  reg \u0.instr_add ;
  (* hdlname = "u0 instr_addi" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:649.6-649.16" *)
  reg \u0.instr_addi ;
  (* hdlname = "u0 instr_and" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:650.105-650.114" *)
  reg \u0.instr_and ;
  (* hdlname = "u0 instr_andi" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:649.66-649.76" *)
  reg \u0.instr_andi ;
  (* hdlname = "u0 instr_auipc" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:646.17-646.28" *)
  reg \u0.instr_auipc ;
  (* hdlname = "u0 instr_beq" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:647.6-647.15" *)
  reg \u0.instr_beq ;
  (* hdlname = "u0 instr_bge" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:647.39-647.48" *)
  reg \u0.instr_bge ;
  (* hdlname = "u0 instr_bgeu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:647.62-647.72" *)
  reg \u0.instr_bgeu ;
  (* hdlname = "u0 instr_blt" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:647.28-647.37" *)
  reg \u0.instr_blt ;
  (* hdlname = "u0 instr_bltu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:647.50-647.60" *)
  reg \u0.instr_bltu ;
  (* hdlname = "u0 instr_bne" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:647.17-647.26" *)
  reg \u0.instr_bne ;
  (* hdlname = "u0 instr_ecall_ebreak" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:651.68-651.86" *)
  reg \u0.instr_ecall_ebreak ;
  (* hdlname = "u0 instr_jal" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:646.30-646.39" *)
  reg \u0.instr_jal ;
  (* hdlname = "u0 instr_jalr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:646.41-646.51" *)
  reg \u0.instr_jalr ;
  (* hdlname = "u0 instr_lb" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:648.6-648.14" *)
  reg \u0.instr_lb ;
  (* hdlname = "u0 instr_lbu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:648.36-648.45" *)
  reg \u0.instr_lbu ;
  (* hdlname = "u0 instr_lh" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:648.16-648.24" *)
  reg \u0.instr_lh ;
  (* hdlname = "u0 instr_lhu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:648.47-648.56" *)
  reg \u0.instr_lhu ;
  (* hdlname = "u0 instr_lui" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:646.6-646.15" *)
  reg \u0.instr_lui ;
  (* hdlname = "u0 instr_lw" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:648.26-648.34" *)
  reg \u0.instr_lw ;
  (* hdlname = "u0 instr_or" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:650.95-650.103" *)
  reg \u0.instr_or ;
  (* hdlname = "u0 instr_ori" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:649.55-649.64" *)
  reg \u0.instr_ori ;
  (* hdlname = "u0 instr_rdcycle" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:651.6-651.19" *)
  reg \u0.instr_rdcycle ;
  (* hdlname = "u0 instr_rdcycleh" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:651.21-651.35" *)
  reg \u0.instr_rdcycleh ;
  (* hdlname = "u0 instr_rdinstr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:651.37-651.50" *)
  reg \u0.instr_rdinstr ;
  (* hdlname = "u0 instr_rdinstrh" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:651.52-651.66" *)
  reg \u0.instr_rdinstrh ;
  (* hdlname = "u0 instr_retirq" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:652.30-652.42" *)
  reg \u0.instr_retirq ;
  (* hdlname = "u0 instr_sb" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:648.58-648.66" *)
  reg \u0.instr_sb ;
  (* hdlname = "u0 instr_sh" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:648.68-648.76" *)
  reg \u0.instr_sh ;
  (* hdlname = "u0 instr_sll" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:650.28-650.37" *)
  reg \u0.instr_sll ;
  (* hdlname = "u0 instr_slli" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:649.78-649.88" *)
  reg \u0.instr_slli ;
  (* hdlname = "u0 instr_slt" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:650.39-650.48" *)
  reg \u0.instr_slt ;
  (* hdlname = "u0 instr_slti" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:649.18-649.28" *)
  reg \u0.instr_slti ;
  (* hdlname = "u0 instr_sltiu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:649.30-649.41" *)
  reg \u0.instr_sltiu ;
  (* hdlname = "u0 instr_sltu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:650.50-650.60" *)
  reg \u0.instr_sltu ;
  (* hdlname = "u0 instr_sra" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:650.84-650.93" *)
  reg \u0.instr_sra ;
  (* hdlname = "u0 instr_srai" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:649.102-649.112" *)
  reg \u0.instr_srai ;
  (* hdlname = "u0 instr_srl" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:650.73-650.82" *)
  reg \u0.instr_srl ;
  (* hdlname = "u0 instr_srli" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:649.90-649.100" *)
  reg \u0.instr_srli ;
  (* hdlname = "u0 instr_sub" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:650.17-650.26" *)
  reg \u0.instr_sub ;
  (* hdlname = "u0 instr_sw" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:648.78-648.86" *)
  reg \u0.instr_sw ;
  (* hdlname = "u0 instr_trap" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:653.7-653.17" *)
  wire \u0.instr_trap ;
  (* hdlname = "u0 instr_xor" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:650.62-650.71" *)
  reg \u0.instr_xor ;
  (* hdlname = "u0 instr_xori" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:649.43-649.53" *)
  reg \u0.instr_xori ;
  (* hdlname = "u0 irq" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:120.20-120.23" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \u0.irq ;
  (* hdlname = "u0 is_alu_reg_imm" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:674.6-674.20" *)
  reg \u0.is_alu_reg_imm ;
  (* hdlname = "u0 is_alu_reg_reg" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:675.6-675.20" *)
  reg \u0.is_alu_reg_reg ;
  (* hdlname = "u0 is_beq_bne_blt_bge_bltu_bgeu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:672.6-672.34" *)
  reg \u0.is_beq_bne_blt_bge_bltu_bgeu ;
  (* hdlname = "u0 is_compare" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:676.6-676.16" *)
  reg \u0.is_compare ;
  (* hdlname = "u0 is_jalr_addi_slti_sltiu_xori_ori_andi" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:666.6-666.43" *)
  reg \u0.is_jalr_addi_slti_sltiu_xori_ori_andi ;
  (* hdlname = "u0 is_lb_lh_lw_lbu_lhu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:664.6-664.25" *)
  reg \u0.is_lb_lh_lw_lbu_lhu ;
  (* hdlname = "u0 is_lbu_lhu_lw" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:673.6-673.19" *)
  reg \u0.is_lbu_lhu_lw ;
  (* hdlname = "u0 is_lui_auipc_jal" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:663.6-663.22" *)
  reg \u0.is_lui_auipc_jal ;
  (* hdlname = "u0 is_lui_auipc_jal_jalr_addi_add_sub" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:669.6-669.40" *)
  reg \u0.is_lui_auipc_jal_jalr_addi_add_sub ;
  (* hdlname = "u0 is_rdcycle_rdcycleh_rdinstr_rdinstrh" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:686.7-686.43" *)
  wire \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh ;
  (* hdlname = "u0 is_sb_sh_sw" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:667.6-667.17" *)
  reg \u0.is_sb_sh_sw ;
  (* hdlname = "u0 is_slli_srli_srai" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:665.6-665.23" *)
  reg \u0.is_slli_srli_srai ;
  (* hdlname = "u0 is_slti_blt_slt" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:670.6-670.21" *)
  reg \u0.is_slti_blt_slt ;
  (* hdlname = "u0 is_sltiu_bltu_sltu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:671.6-671.24" *)
  reg \u0.is_sltiu_bltu_sltu ;
  (* hdlname = "u0 latched_branch" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1199.6-1199.20" *)
  reg \u0.latched_branch ;
  (* hdlname = "u0 latched_compr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1200.6-1200.19" *)
  reg \u0.latched_compr ;
  (* hdlname = "u0 latched_is_lb" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1204.6-1204.19" *)
  reg \u0.latched_is_lb ;
  (* hdlname = "u0 latched_is_lh" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1203.6-1203.19" *)
  reg \u0.latched_is_lh ;
  (* hdlname = "u0 latched_is_lu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1202.6-1202.19" *)
  reg \u0.latched_is_lu ;
  (* hdlname = "u0 latched_rd" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1205.26-1205.36" *)
  reg [4:0] \u0.latched_rd ;
  (* hdlname = "u0 latched_stalu" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1198.6-1198.19" *)
  reg \u0.latched_stalu ;
  (* hdlname = "u0 latched_store" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1197.6-1197.19" *)
  reg \u0.latched_store ;
  (* hdlname = "u0 mem_addr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:97.20-97.28" *)
  reg [31:0] \u0.mem_addr ;
  (* hdlname = "u0 mem_do_prefetch" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:355.6-355.21" *)
  reg \u0.mem_do_prefetch ;
  (* hdlname = "u0 mem_do_rdata" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:357.6-357.18" *)
  reg \u0.mem_do_rdata ;
  (* hdlname = "u0 mem_do_rinst" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:356.6-356.18" *)
  reg \u0.mem_do_rinst ;
  (* hdlname = "u0 mem_do_wdata" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:358.6-358.18" *)
  reg \u0.mem_do_wdata ;
  (* hdlname = "u0 mem_done" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.7-376.15" *)
  wire \u0.mem_done ;
  (* hdlname = "u0 mem_instr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:94.20-94.29" *)
  reg \u0.mem_instr ;
  (* hdlname = "u0 mem_la_addr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:105.20-105.31" *)
  wire [31:0] \u0.mem_la_addr ;
  (* hdlname = "u0 mem_la_firstword" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:362.7-362.23" *)
  wire \u0.mem_la_firstword ;
  (* hdlname = "u0 mem_la_firstword_xfer" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:363.7-363.28" *)
  wire \u0.mem_la_firstword_xfer ;
  (* hdlname = "u0 mem_la_read" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:103.20-103.31" *)
  wire \u0.mem_la_read ;
  (* hdlname = "u0 mem_la_use_prefetched_high_word" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:372.7-372.38" *)
  wire \u0.mem_la_use_prefetched_high_word ;
  (* hdlname = "u0 mem_la_wdata" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:106.20-106.32" *)
  wire [31:0] \u0.mem_la_wdata ;
  (* hdlname = "u0 mem_la_write" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:104.20-104.32" *)
  wire \u0.mem_la_write ;
  (* hdlname = "u0 mem_la_wstrb" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:107.20-107.32" *)
  wire [3:0] \u0.mem_la_wstrb ;
  (* hdlname = "u0 mem_rdata" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:100.20-100.29" *)
  wire [31:0] \u0.mem_rdata ;
  (* hdlname = "u0 mem_rdata_latched" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:370.14-370.31" *)
  wire [31:0] \u0.mem_rdata_latched ;
  (* hdlname = "u0 mem_rdata_latched_noshuffle" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:369.14-369.41" *)
  wire [31:0] \u0.mem_rdata_latched_noshuffle ;
  (* hdlname = "u0 mem_rdata_q" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:354.13-354.24" *)
  reg [31:0] \u0.mem_rdata_q ;
  (* hdlname = "u0 mem_rdata_word" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:353.13-353.27" *)
  wire [31:0] \u0.mem_rdata_word ;
  (* hdlname = "u0 mem_ready" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:95.20-95.29" *)
  wire \u0.mem_ready ;
  (* hdlname = "u0 mem_state" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:351.12-351.21" *)
  reg [1:0] \u0.mem_state ;
  (* hdlname = "u0 mem_valid" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:93.20-93.29" *)
  reg \u0.mem_valid ;
  (* hdlname = "u0 mem_wdata" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:98.20-98.29" *)
  reg [31:0] \u0.mem_wdata ;
  (* hdlname = "u0 mem_wordsize" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:352.12-352.24" *)
  reg [1:0] \u0.mem_wordsize ;
  (* hdlname = "u0 mem_wstrb" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:99.20-99.29" *)
  reg [3:0] \u0.mem_wstrb ;
  (* hdlname = "u0 mem_xfer" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:360.7-360.15" *)
  wire \u0.mem_xfer ;
  (* hdlname = "u0 next_pc" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:194.14-194.21" *)
  (* unused_bits = "0 1" *)
  wire [31:0] \u0.next_pc ;
  (* hdlname = "u0 pcpi_div_rd" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:263.14-263.25" *)
  wire [31:0] \u0.pcpi_div_rd ;
  (* hdlname = "u0 pcpi_div_ready" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:265.14-265.28" *)
  wire \u0.pcpi_div_ready ;
  (* hdlname = "u0 pcpi_div_wait" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:264.14-264.27" *)
  wire \u0.pcpi_div_wait ;
  (* hdlname = "u0 pcpi_div_wr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:262.14-262.25" *)
  wire \u0.pcpi_div_wr ;
  (* hdlname = "u0 pcpi_insn" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:111.20-111.29" *)
  reg [31:0] \u0.pcpi_insn ;
  (* hdlname = "u0 pcpi_int_ready" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:270.13-270.27" *)
  wire \u0.pcpi_int_ready ;
  (* hdlname = "u0 pcpi_int_wait" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:269.13-269.26" *)
  wire \u0.pcpi_int_wait ;
  (* hdlname = "u0 pcpi_mul_rd" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:258.14-258.25" *)
  wire [31:0] \u0.pcpi_mul_rd ;
  (* hdlname = "u0 pcpi_mul_ready" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:260.14-260.28" *)
  wire \u0.pcpi_mul_ready ;
  (* hdlname = "u0 pcpi_mul_wait" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:259.14-259.27" *)
  wire \u0.pcpi_mul_wait ;
  (* hdlname = "u0 pcpi_mul_wr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:257.14-257.25" *)
  wire \u0.pcpi_mul_wr ;
  (* hdlname = "u0 pcpi_rd" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:115.20-115.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \u0.pcpi_rd ;
  (* hdlname = "u0 pcpi_ready" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:117.20-117.30" *)
  (* unused_bits = "0" *)
  wire \u0.pcpi_ready ;
  (* hdlname = "u0 pcpi_rs1" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:112.20-112.28" *)
  wire [31:0] \u0.pcpi_rs1 ;
  (* hdlname = "u0 pcpi_rs2" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:113.20-113.28" *)
  wire [31:0] \u0.pcpi_rs2 ;
  (* hdlname = "u0 pcpi_valid" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:110.20-110.30" *)
  reg \u0.pcpi_valid ;
  (* hdlname = "u0 pcpi_wait" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:116.20-116.29" *)
  (* unused_bits = "0" *)
  wire \u0.pcpi_wait ;
  (* hdlname = "u0 pcpi_wr" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:114.20-114.27" *)
  (* unused_bits = "0" *)
  wire \u0.pcpi_wr ;
  (* hdlname = "u0 reg_next_pc" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:176.21-176.32" *)
  reg [31:0] \u0.reg_next_pc ;
  (* hdlname = "u0 reg_op1" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:176.34-176.41" *)
  reg [31:0] \u0.reg_op1 ;
  (* hdlname = "u0 reg_op2" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:176.43-176.50" *)
  reg [31:0] \u0.reg_op2 ;
  (* hdlname = "u0 reg_out" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:176.52-176.59" *)
  reg [31:0] \u0.reg_out ;
  (* hdlname = "u0 reg_pc" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:176.13-176.19" *)
  reg [31:0] \u0.reg_pc ;
  (* hdlname = "u0 reg_sh" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:177.12-177.18" *)
  reg [4:0] \u0.reg_sh ;
  (* hdlname = "u0 resetn" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:90.13-90.19" *)
  wire \u0.resetn ;
  (* hdlname = "u0 trace_data" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:159.20-159.30" *)
  wire [35:0] \u0.trace_data ;
  (* hdlname = "u0 trace_valid" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:158.20-158.31" *)
  wire \u0.trace_valid ;
  (* hdlname = "u0 trap" *)
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:91.13-91.17" *)
  reg \u0.trap ;
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_addr.r0  <= _0000_;
  (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_addr.r1  <= _0001_;
  assign _0002_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_addr.r0  : \fifo_addr.r1 ;
  assign _0001_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 32'h00000000 : _0002_;
  assign _0003_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.mem_addr  : \fifo_addr.r0 ;
  assign _0000_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:104.3-110.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 32'h00000000 : _0003_;
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_instr.r0  <= _0004_;
  (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_instr.r1  <= _0005_;
  assign _0006_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_instr.r0  : \fifo_instr.r1 ;
  assign _0005_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 1'h0 : _0006_;
  assign _0007_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.mem_instr  : \fifo_instr.r0 ;
  assign _0004_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:94.3-100.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 1'h0 : _0007_;
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_valid.r0  <= _0008_;
  (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_valid.r1  <= _0009_;
  assign _0010_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_valid.r0  : \fifo_valid.r1 ;
  assign _0009_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 1'h0 : _0010_;
  assign _0011_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.mem_valid  : \fifo_valid.r0 ;
  assign _0008_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:84.3-90.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 1'h0 : _0011_;
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_wdata.r0  <= _0012_;
  (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_wdata.r1  <= _0013_;
  assign _0014_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_wdata.r0  : \fifo_wdata.r1 ;
  assign _0013_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 32'h00000000 : _0014_;
  assign _0015_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.mem_wdata  : \fifo_wdata.r0 ;
  assign _0012_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:114.3-120.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 32'h00000000 : _0015_;
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_wstrb.r0  <= _0016_;
  (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:20.3-37.6" *)
  always @(posedge clk)
    \fifo_wstrb.r1  <= _0017_;
  assign _0018_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \fifo_wstrb.r0  : \fifo_wstrb.r1 ;
  assign _0017_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 4'h0 : _0018_;
  assign _0019_ = \u0.mem_valid  ? (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:29.10-36.9|mem_fifo.v:29.14-29.16" *) \u0.mem_wstrb  : \fifo_wstrb.r0 ;
  assign _0016_ = \fifo_addr.rst  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:124.3-130.4|mem_fifo.v:21.5-36.9|mem_fifo.v:21.8-21.11" *) 4'h0 : _0019_;
  assign _0137_ = \u0.reg_op1  + (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1235.50-1235.67" *) \u0.reg_op2 ;
  assign _0138_ = \u0.reg_pc  + (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1316.23-1316.55" *) _0219_[2:0];
  assign _0139_ = \u0.count_cycle  + (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1436.28-1436.43" *) 1'h1;
  assign _0140_ = _0129_ + (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1569.21-1569.60" *) _0220_[2:0];
  assign _0141_ = \u0.count_instr  + (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1573.22-1573.37" *) 1'h1;
  assign _0142_ = _0129_ + (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1578.22-1578.48" *) \u0.decoded_imm_j ;
  assign _0143_ = \u0.reg_pc  + (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1815.16-1815.36" *) \u0.decoded_imm ;
  assign _0144_ = \u0.reg_op1  + (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1878.18-1878.39" *) \u0.decoded_imm ;
  assign _0145_ = \u0.next_pc [31:2] + (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:382.60-382.97" *) 1'h0;
  assign _0146_ = \u0.reg_out  & (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1208.53-1208.65" *) 32'hfffffffe;
  assign _0147_ = \u0.reg_op1  & (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1276.15-1276.32" *) \u0.reg_op2 ;
  assign _0148_ = _0623_ & (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1509.36-1509.78" *) 32'hfffffffe;
  assign _0149_ = \u0.mem_la_wstrb  & (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:576.18-576.50" *) { \u0.mem_la_write , \u0.mem_la_write , \u0.mem_la_write , \u0.mem_la_write  };
  assign _0206_ = _0020_[0] == 1'h0;
  assign _0207_ = _0020_[1] == 1'h0;
  assign _0208_ = _0020_[2] == 1'h0;
  assign _0209_ = _0020_[3] == 1'h0;
  assign _0210_ = _0020_[4] == 1'h0;
  assign _0211_ = _0020_[0] == 1'h1;
  assign _0212_ = _0020_[1] == 1'h1;
  assign _0213_ = _0020_[2] == 1'h1;
  assign _0214_ = _0020_[3] == 1'h1;
  assign _0215_ = _0020_[4] == 1'h1;
  assign _0158_ = _0206_ & _0207_;
  assign _0159_ = _0209_ & _0210_;
  assign _0160_ = _0208_ & _0159_;
  assign _0161_ = _0158_ & _0160_;
  assign _0162_ = _0211_ & _0207_;
  assign _0163_ = _0162_ & _0160_;
  assign _0164_ = _0206_ & _0212_;
  assign _0165_ = _0164_ & _0160_;
  assign _0166_ = _0211_ & _0212_;
  assign _0167_ = _0166_ & _0160_;
  assign _0168_ = _0213_ & _0159_;
  assign _0169_ = _0158_ & _0168_;
  assign _0170_ = _0162_ & _0168_;
  assign _0171_ = _0164_ & _0168_;
  assign _0172_ = _0166_ & _0168_;
  assign _0173_ = _0214_ & _0210_;
  assign _0174_ = _0208_ & _0173_;
  assign _0175_ = _0158_ & _0174_;
  assign _0176_ = _0162_ & _0174_;
  assign _0177_ = _0164_ & _0174_;
  assign _0178_ = _0166_ & _0174_;
  assign _0179_ = _0213_ & _0173_;
  assign _0180_ = _0158_ & _0179_;
  assign _0181_ = _0162_ & _0179_;
  assign _0182_ = _0164_ & _0179_;
  assign _0183_ = _0166_ & _0179_;
  assign _0184_ = _0209_ & _0215_;
  assign _0185_ = _0208_ & _0184_;
  assign _0186_ = _0158_ & _0185_;
  assign _0187_ = _0162_ & _0185_;
  assign _0188_ = _0164_ & _0185_;
  assign _0189_ = _0166_ & _0185_;
  assign _0190_ = _0213_ & _0184_;
  assign _0191_ = _0158_ & _0190_;
  assign _0192_ = _0162_ & _0190_;
  assign _0193_ = _0164_ & _0190_;
  assign _0194_ = _0166_ & _0190_;
  assign _0195_ = _0214_ & _0215_;
  assign _0196_ = _0208_ & _0195_;
  assign _0197_ = _0158_ & _0196_;
  assign _0198_ = _0162_ & _0196_;
  assign _0199_ = _0164_ & _0196_;
  assign _0200_ = _0166_ & _0196_;
  assign _0201_ = _0213_ & _0195_;
  assign _0202_ = _0158_ & _0201_;
  assign _0203_ = _0162_ & _0201_;
  assign _0204_ = _0164_ & _0201_;
  assign _0205_ = _0166_ & _0201_;
  assign _0150_ = | { _0464_, _0463_, _0462_, _0460_, _0457_, _0239_, _0238_ };
  assign _0151_ = | { _0464_, _0463_, _0462_, _0461_, _0457_, _0239_, _0238_ };
  assign _0152_ = | { _0464_, _0463_, _0462_, _0461_, _0460_, _0239_, _0238_ };
  assign _0153_ = | { _0462_, _0460_ };
  assign _0154_ = | { \u0.is_jalr_addi_slti_sltiu_xori_ori_andi , \u0.is_slli_srli_srai , \u0.is_lui_auipc_jal  };
  assign _0155_ = | { _0314_, \u0.latched_branch  };
  assign _0156_ = | { _0461_, _0460_ };
  assign _0157_ = | { _0584_, _0581_ };
  assign _0221_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1038.51-1038.79" *) \u0.mem_rdata_q [14:12];
  assign _0222_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1039.51-1039.79" *) 1'h1;
  assign _0223_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1040.51-1040.79" *) 3'h4;
  assign _0224_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1041.51-1041.79" *) 3'h5;
  assign _0225_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1042.51-1042.79" *) 3'h6;
  assign _0226_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1043.51-1043.79" *) 3'h7;
  assign _0227_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1047.42-1047.70" *) 2'h2;
  assign _0228_ = \u0.mem_rdata_q [14:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1057.37-1057.65" *) 2'h3;
  assign _0229_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1062.69-1062.101" *) \u0.mem_rdata_q [31:25];
  assign _0230_ = \u0.mem_rdata_q [31:25] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1064.69-1064.101" *) 6'h20;
  assign _0231_ = \u0.mem_rdata_q [6:0] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1077.24-1077.54" *) 7'h73;
  assign _0232_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1077.58-1077.102" *) 20'hc0002;
  assign _0233_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1078.58-1078.102" *) 20'hc0102;
  assign _0234_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1079.58-1079.102" *) 20'hc8002;
  assign _0235_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1080.58-1080.102" *) 20'hc8102;
  assign _0236_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1081.58-1081.102" *) 20'hc0202;
  assign _0237_ = \u0.mem_rdata_q [31:12] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1082.58-1082.102" *) 20'hc8202;
  assign \u0.alu_eq  = \u0.reg_op1  == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1236.13-1236.31" *) \u0.reg_op2 ;
  assign _0238_ = \u0.cpu_state  == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1312.7-1312.35" *) 7'h40;
  assign _0239_ = \u0.cpu_state  == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1362.18-1362.47" *) 5'h10;
  assign _0240_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1840.9-1840.20" *) \u0.reg_sh ;
  assign _0241_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:865.21-865.57" *) 6'h37;
  assign _0242_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:866.21-866.57" *) 5'h17;
  assign _0243_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:867.21-867.57" *) 7'h6f;
  assign _0244_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:868.21-868.57" *) 7'h67;
  assign _0245_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:868.61-868.95" *) \u0.mem_rdata_latched [14:12];
  assign _0246_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:872.36-872.72" *) 7'h63;
  assign _0247_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:873.36-873.72" *) 2'h3;
  assign _0248_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:874.36-874.72" *) 6'h23;
  assign _0249_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:875.36-875.72" *) 5'h13;
  assign _0250_ = \u0.mem_rdata_latched [6:0] == (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:876.36-876.72" *) 6'h33;
  assign _0251_ = \u0.reg_sh  >= (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1844.37-1844.48" *) 3'h4;
  assign _0252_ = \u0.decoder_trigger  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.7-1035.49" *) _0330_;
  assign _0253_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1038.19-1038.79" *) _0221_;
  assign _0254_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1039.19-1039.79" *) _0222_;
  assign _0255_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1040.19-1040.79" *) _0223_;
  assign _0256_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1041.19-1041.79" *) _0224_;
  assign _0257_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1042.19-1042.79" *) _0225_;
  assign _0258_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1043.19-1043.79" *) _0226_;
  assign _0259_ = \u0.is_lb_lh_lw_lbu_lhu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1045.19-1045.70" *) _0221_;
  assign _0260_ = \u0.is_lb_lh_lw_lbu_lhu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1046.19-1046.70" *) _0222_;
  assign _0261_ = \u0.is_lb_lh_lw_lbu_lhu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1047.19-1047.70" *) _0227_;
  assign _0262_ = \u0.is_lb_lh_lw_lbu_lhu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1048.19-1048.70" *) _0223_;
  assign _0263_ = \u0.is_lb_lh_lw_lbu_lhu  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1049.19-1049.70" *) _0224_;
  assign _0264_ = \u0.is_sb_sh_sw  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1051.19-1051.62" *) _0221_;
  assign _0265_ = \u0.is_sb_sh_sw  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1052.19-1052.62" *) _0222_;
  assign _0266_ = \u0.is_sb_sh_sw  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1053.19-1053.62" *) _0227_;
  assign _0267_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1055.19-1055.65" *) _0221_;
  assign _0268_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1056.19-1056.65" *) _0227_;
  assign _0269_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1057.19-1057.65" *) _0228_;
  assign _0270_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1058.19-1058.65" *) _0223_;
  assign _0271_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1059.19-1059.65" *) _0225_;
  assign _0272_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1060.19-1060.65" *) _0226_;
  assign _0273_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1062.19-1062.65" *) _0222_;
  assign _0274_ = _0273_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1062.19-1062.101" *) _0229_;
  assign _0275_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1063.19-1063.65" *) _0224_;
  assign _0276_ = _0275_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1063.19-1063.101" *) _0229_;
  assign _0277_ = _0275_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1064.19-1064.101" *) _0230_;
  assign _0278_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1066.19-1066.65" *) _0221_;
  assign _0279_ = _0278_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1066.19-1066.101" *) _0229_;
  assign _0280_ = _0278_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1067.19-1067.101" *) _0230_;
  assign _0281_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1068.19-1068.65" *) _0222_;
  assign _0282_ = _0281_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1068.19-1068.101" *) _0229_;
  assign _0283_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1069.19-1069.65" *) _0227_;
  assign _0284_ = _0283_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1069.19-1069.101" *) _0229_;
  assign _0285_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1070.19-1070.65" *) _0228_;
  assign _0286_ = _0285_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1070.19-1070.101" *) _0229_;
  assign _0287_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1071.19-1071.65" *) _0223_;
  assign _0288_ = _0287_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1071.19-1071.101" *) _0229_;
  assign _0289_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1072.19-1072.65" *) _0224_;
  assign _0290_ = _0289_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1072.19-1072.101" *) _0229_;
  assign _0291_ = _0289_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1073.19-1073.101" *) _0230_;
  assign _0292_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1074.19-1074.65" *) _0225_;
  assign _0293_ = _0292_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1074.19-1074.101" *) _0229_;
  assign _0294_ = \u0.is_alu_reg_reg  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1075.19-1075.65" *) _0226_;
  assign _0295_ = _0294_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1075.19-1075.101" *) _0229_;
  assign _0296_ = _0231_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1077.24-1077.102" *) _0232_;
  assign _0298_ = _0231_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1078.24-1078.102" *) _0233_;
  assign _0299_ = _0231_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1079.24-1079.102" *) _0234_;
  assign _0301_ = _0231_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1080.24-1080.102" *) _0235_;
  assign _0302_ = _0231_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1081.24-1081.102" *) _0236_;
  assign _0303_ = _0231_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1082.24-1082.102" *) _0237_;
  assign _0304_ = _0231_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1084.28-1084.81" *) _0331_;
  assign _0305_ = _0304_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1084.28-1084.103" *) _0332_;
  assign _0306_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1092.25-1096.5" *) _0614_;
  assign _0307_ = _0222_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1093.5-1093.69" *) _0229_;
  assign _0308_ = _0224_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1094.5-1094.69" *) _0229_;
  assign _0309_ = _0224_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1095.5-1095.69" *) _0230_;
  assign _0310_ = \u0.is_alu_reg_imm  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1098.59-1105.5" *) _0615_;
  assign _0311_ = \u0.latched_store  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1208.19-1208.50" *) \u0.latched_branch ;
  assign _0314_ = \u0.latched_store  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1319.5-1319.37" *) _0336_;
  assign _0315_ = resetn && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1341.7-1341.30" *) \u0.cpuregs_write ;
  assign _0316_ = _0315_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1341.7-1341.44" *) \u0.latched_rd ;
  assign _0317_ = \u0.mem_do_rinst  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1455.22-1455.46" *) \u0.mem_done ;
  assign _0319_ = _0337_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1582.26-1582.54" *) _0338_;
  assign _0320_ = _0339_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1881.10-1881.38" *) \u0.mem_done ;
  assign _0321_ = \u0.decoder_trigger_q  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1947.7-1947.71" *) _0340_;
  assign _0322_ = _0321_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1947.7-1947.93" *) \u0.instr_ecall_ebreak ;
  assign \u0.mem_xfer  = \u0.mem_valid  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:373.21-373.43" *) mem_ready;
  assign _0323_ = \u0.mem_xfer  && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.30-376.52" *) _0616_;
  assign _0324_ = _0323_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.30-376.102" *) _0354_;
  assign _0325_ = _0612_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.108-376.134" *) \u0.mem_do_rinst ;
  assign \u0.mem_done  = resetn && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.18-376.136" *) _0355_;
  assign _0326_ = resetn && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:379.24-379.44" *) _0327_;
  assign \u0.mem_la_write  = _0326_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:379.24-379.60" *) \u0.mem_do_wdata ;
  assign _0328_ = _0327_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:380.35-380.134" *) _0357_;
  assign \u0.mem_la_read  = resetn && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:380.23-381.145" *) _0328_;
  assign _0329_ = _0244_ && (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:868.21-868.95" *) _0245_;
  assign _0330_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.26-1035.49" *) \u0.decoder_pseudo_trigger ;
  assign _0331_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1084.62-1084.81" *) \u0.mem_rdata_q [31:21];
  assign _0332_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1084.85-1084.103" *) \u0.mem_rdata_q [19:7];
  assign _0333_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1251.17-1251.24" *) \u0.alu_eq ;
  assign _0334_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1253.17-1253.25" *) \u0.alu_lts ;
  assign _0335_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1255.17-1255.25" *) \u0.alu_ltu ;
  assign _0336_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1319.22-1319.37" *) \u0.latched_branch ;
  assign _0318_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1501.21-1501.37" *) \u0.decoder_trigger ;
  assign _0337_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1582.26-1582.37" *) \u0.instr_jalr ;
  assign _0338_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1582.41-1582.54" *) \u0.instr_retirq ;
  assign _0339_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1866.9-1866.25" *) \u0.mem_do_prefetch ;
  assign _0340_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1947.46-1947.71" *) \u0.decoder_pseudo_trigger_q ;
  assign _0341_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1951.7-1951.14" *) resetn;
  assign _0327_ = ! (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:379.34-379.44" *) \u0.mem_state ;
  assign _0297_ = _0296_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1077.23-1078.103" *) _0298_;
  assign _0300_ = _0299_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1079.23-1080.103" *) _0301_;
  assign _0342_ = \u0.instr_jalr  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1098.45-1105.5" *) _0310_;
  assign _0343_ = \u0.instr_sra  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1240.23-1240.46" *) \u0.instr_srai ;
  assign _0344_ = \u0.instr_xori  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1271.4-1271.27" *) \u0.instr_xor ;
  assign _0345_ = \u0.instr_ori  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1273.4-1273.25" *) \u0.instr_or ;
  assign _0346_ = \u0.instr_andi  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1275.4-1275.27" *) \u0.instr_and ;
  assign _0312_ = \u0.instr_sll  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1277.23-1277.46" *) \u0.instr_slli ;
  assign _0347_ = \u0.instr_srl  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1279.23-1279.46" *) \u0.instr_srli ;
  assign _0348_ = _0347_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1279.23-1279.59" *) \u0.instr_sra ;
  assign _0313_ = _0348_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1279.23-1279.73" *) \u0.instr_srai ;
  assign _0349_ = _0339_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1866.9-1866.37" *) \u0.mem_done ;
  assign _0350_ = \u0.instr_lb  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1895.8-1895.29" *) \u0.instr_lbu ;
  assign _0351_ = \u0.instr_lh  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1896.8-1896.29" *) \u0.instr_lhu ;
  assign _0352_ = _0341_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1951.7-1951.26" *) \u0.mem_done ;
  assign _0353_ = \u0.mem_do_rinst  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.57-376.85" *) \u0.mem_do_rdata ;
  assign _0354_ = _0353_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.57-376.101" *) \u0.mem_do_wdata ;
  assign _0355_ = _0324_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.29-376.135" *) _0325_;
  assign _0356_ = \u0.mem_do_rinst  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:380.86-380.117" *) \u0.mem_do_prefetch ;
  assign _0357_ = _0356_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:380.86-380.133" *) \u0.mem_do_rdata ;
  assign _0358_ = _0341_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:566.7-566.22" *) \u0.trap ;
  assign _0359_ = _0341_ || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:569.8-569.28" *) mem_ready;
  assign _0360_ = \u0.mem_la_read  || (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:574.8-574.35" *) \u0.mem_la_write ;
  assign \u0.alu_lts  = $signed(\u0.reg_op1 ) < (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1237.14-1237.49" *) $signed(\u0.reg_op2 );
  assign \u0.alu_ltu  = \u0.reg_op1  < (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1238.14-1238.31" *) \u0.reg_op2 ;
  assign _0455_ = \u0.decoded_rs [4] ? _0362_ : _0361_;
  assign _0361_ = \u0.decoded_rs [3] ? _0364_ : _0363_;
  assign _0362_ = \u0.decoded_rs [3] ? _0366_ : _0365_;
  assign _0363_ = \u0.decoded_rs [2] ? _0368_ : _0367_;
  assign _0364_ = \u0.decoded_rs [2] ? _0370_ : _0369_;
  assign _0365_ = \u0.decoded_rs [2] ? _0372_ : _0371_;
  assign _0366_ = \u0.decoded_rs [2] ? _0374_ : _0373_;
  assign _0367_ = \u0.decoded_rs [1] ? _0376_ : _0375_;
  assign _0368_ = \u0.decoded_rs [1] ? _0378_ : _0377_;
  assign _0369_ = \u0.decoded_rs [1] ? _0380_ : _0379_;
  assign _0370_ = \u0.decoded_rs [1] ? _0382_ : _0381_;
  assign _0371_ = \u0.decoded_rs [1] ? _0384_ : _0383_;
  assign _0372_ = \u0.decoded_rs [1] ? _0386_ : _0385_;
  assign _0373_ = \u0.decoded_rs [1] ? _0388_ : _0387_;
  assign _0374_ = \u0.decoded_rs [1] ? _0390_ : _0389_;
  assign _0375_ = \u0.decoded_rs [0] ? \u0.cpuregs[1]  : \u0.cpuregs[0] ;
  assign _0385_ = \u0.decoded_rs [0] ? \u0.cpuregs[21]  : \u0.cpuregs[20] ;
  assign _0386_ = \u0.decoded_rs [0] ? \u0.cpuregs[23]  : \u0.cpuregs[22] ;
  assign _0387_ = \u0.decoded_rs [0] ? \u0.cpuregs[25]  : \u0.cpuregs[24] ;
  assign _0388_ = \u0.decoded_rs [0] ? \u0.cpuregs[27]  : \u0.cpuregs[26] ;
  assign _0389_ = \u0.decoded_rs [0] ? \u0.cpuregs[29]  : \u0.cpuregs[28] ;
  assign _0390_ = \u0.decoded_rs [0] ? \u0.cpuregs[31]  : \u0.cpuregs[30] ;
  assign _0376_ = \u0.decoded_rs [0] ? \u0.cpuregs[3]  : \u0.cpuregs[2] ;
  assign _0377_ = \u0.decoded_rs [0] ? \u0.cpuregs[5]  : \u0.cpuregs[4] ;
  assign _0378_ = \u0.decoded_rs [0] ? \u0.cpuregs[7]  : \u0.cpuregs[6] ;
  assign _0379_ = \u0.decoded_rs [0] ? \u0.cpuregs[9]  : \u0.cpuregs[8] ;
  assign _0380_ = \u0.decoded_rs [0] ? \u0.cpuregs[11]  : \u0.cpuregs[10] ;
  assign _0381_ = \u0.decoded_rs [0] ? \u0.cpuregs[13]  : \u0.cpuregs[12] ;
  assign _0382_ = \u0.decoded_rs [0] ? \u0.cpuregs[15]  : \u0.cpuregs[14] ;
  assign _0383_ = \u0.decoded_rs [0] ? \u0.cpuregs[17]  : \u0.cpuregs[16] ;
  assign _0384_ = \u0.decoded_rs [0] ? \u0.cpuregs[19]  : \u0.cpuregs[18] ;
  assign _0391_ = _0161_ & _0022_[31];
  assign _0392_ = _0177_ & _0022_[31];
  assign _0393_ = _0178_ & _0022_[31];
  assign _0394_ = _0180_ & _0022_[31];
  assign _0395_ = _0181_ & _0022_[31];
  assign _0396_ = _0182_ & _0022_[31];
  assign _0397_ = _0183_ & _0022_[31];
  assign _0398_ = _0186_ & _0022_[31];
  assign _0399_ = _0187_ & _0022_[31];
  assign _0400_ = _0188_ & _0022_[31];
  assign _0401_ = _0189_ & _0022_[31];
  assign _0402_ = _0163_ & _0022_[31];
  assign _0403_ = _0191_ & _0022_[31];
  assign _0404_ = _0192_ & _0022_[31];
  assign _0405_ = _0193_ & _0022_[31];
  assign _0406_ = _0194_ & _0022_[31];
  assign _0407_ = _0197_ & _0022_[31];
  assign _0408_ = _0198_ & _0022_[31];
  assign _0409_ = _0199_ & _0022_[31];
  assign _0410_ = _0200_ & _0022_[31];
  assign _0411_ = _0202_ & _0022_[31];
  assign _0412_ = _0203_ & _0022_[31];
  assign _0413_ = _0165_ & _0022_[31];
  assign _0414_ = _0204_ & _0022_[31];
  assign _0415_ = _0205_ & _0022_[31];
  assign _0416_ = _0167_ & _0022_[31];
  assign _0417_ = _0169_ & _0022_[31];
  assign _0418_ = _0170_ & _0022_[31];
  assign _0419_ = _0171_ & _0022_[31];
  assign _0420_ = _0172_ & _0022_[31];
  assign _0421_ = _0175_ & _0022_[31];
  assign _0422_ = _0176_ & _0022_[31];
  assign _0423_ = _0391_ ? _0021_ : \u0.cpuregs[0] ;
  assign _0424_ = _0392_ ? _0021_ : \u0.cpuregs[10] ;
  assign _0425_ = _0393_ ? _0021_ : \u0.cpuregs[11] ;
  assign _0426_ = _0394_ ? _0021_ : \u0.cpuregs[12] ;
  assign _0427_ = _0395_ ? _0021_ : \u0.cpuregs[13] ;
  assign _0428_ = _0396_ ? _0021_ : \u0.cpuregs[14] ;
  assign _0429_ = _0397_ ? _0021_ : \u0.cpuregs[15] ;
  assign _0430_ = _0398_ ? _0021_ : \u0.cpuregs[16] ;
  assign _0431_ = _0399_ ? _0021_ : \u0.cpuregs[17] ;
  assign _0432_ = _0400_ ? _0021_ : \u0.cpuregs[18] ;
  assign _0433_ = _0401_ ? _0021_ : \u0.cpuregs[19] ;
  assign _0434_ = _0402_ ? _0021_ : \u0.cpuregs[1] ;
  assign _0435_ = _0403_ ? _0021_ : \u0.cpuregs[20] ;
  assign _0436_ = _0404_ ? _0021_ : \u0.cpuregs[21] ;
  assign _0437_ = _0405_ ? _0021_ : \u0.cpuregs[22] ;
  assign _0438_ = _0406_ ? _0021_ : \u0.cpuregs[23] ;
  assign _0439_ = _0407_ ? _0021_ : \u0.cpuregs[24] ;
  assign _0440_ = _0408_ ? _0021_ : \u0.cpuregs[25] ;
  assign _0441_ = _0409_ ? _0021_ : \u0.cpuregs[26] ;
  assign _0442_ = _0410_ ? _0021_ : \u0.cpuregs[27] ;
  assign _0443_ = _0411_ ? _0021_ : \u0.cpuregs[28] ;
  assign _0444_ = _0412_ ? _0021_ : \u0.cpuregs[29] ;
  assign _0445_ = _0413_ ? _0021_ : \u0.cpuregs[2] ;
  assign _0446_ = _0414_ ? _0021_ : \u0.cpuregs[30] ;
  assign _0447_ = _0415_ ? _0021_ : \u0.cpuregs[31] ;
  assign _0448_ = _0416_ ? _0021_ : \u0.cpuregs[3] ;
  assign _0449_ = _0417_ ? _0021_ : \u0.cpuregs[4] ;
  assign _0450_ = _0418_ ? _0021_ : \u0.cpuregs[5] ;
  assign _0451_ = _0419_ ? _0021_ : \u0.cpuregs[6] ;
  assign _0452_ = _0420_ ? _0021_ : \u0.cpuregs[7] ;
  assign _0453_ = _0421_ ? _0021_ : \u0.cpuregs[8] ;
  assign _0454_ = _0422_ ? _0021_ : \u0.cpuregs[9] ;
  always @(posedge clk)
    \u0.cpuregs[0]  <= _0423_;
  always @(posedge clk)
    \u0.cpuregs[10]  <= _0424_;
  always @(posedge clk)
    \u0.cpuregs[11]  <= _0425_;
  always @(posedge clk)
    \u0.cpuregs[12]  <= _0426_;
  always @(posedge clk)
    \u0.cpuregs[13]  <= _0427_;
  always @(posedge clk)
    \u0.cpuregs[14]  <= _0428_;
  always @(posedge clk)
    \u0.cpuregs[15]  <= _0429_;
  always @(posedge clk)
    \u0.cpuregs[16]  <= _0430_;
  always @(posedge clk)
    \u0.cpuregs[17]  <= _0431_;
  always @(posedge clk)
    \u0.cpuregs[18]  <= _0432_;
  always @(posedge clk)
    \u0.cpuregs[19]  <= _0433_;
  always @(posedge clk)
    \u0.cpuregs[1]  <= _0434_;
  always @(posedge clk)
    \u0.cpuregs[20]  <= _0435_;
  always @(posedge clk)
    \u0.cpuregs[21]  <= _0436_;
  always @(posedge clk)
    \u0.cpuregs[22]  <= _0437_;
  always @(posedge clk)
    \u0.cpuregs[23]  <= _0438_;
  always @(posedge clk)
    \u0.cpuregs[24]  <= _0439_;
  always @(posedge clk)
    \u0.cpuregs[25]  <= _0440_;
  always @(posedge clk)
    \u0.cpuregs[26]  <= _0441_;
  always @(posedge clk)
    \u0.cpuregs[27]  <= _0442_;
  always @(posedge clk)
    \u0.cpuregs[28]  <= _0443_;
  always @(posedge clk)
    \u0.cpuregs[29]  <= _0444_;
  always @(posedge clk)
    \u0.cpuregs[2]  <= _0445_;
  always @(posedge clk)
    \u0.cpuregs[30]  <= _0446_;
  always @(posedge clk)
    \u0.cpuregs[31]  <= _0447_;
  always @(posedge clk)
    \u0.cpuregs[3]  <= _0448_;
  always @(posedge clk)
    \u0.cpuregs[4]  <= _0449_;
  always @(posedge clk)
    \u0.cpuregs[5]  <= _0450_;
  always @(posedge clk)
    \u0.cpuregs[6]  <= _0451_;
  always @(posedge clk)
    \u0.cpuregs[7]  <= _0452_;
  always @(posedge clk)
    \u0.cpuregs[8]  <= _0453_;
  always @(posedge clk)
    \u0.cpuregs[9]  <= _0454_;
  assign _0456_ = \u0.reg_op1  | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1274.15-1274.32" *) \u0.reg_op2 ;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.trap  <= _0122_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.pcpi_valid  <= _0112_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.eoi  <= _0034_;
  reg \u0.trace_data_reg[0] ;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.trace_data_reg[0]  <= 1'hx;
  assign \u0.trace_data [0] = \u0.trace_data_reg[0] ;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.count_cycle  <= _0024_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.count_instr  <= _0025_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.reg_pc  <= { _0117_[31:2], 2'h0 };
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.reg_next_pc  <= { _0113_[31:2], 2'h0 };
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.reg_op1  <= _0114_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.reg_op2  <= _0115_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.reg_out  <= _0116_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.reg_sh  <= _0118_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.mem_wordsize  <= _0109_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.mem_do_prefetch  <= _0100_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.mem_do_rinst  <= _0102_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.mem_do_rdata  <= _0101_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.mem_do_wdata  <= _0103_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.decoder_trigger  <= _0033_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.decoder_trigger_q  <= \u0.decoder_trigger ;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.decoder_pseudo_trigger  <= _0032_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.decoder_pseudo_trigger_q  <= \u0.decoder_pseudo_trigger ;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.cpu_state  <= _0026_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.latched_store  <= _0098_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.latched_stalu  <= _0097_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.latched_branch  <= _0091_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.latched_compr  <= _0092_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.latched_is_lu  <= _0095_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.latched_is_lh  <= _0094_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.latched_is_lb  <= _0093_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.latched_rd  <= _0096_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \u0.alu_out_q  <= \u0.alu_out ;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.pcpi_insn  <= _0111_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_lui  <= _0053_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_auipc  <= _0039_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_jal  <= _0047_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_jalr  <= _0048_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_beq  <= _0040_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_bne  <= _0045_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_blt  <= _0043_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_bge  <= _0041_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_bltu  <= _0044_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_bgeu  <= _0042_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_lb  <= _0049_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_lh  <= _0051_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_lw  <= _0054_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_lbu  <= _0050_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_lhu  <= _0052_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_sb  <= _0062_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_sh  <= _0063_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_sw  <= _0075_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_addi  <= _0036_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_slti  <= _0067_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_sltiu  <= _0068_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_xori  <= _0077_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_ori  <= _0056_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_andi  <= _0038_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_slli  <= _0065_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_srli  <= _0073_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_srai  <= _0071_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_add  <= _0035_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_sub  <= _0074_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_sll  <= _0064_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_slt  <= _0066_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_sltu  <= _0069_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_xor  <= _0076_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_srl  <= _0072_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_sra  <= _0070_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_or  <= _0055_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_and  <= _0037_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_rdcycle  <= _0057_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_rdcycleh  <= _0058_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_rdinstr  <= _0059_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_rdinstrh  <= _0060_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_ecall_ebreak  <= _0046_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.instr_retirq  <= _0061_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.decoded_rd  <= _0029_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.decoded_rs1  <= _0030_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.decoded_rs2  <= _0031_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.decoded_imm  <= _0027_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.decoded_imm_j  <= _0028_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.compressed_instr  <= _0023_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_lui_auipc_jal  <= _0085_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_lb_lh_lw_lbu_lhu  <= _0083_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_slli_srli_srai  <= _0088_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_jalr_addi_slti_sltiu_xori_ori_andi  <= _0082_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_sb_sh_sw  <= _0087_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_lui_auipc_jal_jalr_addi_add_sub  <= _0086_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_slti_blt_slt  <= _0089_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_sltiu_bltu_sltu  <= _0090_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_beq_bne_blt_bge_bltu_bgeu  <= _0080_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_lbu_lhu_lw  <= _0084_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_alu_reg_imm  <= _0078_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_alu_reg_reg  <= _0079_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    \u0.is_compare  <= _0081_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    \u0.mem_valid  <= _0107_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    \u0.mem_instr  <= _0104_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    \u0.mem_addr  <= _0099_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    \u0.mem_wdata  <= _0108_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    \u0.mem_wstrb  <= _0110_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    \u0.mem_state  <= _0106_;
  (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:430.2-544.5" *)
  always @(posedge clk)
    \u0.mem_rdata_q  <= _0105_;
  assign _0136_ = \u0.alu_out_0  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1826.6-1829.9|../../picorv32.v:1826.10-1826.53" *) 1'h1 : 1'h0;
  assign _0457_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) 4'h8;
  assign _0458_ = \u0.latched_branch  ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1507.5-1524.12|../../picorv32.v:0.0-0.0" *) _0624_ : \u0.reg_next_pc ;
  assign _0459_ = _0238_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) _0458_ : 32'hxxxxxxxx;
  assign _0129_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0459_ : 32'hxxxxxxxx;
  function [0:0] _1119_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1119_ = b[0:0];
      2'b1?:
        _1119_ = b[1:1];
      default:
        _1119_ = a;
    endcase
  endfunction
  assign _0128_ = _1119_(1'hx, { _0133_, 1'h0 }, { _0461_, _0150_ });
  assign _0460_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) 1'h1;
  assign _0461_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) 2'h2;
  assign _0462_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) 3'h4;
  assign _0463_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) 6'h20;
  assign _0464_ = \u0.cpu_state  == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) 8'h80;
  function [0:0] _1125_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1125_ = b[0:0];
      2'b1?:
        _1125_ = b[1:1];
      default:
        _1125_ = a;
    endcase
  endfunction
  assign _0126_ = _1125_(1'hx, { 1'h0, _0131_ }, { _0151_, _0460_ });
  function [0:0] _1126_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1126_ = b[0:0];
      2'b1?:
        _1126_ = b[1:1];
      default:
        _1126_ = a;
    endcase
  endfunction
  assign _0127_ = _1126_(1'hx, { _0132_, 1'h0 }, { _0457_, _0152_ });
  assign _0121_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0128_ : 1'h0;
  assign _0119_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0126_ : 1'h0;
  assign _0120_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0127_ : 1'h0;
  assign _0465_ = _0320_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1909.6-1919.9|../../picorv32.v:1909.10-1909.38" *) 1'h1 : 1'h0;
  assign _0466_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1891.5-1920.8|../../picorv32.v:1891.9-1891.37" *) _0465_ : 1'h0;
  assign _0467_ = _0156_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) _0466_ : 1'h0;
  assign _0032_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0467_ : 1'h0;
  assign _0468_ = _0320_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1909.6-1919.9|../../picorv32.v:1909.10-1909.38" *) 1'h1 : _0317_;
  assign _0469_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1891.5-1920.8|../../picorv32.v:1891.9-1891.37" *) _0468_ : _0317_;
  function [0:0] _1136_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1136_ = b[0:0];
      2'b1?:
        _1136_ = b[1:1];
      default:
        _1136_ = a;
    endcase
  endfunction
  assign _0470_ = _1136_(_0317_, { _0472_, _0469_ }, { _0457_, _0156_ });
  assign _0471_ = \u0.alu_out_0  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1826.6-1829.9|../../picorv32.v:1826.10-1826.53" *) 1'h0 : _0317_;
  assign _0472_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1820.5-1835.8|../../picorv32.v:1820.9-1820.37" *) _0471_ : _0317_;
  assign _0033_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0470_ : _0317_;
  function [31:0] _1140_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1911.7-1915.14|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1140_ = b[31:0];
      3'b?1?:
        _1140_ = b[63:32];
      3'b1??:
        _1140_ = b[95:64];
      default:
        _1140_ = a;
    endcase
  endfunction
  assign _0473_ = _1140_(32'hxxxxxxxx, { \u0.mem_rdata_word , \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15], \u0.mem_rdata_word [15:0], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7], \u0.mem_rdata_word [7:0] }, { \u0.latched_is_lu , \u0.latched_is_lh , \u0.latched_is_lb  });
  assign _0474_ = _0320_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1909.6-1919.9|../../picorv32.v:1909.10-1909.38" *) _0473_ : 32'hxxxxxxxx;
  assign _0475_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1891.5-1920.8|../../picorv32.v:1891.9-1891.37" *) _0474_ : 32'hxxxxxxxx;
  function [31:0] _1143_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1143_ = b[31:0];
      4'b??1?:
        _1143_ = b[63:32];
      4'b?1??:
        _1143_ = b[95:64];
      4'b1???:
        _1143_ = b[127:96];
      default:
        _1143_ = a;
    endcase
  endfunction
  assign _0476_ = _1143_(32'hxxxxxxxx, { _0478_, _0143_, _0477_, _0475_ }, { _0463_, _0457_, _0462_, _0460_ });
  assign _0477_ = _0240_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1840.5-1860.8|../../picorv32.v:1840.9-1840.20" *) \u0.reg_op1  : 32'hxxxxxxxx;
  assign _0478_ = \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh  ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1593.5-1765.12|../../picorv32.v:0.0-0.0" *) _0479_ : 32'hxxxxxxxx;
  function [31:0] _1146_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1637.7-1646.14|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1146_ = b[31:0];
      4'b??1?:
        _1146_ = b[63:32];
      4'b?1??:
        _1146_ = b[95:64];
      4'b1???:
        _1146_ = b[127:96];
      default:
        _1146_ = a;
    endcase
  endfunction
  assign _0479_ = _1146_(32'hxxxxxxxx, { \u0.count_cycle [31:0], \u0.count_cycle [63:32], \u0.count_instr [31:0], \u0.count_instr [63:32] }, { \u0.instr_rdcycle , \u0.instr_rdcycleh , \u0.instr_rdinstr , \u0.instr_rdinstrh  });
  assign _0116_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0476_ : 32'hxxxxxxxx;
  assign _0480_ = _0251_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1844.14-1860.8|../../picorv32.v:1844.18-1844.48" *) _0218_[4:0] : _0621_[4:0];
  assign _0481_ = _0240_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1840.5-1860.8|../../picorv32.v:1840.9-1840.20" *) 5'hxx : _0480_;
  function [4:0] _1150_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1150_ = b[4:0];
      2'b1?:
        _1150_ = b[9:5];
      default:
        _1150_ = a;
    endcase
  endfunction
  assign _0482_ = _1150_(5'hxx, { \u0.cpuregs_rs1 [4:0], _0481_ }, { _0239_, _0462_ });
  assign _0118_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0482_ : 5'hxx;
  assign _0483_ = _0464_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) 1'h1 : 1'h0;
  assign _0122_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0483_ : 1'h0;
  assign _0484_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1820.5-1835.8|../../picorv32.v:1820.9-1820.37" *) 5'h00 : \u0.latched_rd ;
  function [4:0] _1155_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1155_ = b[4:0];
      2'b1?:
        _1155_ = b[9:5];
      default:
        _1155_ = a;
    endcase
  endfunction
  assign _0485_ = _1155_(\u0.latched_rd , { \u0.decoded_rd , _0484_ }, { _0238_, _0457_ });
  assign _0096_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0485_ : \u0.latched_rd ;
  assign _0486_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1892.6-1908.9|../../picorv32.v:1892.10-1892.23" *) \u0.latched_is_lb  : \u0.instr_lb ;
  assign _0487_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1891.5-1920.8|../../picorv32.v:1891.9-1891.37" *) _0486_ : \u0.latched_is_lb ;
  function [0:0] _1159_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1159_ = b[0:0];
      2'b1?:
        _1159_ = b[1:1];
      default:
        _1159_ = a;
    endcase
  endfunction
  assign _0488_ = _1159_(\u0.latched_is_lb , { 1'h0, _0487_ }, { _0238_, _0460_ });
  assign _0093_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0488_ : 1'h0;
  assign _0489_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1892.6-1908.9|../../picorv32.v:1892.10-1892.23" *) \u0.latched_is_lh  : \u0.instr_lh ;
  assign _0490_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1891.5-1920.8|../../picorv32.v:1891.9-1891.37" *) _0489_ : \u0.latched_is_lh ;
  function [0:0] _1163_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1163_ = b[0:0];
      2'b1?:
        _1163_ = b[1:1];
      default:
        _1163_ = a;
    endcase
  endfunction
  assign _0491_ = _1163_(\u0.latched_is_lh , { 1'h0, _0490_ }, { _0238_, _0460_ });
  assign _0094_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0491_ : 1'h0;
  assign _0492_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1892.6-1908.9|../../picorv32.v:1892.10-1892.23" *) \u0.latched_is_lu  : \u0.is_lbu_lhu_lw ;
  assign _0493_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1891.5-1920.8|../../picorv32.v:1891.9-1891.37" *) _0492_ : \u0.latched_is_lu ;
  function [0:0] _1167_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1167_ = b[0:0];
      2'b1?:
        _1167_ = b[1:1];
      default:
        _1167_ = a;
    endcase
  endfunction
  assign _0494_ = _1167_(\u0.latched_is_lu , { 1'h0, _0493_ }, { _0238_, _0460_ });
  assign _0095_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0494_ : 1'h0;
  assign _0495_ = _0238_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) \u0.compressed_instr  : \u0.latched_compr ;
  assign _0092_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0495_ : \u0.latched_compr ;
  assign _0496_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1820.5-1835.8|../../picorv32.v:1820.9-1820.37" *) \u0.alu_out_0  : \u0.instr_jalr ;
  function [0:0] _1172_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1172_ = b[0:0];
      2'b1?:
        _1172_ = b[1:1];
      default:
        _1172_ = a;
    endcase
  endfunction
  assign _0497_ = _1172_(\u0.latched_branch , { _0499_, _0496_ }, { _0238_, _0457_ });
  assign _0498_ = \u0.instr_jal  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1576.6-1584.9|../../picorv32.v:1576.10-1576.19" *) 1'h1 : 1'h0;
  assign _0499_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1566.5-1585.8|../../picorv32.v:1566.9-1566.24" *) _0498_ : 1'h0;
  assign _0091_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0497_ : 1'h0;
  assign _0500_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1820.5-1835.8|../../picorv32.v:1820.9-1820.37" *) \u0.latched_stalu  : 1'h1;
  function [0:0] _1177_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1177_ = b[0:0];
      2'b1?:
        _1177_ = b[1:1];
      default:
        _1177_ = a;
    endcase
  endfunction
  assign _0501_ = _1177_(\u0.latched_stalu , { 1'h0, _0500_ }, { _0238_, _0457_ });
  assign _0097_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0501_ : 1'h0;
  function [0:0] _1179_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1179_ = b[0:0];
      4'b??1?:
        _1179_ = b[1:1];
      4'b?1??:
        _1179_ = b[2:2];
      4'b1???:
        _1179_ = b[3:3];
      default:
        _1179_ = a;
    endcase
  endfunction
  assign _0502_ = _1179_(\u0.latched_store , { 1'h0, _0504_, _0503_, 1'h1 }, { _0238_, _0463_, _0457_, _0153_ });
  assign _0503_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1820.5-1835.8|../../picorv32.v:1820.9-1820.37" *) \u0.alu_out_0  : 1'h1;
  assign _0504_ = \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh  ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1593.5-1765.12|../../picorv32.v:0.0-0.0" *) 1'h1 : \u0.latched_store ;
  assign _0098_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0502_ : 1'h0;
  assign _0505_ = _0320_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1909.6-1919.9|../../picorv32.v:1909.10-1909.38" *) 8'h40 : \u0.cpu_state ;
  assign _0506_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1891.5-1920.8|../../picorv32.v:1891.9-1891.37" *) _0505_ : \u0.cpu_state ;
  function [7:0] _1185_;
    input [7:0] a;
    input [47:0] b;
    input [5:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _1185_ = b[7:0];
      6'b????1?:
        _1185_ = b[15:8];
      6'b???1??:
        _1185_ = b[23:16];
      6'b??1???:
        _1185_ = b[31:24];
      6'b?1????:
        _1185_ = b[39:32];
      6'b1?????:
        _1185_ = b[47:40];
      default:
        _1185_ = a;
    endcase
  endfunction
  assign _0507_ = _1185_(\u0.cpu_state , { _0513_, 1'h0, _0217_[6:0], 4'h0, _0216_[3:0], _0510_, _0508_, _0506_ }, { _0238_, _0463_, _0239_, _0457_, _0462_, _0156_ });
  assign _0508_ = _0240_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1840.5-1860.8|../../picorv32.v:1840.9-1840.20" *) 8'h40 : \u0.cpu_state ;
  assign _0509_ = \u0.mem_done  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1824.6-1825.36|../../picorv32.v:1824.10-1824.18" *) 8'h40 : \u0.cpu_state ;
  assign _0510_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1820.5-1835.8|../../picorv32.v:1820.9-1820.37" *) _0509_ : 8'h40;
  assign _0216_[3:0] = \u0.is_sb_sh_sw  ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1776.5-1811.12|../../picorv32.v:0.0-0.0" *) 4'h2 : 4'h8;
  function [6:0] _1190_;
    input [6:0] a;
    input [20:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1593.5-1765.12|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1190_ = b[6:0];
      3'b?1?:
        _1190_ = b[13:7];
      3'b1??:
        _1190_ = b[20:14];
      default:
        _1190_ = a;
    endcase
  endfunction
  assign _0217_[6:0] = _1190_(7'h10, 21'h100088, { \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh , \u0.is_lb_lh_lw_lbu_lhu , _0154_ });
  assign _0511_ = | (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1593.5-1765.12|../../picorv32.v:0.0-0.0" *) { \u0.is_jalr_addi_slti_sltiu_xori_ori_andi , \u0.is_slli_srli_srai  };
  assign _0512_ = \u0.instr_jal  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1576.6-1584.9|../../picorv32.v:1576.10-1576.19" *) \u0.cpu_state  : 8'h20;
  assign _0513_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1566.5-1585.8|../../picorv32.v:1566.9-1566.24" *) _0512_ : \u0.cpu_state ;
  assign _0514_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0507_ : 8'h40;
  assign _0026_ = _0322_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1947.3-1949.6|../../picorv32.v:1947.7-1947.93" *) 8'h80 : _0514_;
  assign _0515_ = _0352_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1951.3-1956.6|../../picorv32.v:1951.7-1951.26" *) 1'h0 : \u0.mem_do_wdata ;
  assign _0103_ = _0121_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1962.3-1963.22|../../picorv32.v:1962.7-1962.23" *) 1'h1 : _0515_;
  assign _0516_ = _0352_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1951.3-1956.6|../../picorv32.v:1951.7-1951.26" *) 1'h0 : \u0.mem_do_rdata ;
  assign _0101_ = _0119_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1960.3-1961.22|../../picorv32.v:1960.7-1960.23" *) 1'h1 : _0516_;
  assign _0517_ = _0240_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1840.5-1860.8|../../picorv32.v:1840.9-1840.20" *) \u0.mem_do_prefetch  : \u0.mem_do_rinst ;
  function [0:0] _1201_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1201_ = b[0:0];
      4'b??1?:
        _1201_ = b[1:1];
      4'b?1??:
        _1201_ = b[2:2];
      4'b1???:
        _1201_ = b[3:3];
      default:
        _1201_ = a;
    endcase
  endfunction
  assign _0518_ = _1201_(\u0.mem_do_rinst , { _0521_, _0520_, _0519_, _0517_ }, { _0238_, _0463_, _0239_, _0462_ });
  assign _0519_ = \u0.is_sb_sh_sw  ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1776.5-1811.12|../../picorv32.v:0.0-0.0" *) 1'h1 : \u0.mem_do_prefetch ;
  function [0:0] _1203_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1593.5-1765.12|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1203_ = b[0:0];
      2'b1?:
        _1203_ = b[1:1];
      default:
        _1203_ = a;
    endcase
  endfunction
  assign _0520_ = _1203_(\u0.mem_do_rinst , { 1'h1, \u0.mem_do_prefetch  }, { \u0.is_lb_lh_lw_lbu_lhu , _0154_ });
  assign _0521_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1566.5-1585.8|../../picorv32.v:1566.9-1566.24" *) _0498_ : _0318_;
  assign _0522_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0518_ : \u0.mem_do_rinst ;
  assign _0523_ = _0352_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1951.3-1956.6|../../picorv32.v:1951.7-1951.26" *) 1'h0 : _0522_;
  assign _0102_ = _0120_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1958.3-1959.22|../../picorv32.v:1958.7-1958.23" *) 1'h1 : _0523_;
  assign _0524_ = \u0.instr_jal  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1576.6-1584.9|../../picorv32.v:1576.10-1576.19" *) \u0.mem_do_prefetch  : _0319_;
  assign _0525_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1566.5-1585.8|../../picorv32.v:1566.9-1566.24" *) _0524_ : \u0.mem_do_prefetch ;
  assign _0526_ = _0238_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) _0525_ : \u0.mem_do_prefetch ;
  assign _0527_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0526_ : \u0.mem_do_prefetch ;
  assign _0100_ = _0352_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1951.3-1956.6|../../picorv32.v:1951.7-1951.26" *) 1'h0 : _0527_;
  function [1:0] _1213_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1894.7-1898.14|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1213_ = b[1:0];
      3'b?1?:
        _1213_ = b[3:2];
      3'b1??:
        _1213_ = b[5:4];
      default:
        _1213_ = a;
    endcase
  endfunction
  assign _0528_ = _1213_(2'hx, 6'h24, { _0350_, _0351_, \u0.instr_lw  });
  assign _0529_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1892.6-1908.9|../../picorv32.v:1892.10-1892.23" *) \u0.mem_wordsize  : _0528_;
  assign _0530_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1891.5-1920.8|../../picorv32.v:1891.9-1891.37" *) _0529_ : \u0.mem_wordsize ;
  function [1:0] _1216_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1216_ = b[1:0];
      3'b?1?:
        _1216_ = b[3:2];
      3'b1??:
        _1216_ = b[5:4];
      default:
        _1216_ = a;
    endcase
  endfunction
  assign _0531_ = _1216_(\u0.mem_wordsize , { 2'h0, _0534_, _0530_ }, { _0238_, _0461_, _0460_ });
  function [1:0] _1217_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1869.7-1873.14|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1217_ = b[1:0];
      3'b?1?:
        _1217_ = b[3:2];
      3'b1??:
        _1217_ = b[5:4];
      default:
        _1217_ = a;
    endcase
  endfunction
  assign _0532_ = _1217_(2'hx, 6'h24, { \u0.instr_sb , \u0.instr_sh , \u0.instr_sw  });
  assign _0533_ = \u0.mem_do_wdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1867.6-1880.9|../../picorv32.v:1867.10-1867.23" *) \u0.mem_wordsize  : _0532_;
  assign _0534_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1866.5-1886.8|../../picorv32.v:1866.9-1866.37" *) _0533_ : \u0.mem_wordsize ;
  assign _0109_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0531_ : \u0.mem_wordsize ;
  function [31:0] _1221_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1221_ = b[31:0];
      2'b1?:
        _1221_ = b[63:32];
      default:
        _1221_ = a;
    endcase
  endfunction
  assign _0535_ = _1221_(\u0.reg_op2 , { _0536_, \u0.cpuregs_rs1  }, { _0463_, _0239_ });
  function [31:0] _1222_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1593.5-1765.12|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1222_ = b[31:0];
      2'b1?:
        _1222_ = b[63:32];
      default:
        _1222_ = a;
    endcase
  endfunction
  assign _0536_ = _1222_(32'hxxxxxxxx, { \u0.decoded_imm , _0626_ }, { \u0.is_lui_auipc_jal , _0511_ });
  assign _0115_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0535_ : \u0.reg_op2 ;
  assign _0537_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1892.6-1908.9|../../picorv32.v:1892.10-1892.23" *) \u0.reg_op1  : _0144_;
  assign _0538_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1891.5-1920.8|../../picorv32.v:1891.9-1891.37" *) _0537_ : \u0.reg_op1 ;
  function [31:0] _1226_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1226_ = b[31:0];
      4'b??1?:
        _1226_ = b[63:32];
      4'b?1??:
        _1226_ = b[95:64];
      4'b1???:
        _1226_ = b[127:96];
      default:
        _1226_ = a;
    endcase
  endfunction
  assign _0539_ = _1226_(\u0.reg_op1 , { _0546_, _0545_, _0541_, _0538_ }, { _0463_, _0462_, _0461_, _0460_ });
  assign _0540_ = \u0.mem_do_wdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1867.6-1880.9|../../picorv32.v:1867.10-1867.23" *) \u0.reg_op1  : _0144_;
  assign _0541_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1866.5-1886.8|../../picorv32.v:1866.9-1866.37" *) _0540_ : \u0.reg_op1 ;
  function [31:0] _1229_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1854.6-1858.13|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1229_ = b[31:0];
      3'b?1?:
        _1229_ = b[63:32];
      3'b1??:
        _1229_ = b[95:64];
      default:
        _1229_ = a;
    endcase
  endfunction
  assign _0542_ = _1229_(32'hxxxxxxxx, { \u0.reg_op1 [30:0], 2'h0, \u0.reg_op1 [31:1], \u0.reg_op1 [31], \u0.reg_op1 [31:1] }, { _0312_, _0347_, _0343_ });
  function [31:0] _1230_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1846.6-1850.13|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1230_ = b[31:0];
      3'b?1?:
        _1230_ = b[63:32];
      3'b1??:
        _1230_ = b[95:64];
      default:
        _1230_ = a;
    endcase
  endfunction
  assign _0543_ = _1230_(32'hxxxxxxxx, { \u0.reg_op1 [27:0], 8'h00, \u0.reg_op1 [31:4], \u0.reg_op1 [31], \u0.reg_op1 [31], \u0.reg_op1 [31], \u0.reg_op1 [31], \u0.reg_op1 [31:4] }, { _0312_, _0347_, _0343_ });
  assign _0544_ = _0251_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1844.14-1860.8|../../picorv32.v:1844.18-1844.48" *) _0543_ : _0542_;
  assign _0545_ = _0240_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1840.5-1860.8|../../picorv32.v:1840.9-1840.20" *) \u0.reg_op1  : _0544_;
  function [31:0] _1233_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1593.5-1765.12|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1233_ = b[31:0];
      2'b1?:
        _1233_ = b[63:32];
      default:
        _1233_ = a;
    endcase
  endfunction
  assign _0546_ = _1233_(\u0.cpuregs_rs1 , { 32'hxxxxxxxx, _0625_ }, { \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh , \u0.is_lui_auipc_jal  });
  assign _0114_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0539_ : \u0.reg_op1 ;
  assign _0547_ = _0238_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) _0129_[31:2] : \u0.reg_pc [31:2];
  assign _0117_[31:2] = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0547_ : 30'h00000000;
  assign _0548_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1566.5-1585.8|../../picorv32.v:1566.9-1566.24" *) _0141_ : \u0.count_instr ;
  assign _0549_ = _0238_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) _0548_ : \u0.count_instr ;
  assign _0025_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0549_ : 64'h0000000000000000;
  assign _0034_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) \u0.eoi  : 32'h00000000;
  assign _0112_ = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) \u0.pcpi_valid  : 1'h0;
  assign _0022_[31] = _0316_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1341.3-1347.42|../../picorv32.v:1341.7-1341.44" *) 1'h1 : 1'h0;
  assign _0021_ = _0316_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1341.3-1347.42|../../picorv32.v:1341.7-1341.44" *) \u0.cpuregs_wrdata  : 32'hxxxxxxxx;
  assign _0020_ = _0316_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1341.3-1347.42|../../picorv32.v:1341.7-1341.44" *) \u0.latched_rd  : 5'hxx;
  assign _0124_ = _0155_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1314.4-1335.11|../../picorv32.v:0.0-0.0" *) 1'h1 : 1'h0;
  function [31:0] _1246_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1314.4-1335.11|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1246_ = b[31:0];
      2'b1?:
        _1246_ = b[63:32];
      default:
        _1246_ = a;
    endcase
  endfunction
  assign _0123_ = _1246_(32'hxxxxxxxx, { _0138_, _0623_ }, { \u0.latched_branch , _0314_ });
  assign \u0.cpuregs_wrdata  = _0238_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1312.3-1336.6|../../picorv32.v:1312.7-1312.35" *) _0123_ : 32'hxxxxxxxx;
  assign \u0.cpuregs_write  = _0238_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1312.3-1336.6|../../picorv32.v:1312.7-1312.35" *) _0124_ : 1'h0;
  function [31:0] _1249_;
    input [31:0] a;
    input [223:0] b;
    input [6:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1266.3-1283.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _1249_ = b[31:0];
      7'b?????1?:
        _1249_ = b[63:32];
      7'b????1??:
        _1249_ = b[95:64];
      7'b???1???:
        _1249_ = b[127:96];
      7'b??1????:
        _1249_ = b[159:128];
      7'b?1?????:
        _1249_ = b[191:160];
      7'b1??????:
        _1249_ = b[223:192];
      default:
        _1249_ = a;
    endcase
  endfunction
  assign \u0.alu_out  = _1249_(32'hxxxxxxxx, { \u0.alu_add_sub , 31'h00000000, \u0.alu_out_0 , _0628_, _0456_, _0147_, \u0.alu_shl , \u0.alu_shr  }, { \u0.is_lui_auipc_jal_jalr_addi_add_sub , \u0.is_compare , _0344_, _0345_, _0346_, _0312_, _0313_ });
  function [0:0] _1250_;
    input [0:0] a;
    input [5:0] b;
    input [5:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1247.3-1262.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _1250_ = b[0:0];
      6'b????1?:
        _1250_ = b[1:1];
      6'b???1??:
        _1250_ = b[2:2];
      6'b??1???:
        _1250_ = b[3:3];
      6'b?1????:
        _1250_ = b[4:4];
      6'b1?????:
        _1250_ = b[5:5];
      default:
        _1250_ = a;
    endcase
  endfunction
  assign \u0.alu_out_0  = _1250_(1'hx, { \u0.alu_eq , _0333_, _0334_, _0335_, \u0.alu_lts , \u0.alu_ltu  }, { \u0.instr_beq , \u0.instr_bne , \u0.instr_bge , \u0.instr_bgeu , \u0.is_slti_blt_slt , \u0.is_sltiu_bltu_sltu  });
  assign _0030_[4] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [19] : \u0.decoded_rs1 [4];
  assign _0028_[10] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [30] : \u0.decoded_imm_j [10];
  assign _0028_[7] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [27] : \u0.decoded_imm_j [7];
  assign _0028_[6] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [26] : \u0.decoded_imm_j [6];
  assign _0028_[3:1] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [23:21] : \u0.decoded_imm_j [3:1];
  assign _0028_[5] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [25] : \u0.decoded_imm_j [5];
  assign _0028_[9:8] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [29:28] : \u0.decoded_imm_j [9:8];
  assign _0028_[31:20] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) { \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31], \u0.mem_rdata_latched [31] } : \u0.decoded_imm_j [31:20];
  assign _0028_[4] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [24] : \u0.decoded_imm_j [4];
  assign _0028_[11] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [20] : \u0.decoded_imm_j [11];
  assign _0028_[0] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) 1'h0 : \u0.decoded_imm_j [0];
  assign _0030_[3:0] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [18:15] : \u0.decoded_rs1 [3:0];
  assign _0086_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) 1'h0 : _0617_;
  assign _0079_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) _0250_ : \u0.is_alu_reg_reg ;
  assign _0078_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) _0249_ : \u0.is_alu_reg_imm ;
  assign _0550_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) _0246_ : \u0.is_beq_bne_blt_bge_bltu_bgeu ;
  assign _0080_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0550_ : 1'h0;
  assign _0087_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) _0248_ : \u0.is_sb_sh_sw ;
  assign _0082_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0342_ : \u0.is_jalr_addi_slti_sltiu_xori_ori_andi ;
  assign _0088_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0306_ : \u0.is_slli_srli_srai ;
  assign _0083_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) _0247_ : \u0.is_lb_lh_lw_lbu_lhu ;
  assign _0023_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) 1'h0 : \u0.compressed_instr ;
  assign _0551_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) 1'h0 : _0618_;
  assign _0081_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0551_ : 1'h0;
  function [31:0] _1275_;
    input [31:0] a;
    input [159:0] b;
    input [4:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1117.4-1130.11|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1275_ = b[31:0];
      5'b???1?:
        _1275_ = b[63:32];
      5'b??1??:
        _1275_ = b[95:64];
      5'b?1???:
        _1275_ = b[127:96];
      5'b1????:
        _1275_ = b[159:128];
      default:
        _1275_ = a;
    endcase
  endfunction
  assign _0552_ = _1275_(32'b0000000000000000000000000000000x, { \u0.decoded_imm_j , \u0.mem_rdata_q [31:12], 12'h000, \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31:20], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [7], \u0.mem_rdata_q [30:25], \u0.mem_rdata_q [11:8], 1'h0, \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31], \u0.mem_rdata_q [31:25], \u0.mem_rdata_q [11:7] }, { \u0.instr_jal , _0554_, _0553_, \u0.is_beq_bne_blt_bge_bltu_bgeu , \u0.is_sb_sh_sw  });
  assign _0027_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0552_ : \u0.decoded_imm ;
  assign _0031_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [24:20] : \u0.decoded_rs2 ;
  assign _0028_[19:12] = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [19:12] : \u0.decoded_imm_j [19:12];
  assign _0029_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) \u0.mem_rdata_latched [11:7] : \u0.decoded_rd ;
  assign _0061_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) 1'h0 : \u0.instr_retirq ;
  assign _0046_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0305_ : \u0.instr_ecall_ebreak ;
  assign _0060_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0303_ : \u0.instr_rdinstrh ;
  assign _0059_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0302_ : \u0.instr_rdinstr ;
  assign _0058_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0300_ : \u0.instr_rdcycleh ;
  assign _0057_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0297_ : \u0.instr_rdcycle ;
  assign _0555_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0295_ : \u0.instr_and ;
  assign _0037_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0555_ : 1'h0;
  assign _0556_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0293_ : \u0.instr_or ;
  assign _0055_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0556_ : 1'h0;
  assign _0557_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0291_ : \u0.instr_sra ;
  assign _0070_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0557_ : 1'h0;
  assign _0558_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0290_ : \u0.instr_srl ;
  assign _0072_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0558_ : 1'h0;
  assign _0559_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0288_ : \u0.instr_xor ;
  assign _0076_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0559_ : 1'h0;
  assign _0560_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0286_ : \u0.instr_sltu ;
  assign _0069_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0560_ : 1'h0;
  assign _0561_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0284_ : \u0.instr_slt ;
  assign _0066_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0561_ : 1'h0;
  assign _0562_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0282_ : \u0.instr_sll ;
  assign _0064_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0562_ : 1'h0;
  assign _0563_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0280_ : \u0.instr_sub ;
  assign _0074_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0563_ : 1'h0;
  assign _0564_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0279_ : \u0.instr_add ;
  assign _0035_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0564_ : 1'h0;
  assign _0071_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0277_ : \u0.instr_srai ;
  assign _0073_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0276_ : \u0.instr_srli ;
  assign _0065_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0274_ : \u0.instr_slli ;
  assign _0565_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0272_ : \u0.instr_andi ;
  assign _0038_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0565_ : 1'h0;
  assign _0566_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0271_ : \u0.instr_ori ;
  assign _0056_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0566_ : 1'h0;
  assign _0567_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0270_ : \u0.instr_xori ;
  assign _0077_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0567_ : 1'h0;
  assign _0568_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0269_ : \u0.instr_sltiu ;
  assign _0068_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0568_ : 1'h0;
  assign _0569_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0268_ : \u0.instr_slti ;
  assign _0067_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0569_ : 1'h0;
  assign _0570_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0267_ : \u0.instr_addi ;
  assign _0036_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0570_ : 1'h0;
  assign _0075_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0266_ : \u0.instr_sw ;
  assign _0063_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0265_ : \u0.instr_sh ;
  assign _0062_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0264_ : \u0.instr_sb ;
  assign _0052_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0263_ : \u0.instr_lhu ;
  assign _0050_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0262_ : \u0.instr_lbu ;
  assign _0054_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0261_ : \u0.instr_lw ;
  assign _0051_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0260_ : \u0.instr_lh ;
  assign _0049_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0259_ : \u0.instr_lb ;
  assign _0571_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0258_ : \u0.instr_bgeu ;
  assign _0042_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0571_ : 1'h0;
  assign _0572_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0257_ : \u0.instr_bltu ;
  assign _0044_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0572_ : 1'h0;
  assign _0573_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0256_ : \u0.instr_bge ;
  assign _0041_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0573_ : 1'h0;
  assign _0574_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0255_ : \u0.instr_blt ;
  assign _0043_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0574_ : 1'h0;
  assign _0575_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0254_ : \u0.instr_bne ;
  assign _0045_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0575_ : 1'h0;
  assign _0576_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) _0253_ : \u0.instr_beq ;
  assign _0040_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1133.3-1161.6|../../picorv32.v:1133.7-1133.14" *) _0576_ : 1'h0;
  assign _0048_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) _0329_ : \u0.instr_jalr ;
  assign _0047_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) _0243_ : \u0.instr_jal ;
  assign _0039_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) _0242_ : \u0.instr_auipc ;
  assign _0053_ = _0317_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:864.3-1033.6|../../picorv32.v:864.7-864.31" *) _0241_ : \u0.instr_lui ;
  assign _0111_ = _0252_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1035.3-1131.6|../../picorv32.v:1035.7-1035.49" *) 32'hxxxxxxxx : \u0.pcpi_insn ;
  assign _0577_ = \u0.mem_do_rinst  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:632.6-634.9|../../picorv32.v:632.10-632.22" *) 2'h0 : \u0.mem_state ;
  function [1:0] _1347_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:581.4-636.11|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1347_ = b[1:0];
      4'b??1?:
        _1347_ = b[3:2];
      4'b?1??:
        _1347_ = b[5:4];
      4'b1???:
        _1347_ = b[7:6];
      default:
        _1347_ = a;
    endcase
  endfunction
  assign _0578_ = _1347_(\u0.mem_state , { _0586_, _0583_, _0580_, _0577_ }, { _0327_, _0584_, _0581_, _0579_ });
  assign _0579_ = \u0.mem_state  == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:581.4-636.11|../../picorv32.v:0.0-0.0" *) 2'h3;
  assign _0580_ = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:624.6-627.9|../../picorv32.v:624.10-624.18" *) 2'h0 : \u0.mem_state ;
  assign _0581_ = \u0.mem_state  == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:581.4-636.11|../../picorv32.v:0.0-0.0" *) 2'h2;
  assign _0583_ = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:600.6-619.9|../../picorv32.v:600.10-600.18" *) _0582_ : \u0.mem_state ;
  assign _0584_ = \u0.mem_state  == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:581.4-636.11|../../picorv32.v:0.0-0.0" *) 1'h1;
  assign _0585_ = _0357_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:583.6-588.9|../../picorv32.v:583.10-583.57" *) 2'h1 : \u0.mem_state ;
  assign _0586_ = \u0.mem_do_wdata  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:589.6-593.9|../../picorv32.v:589.10-589.22" *) 2'h2 : _0585_;
  assign _0587_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:567.4-568.20|../../picorv32.v:567.8-567.15" *) \u0.mem_state  : 2'h0;
  assign _0106_ = _0358_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:566.3-637.6|../../picorv32.v:566.7-566.22" *) _0587_ : _0578_;
  assign _0588_ = _0360_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:574.4-577.7|../../picorv32.v:574.8-574.35" *) _0149_ : \u0.mem_wstrb ;
  assign _0589_ = _0357_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:583.6-588.9|../../picorv32.v:583.10-583.57" *) 4'h0 : _0588_;
  assign _0590_ = _0327_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:581.4-636.11|../../picorv32.v:0.0-0.0" *) _0589_ : _0588_;
  assign _0110_ = _0358_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:566.3-637.6|../../picorv32.v:566.7-566.22" *) \u0.mem_wstrb  : _0590_;
  assign _0591_ = \u0.mem_la_write  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:578.4-580.7|../../picorv32.v:578.8-578.20" *) \u0.mem_la_wdata  : \u0.mem_wdata ;
  assign _0108_ = _0358_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:566.3-637.6|../../picorv32.v:566.7-566.22" *) \u0.mem_wdata  : _0591_;
  assign _0592_ = _0360_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:574.4-577.7|../../picorv32.v:574.8-574.35" *) \u0.mem_la_addr  : \u0.mem_addr ;
  assign _0099_ = _0358_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:566.3-637.6|../../picorv32.v:566.7-566.22" *) \u0.mem_addr  : _0592_;
  assign _0593_ = _0357_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:583.6-588.9|../../picorv32.v:583.10-583.57" *) _0356_ : \u0.mem_instr ;
  assign _0594_ = \u0.mem_do_wdata  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:589.6-593.9|../../picorv32.v:589.10-589.22" *) 1'h0 : _0593_;
  assign _0595_ = _0327_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:581.4-636.11|../../picorv32.v:0.0-0.0" *) _0594_ : \u0.mem_instr ;
  assign _0104_ = _0358_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:566.3-637.6|../../picorv32.v:566.7-566.22" *) \u0.mem_instr  : _0595_;
  assign _0596_ = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:624.6-627.9|../../picorv32.v:624.10-624.18" *) 1'h0 : \u0.mem_valid ;
  function [0:0] _1370_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:581.4-636.11|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1370_ = b[0:0];
      2'b1?:
        _1370_ = b[1:1];
      default:
        _1370_ = a;
    endcase
  endfunction
  assign _0597_ = _1370_(\u0.mem_valid , { _0599_, _0596_ }, { _0327_, _0157_ });
  assign _0598_ = _0357_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:583.6-588.9|../../picorv32.v:583.10-583.57" *) 1'h1 : \u0.mem_valid ;
  assign _0599_ = \u0.mem_do_wdata  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:589.6-593.9|../../picorv32.v:589.10-589.22" *) 1'h1 : _0598_;
  assign _0600_ = _0359_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:569.4-570.20|../../picorv32.v:569.8-569.28" *) 1'h0 : \u0.mem_valid ;
  assign _0107_ = _0358_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:566.3-637.6|../../picorv32.v:566.7-566.22" *) _0600_ : _0597_;
  assign _0105_[31] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:431.3-434.6|../../picorv32.v:431.7-431.15" *) mem_rdata[31] : \u0.mem_rdata_q [31];
  assign _0105_[7] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:431.3-434.6|../../picorv32.v:431.7-431.15" *) mem_rdata[7] : \u0.mem_rdata_q [7];
  assign _0105_[24:20] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:431.3-434.6|../../picorv32.v:431.7-431.15" *) mem_rdata[24:20] : \u0.mem_rdata_q [24:20];
  assign _0105_[19:15] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:431.3-434.6|../../picorv32.v:431.7-431.15" *) mem_rdata[19:15] : \u0.mem_rdata_q [19:15];
  assign _0105_[6:0] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:431.3-434.6|../../picorv32.v:431.7-431.15" *) mem_rdata[6:0] : \u0.mem_rdata_q [6:0];
  assign _0105_[14:12] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:431.3-434.6|../../picorv32.v:431.7-431.15" *) mem_rdata[14:12] : \u0.mem_rdata_q [14:12];
  assign _0105_[11:8] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:431.3-434.6|../../picorv32.v:431.7-431.15" *) mem_rdata[11:8] : \u0.mem_rdata_q [11:8];
  assign _0105_[30:25] = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:431.3-434.6|../../picorv32.v:431.7-431.15" *) mem_rdata[30:25] : \u0.mem_rdata_q [30:25];
  function [31:0] _1383_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:420.5-425.12|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1383_ = b[31:0];
      4'b??1?:
        _1383_ = b[63:32];
      4'b?1??:
        _1383_ = b[95:64];
      4'b1???:
        _1383_ = b[127:96];
      default:
        _1383_ = a;
    endcase
  endfunction
  assign _0130_ = _1383_(32'hxxxxxxxx, { 24'h000000, mem_rdata[7:0], 24'h000000, mem_rdata[15:8], 24'h000000, mem_rdata[23:16], 24'h000000, mem_rdata[31:24] }, { _0604_, _0603_, _0602_, _0601_ });
  assign _0601_ = \u0.reg_op1 [1:0] == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:420.5-425.12|../../picorv32.v:0.0-0.0" *) 2'h3;
  assign _0602_ = \u0.reg_op1 [1:0] == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:420.5-425.12|../../picorv32.v:0.0-0.0" *) 2'h2;
  assign _0603_ = \u0.reg_op1 [1:0] == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:420.5-425.12|../../picorv32.v:0.0-0.0" *) 1'h1;
  assign _0604_ = ! (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:420.5-425.12|../../picorv32.v:0.0-0.0" *) \u0.reg_op1 [1:0];
  assign _0605_ = \u0.mem_wordsize  == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:403.3-427.10|../../picorv32.v:0.0-0.0" *) 2'h2;
  function [31:0] _1389_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:412.5-415.12|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1389_ = b[31:0];
      2'b1?:
        _1389_ = b[63:32];
      default:
        _1389_ = a;
    endcase
  endfunction
  assign _0125_ = _1389_(32'hxxxxxxxx, { 16'h0000, mem_rdata[15:0], 16'h0000, mem_rdata[31:16] }, { _0606_, \u0.reg_op1 [1] });
  assign _0606_ = ~ (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:412.5-415.12|../../picorv32.v:0.0-0.0" *) \u0.reg_op1 [1];
  assign _0607_ = \u0.mem_wordsize  == (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:403.3-427.10|../../picorv32.v:0.0-0.0" *) 1'h1;
  function [31:0] _1392_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:403.3-427.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1392_ = b[31:0];
      3'b?1?:
        _1392_ = b[63:32];
      3'b1??:
        _1392_ = b[95:64];
      default:
        _1392_ = a;
    endcase
  endfunction
  assign \u0.mem_rdata_word  = _1392_(32'hxxxxxxxx, { mem_rdata, _0125_, _0130_ }, { _0608_, _0607_, _0605_ });
  assign _0608_ = ! (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:403.3-427.10|../../picorv32.v:0.0-0.0" *) \u0.mem_wordsize ;
  function [3:0] _1394_;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:403.3-427.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1394_ = b[3:0];
      3'b?1?:
        _1394_ = b[7:4];
      3'b1??:
        _1394_ = b[11:8];
      default:
        _1394_ = a;
    endcase
  endfunction
  assign \u0.mem_la_wstrb  = _1394_(4'hx, { 4'hf, _0627_, _0619_ }, { _0608_, _0607_, _0605_ });
  function [31:0] _1395_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:403.3-427.10|../../picorv32.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1395_ = b[31:0];
      3'b?1?:
        _1395_ = b[63:32];
      3'b1??:
        _1395_ = b[95:64];
      default:
        _1395_ = a;
    endcase
  endfunction
  assign \u0.mem_la_wdata  = _1395_(32'hxxxxxxxx, { \u0.reg_op2 , \u0.reg_op2 [15:0], \u0.reg_op2 [15:0], \u0.reg_op2 [7:0], \u0.reg_op2 [7:0], \u0.reg_op2 [7:0], \u0.reg_op2 [7:0] }, { _0608_, _0607_, _0605_ });
  assign _0609_ = \u0.instr_jal  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1576.6-1584.9|../../picorv32.v:1576.10-1576.19" *) _0142_[31:2] : _0140_[31:2];
  assign _0610_ = \u0.decoder_trigger  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1566.5-1585.8|../../picorv32.v:1566.9-1566.24" *) _0609_ : _0129_[31:2];
  assign _0611_ = _0238_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1495.3-1922.10|../../picorv32.v:0.0-0.0" *) _0610_ : \u0.reg_next_pc [31:2];
  assign _0113_[31:2] = resetn ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1466.3-1922.10|../../picorv32.v:1466.7-1466.14" *) _0611_ : 30'h00000000;
  assign _0131_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1891.5-1920.8|../../picorv32.v:1891.9-1891.37" *) _0134_ : 1'h0;
  assign _0133_ = _0349_ ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1866.5-1886.8|../../picorv32.v:1866.9-1866.37" *) _0135_ : 1'h0;
  assign _0132_ = \u0.is_beq_bne_blt_bge_bltu_bgeu  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1820.5-1835.8|../../picorv32.v:1820.9-1820.37" *) _0136_ : 1'h0;
  assign _0135_ = \u0.mem_do_wdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1867.6-1880.9|../../picorv32.v:1867.10-1867.23" *) 1'h0 : 1'h1;
  assign _0134_ = \u0.mem_do_rdata  ? (* full_case = 32'h00000001 *) (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1892.6-1908.9|../../picorv32.v:1892.10-1892.23" *) 1'h0 : 1'h1;
  assign _0612_ = & (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.108-376.118" *) \u0.mem_state ;
  assign _0613_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1364.18-1364.54" *) \u0.decoded_rs ;
  assign _0614_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1092.43-1096.5" *) { _0307_, _0308_, _0309_ };
  assign _0615_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1098.77-1105.5" *) { _0228_, _0227_, _0226_, _0225_, _0223_, _0221_ };
  assign _0554_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1120.5-1120.30" *) { \u0.instr_auipc , \u0.instr_lui  };
  assign _0553_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1122.5-1122.55" *) { \u0.is_alu_reg_imm , \u0.is_lb_lh_lw_lbu_lhu , \u0.instr_jalr  };
  assign _0616_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:376.42-376.52" *) \u0.mem_state ;
  assign \u0.is_rdcycle_rdcycleh_rdinstr_rdinstrh  = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:687.48-687.111" *) { \u0.instr_rdinstrh , \u0.instr_rdinstr , \u0.instr_rdcycleh , \u0.instr_rdcycle  };
  assign _0085_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:857.23-857.59" *) { \u0.instr_jal , \u0.instr_auipc , \u0.instr_lui  };
  assign _0617_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:858.41-858.123" *) { \u0.instr_sub , \u0.instr_add , \u0.instr_addi , \u0.instr_jalr , \u0.instr_jal , \u0.instr_auipc , \u0.instr_lui  };
  assign _0089_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:859.22-859.57" *) { \u0.instr_slt , \u0.instr_slti , \u0.instr_blt  };
  assign _0090_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:860.25-860.63" *) { \u0.instr_sltu , \u0.instr_sltiu , \u0.instr_bltu  };
  assign _0084_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:861.20-861.53" *) { \u0.instr_lhu , \u0.instr_lbu , \u0.instr_lw  };
  assign _0618_ = | (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:862.17-862.96" *) { \u0.is_beq_bne_blt_bge_bltu_bgeu , \u0.instr_sltu , \u0.instr_slt , \u0.instr_sltiu , \u0.instr_slti  };
  assign \u0.alu_shl  = \u0.reg_op1  << (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1239.14-1239.37" *) \u0.reg_op2 [4:0];
  assign _0619_ = 1'h1 << (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:419.20-419.43" *) \u0.reg_op1 [1:0];
  assign \u0.alu_shr  = $signed({ _0622_, \u0.reg_op1  }) >>> (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1240.14-1240.95" *) \u0.reg_op2 [4:0];
  assign _0620_ = \u0.reg_op1  - (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1235.30-1235.47" *) \u0.reg_op2 ;
  assign _0218_[4:0] = \u0.reg_sh  - (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1851.16-1851.26" *) 3'h4;
  assign _0621_[4:0] = \u0.reg_sh  - (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1859.16-1859.26" *) 1'h1;
  assign \u0.next_pc  = _0311_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1208.19-1208.79" *) _0146_ : \u0.reg_next_pc ;
  assign \u0.alu_add_sub  = \u0.instr_sub  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1235.18-1235.67" *) _0620_ : _0137_;
  assign _0622_ = _0343_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1240.23-1240.67" *) \u0.reg_op1 [31] : 1'h0;
  assign _0219_[2:0] = \u0.latched_compr  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1316.33-1316.54" *) 3'h2 : 3'h4;
  assign _0623_ = \u0.latched_stalu  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1320.23-1320.58" *) \u0.alu_out_q  : \u0.reg_out ;
  assign \u0.decoded_rs  = _0239_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1362.17-1362.76" *) \u0.decoded_rs2  : \u0.decoded_rs1 ;
  assign \u0.cpuregs_rs1  = _0613_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1364.18-1364.54" *) _0455_ : 32'h00000000;
  assign _0024_ = resetn ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1436.19-1436.47" *) _0139_ : 64'h0000000000000000;
  assign _0624_ = \u0.latched_store  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1509.20-1509.92" *) _0148_ : \u0.reg_next_pc ;
  assign _0220_[2:0] = \u0.compressed_instr  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1569.35-1569.59" *) 3'h2 : 3'h4;
  assign _0625_ = \u0.instr_lui  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1651.18-1651.40" *) 32'h00000000 : \u0.reg_pc ;
  assign _0626_ = \u0.is_slli_srli_srai  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1726.18-1726.81" *) { 27'h0000000, \u0.decoded_rs2  } : \u0.decoded_imm ;
  assign \u0.mem_la_addr  = _0356_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:382.23-382.130" *) { _0145_, 2'h0 } : { \u0.reg_op1 [31:2], 2'h0 };
  assign \u0.mem_rdata_latched  = \u0.mem_xfer  ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:384.39-384.96" *) mem_rdata : \u0.mem_rdata_q ;
  assign _0627_ = \u0.reg_op1 [1] ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:411.20-411.50" *) 4'hc : 4'h3;
  assign _0582_ = _0353_ ? (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:617.21-617.57" *) 2'h0 : 2'h3;
  assign _0628_ = \u0.reg_op1  ^ (* src = "top_with_fifo.v:47.12-79.4|../../picorv32.v:1272.15-1272.32" *) \u0.reg_op2 ;
  assign \fifo_addr.rst  = ! (* src = "top_with_fifo.v:106.20-106.27" *) resetn;
  assign \u0.pcpi_wr  = pcpi_wr;
  assign \u0.pcpi_wait  = pcpi_wait;
  assign \u0.pcpi_rs2  = \u0.reg_op2 ;
  assign \u0.pcpi_rs1  = \u0.reg_op1 ;
  assign \u0.pcpi_ready  = pcpi_ready;
  assign \u0.pcpi_rd  = pcpi_rd;
  assign \u0.pcpi_mul_wr  = 1'h0;
  assign \u0.pcpi_mul_wait  = 1'h0;
  assign \u0.pcpi_mul_ready  = 1'h0;
  assign \u0.pcpi_mul_rd  = 32'hxxxxxxxx;
  assign \u0.pcpi_int_wait  = 1'h0;
  assign \u0.pcpi_int_ready  = 1'h0;
  assign \u0.pcpi_div_wr  = 1'h0;
  assign \u0.pcpi_div_wait  = 1'h0;
  assign \u0.pcpi_div_ready  = 1'h0;
  assign \u0.pcpi_div_rd  = 32'hxxxxxxxx;
  assign \u0.mem_ready  = mem_ready;
  assign \u0.mem_rdata_latched_noshuffle  = \u0.mem_rdata_latched ;
  assign \u0.mem_rdata  = mem_rdata;
  assign \u0.mem_la_use_prefetched_high_word  = 1'h0;
  assign \u0.mem_la_firstword_xfer  = 1'h0;
  assign \u0.mem_la_firstword  = 1'h0;
  assign \u0.irq  = irq;
  assign \u0.instr_trap  = 1'h0;
  assign \u0.do_waitirq  = 1'h0;
  assign \u0.dbg_mem_wstrb  = \u0.mem_wstrb ;
  assign \u0.dbg_mem_wdata  = \u0.mem_wdata ;
  assign \u0.dbg_mem_valid  = \u0.mem_valid ;
  assign \u0.dbg_mem_ready  = mem_ready;
  assign \u0.dbg_mem_rdata  = mem_rdata;
  assign \u0.dbg_mem_instr  = \u0.mem_instr ;
  assign \u0.dbg_mem_addr  = \u0.mem_addr ;
  assign \u0.cpuregs_rs2  = \u0.cpuregs_rs1 ;
  assign \u0.clk  = clk;
  assign _0220_[31:3] = 29'h00000000;
  assign _0219_[31:3] = 29'h00000000;
  assign _0217_[7] = 1'h0;
  assign _0216_[7:4] = 4'h0;
  assign _0117_[1:0] = 2'h0;
  assign _0113_[1:0] = 2'h0;
  assign _0022_[30:0] = { _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31], _0022_[31] };
  assign \u0.resetn  = resetn;
  assign \u0.trace_data [35:1] = { \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0] };
  assign \u0.trace_valid  = 1'h0;
  assign \fifo_wstrb.clk  = clk;
  assign \fifo_wstrb.in  = \u0.mem_wstrb ;
  assign \fifo_wstrb.out  = \fifo_wstrb.r1 ;
  assign \fifo_wstrb.rst  = \fifo_addr.rst ;
  assign \fifo_wstrb.wr  = \u0.mem_valid ;
  assign \fifo_wdata.clk  = clk;
  assign \fifo_wdata.in  = \u0.mem_wdata ;
  assign \fifo_wdata.out  = \fifo_wdata.r1 ;
  assign \fifo_wdata.rst  = \fifo_addr.rst ;
  assign \fifo_wdata.wr  = \u0.mem_valid ;
  assign \fifo_valid.clk  = clk;
  assign \fifo_valid.in  = \u0.mem_valid ;
  assign \fifo_valid.out  = \fifo_valid.r1 ;
  assign \fifo_valid.rst  = \fifo_addr.rst ;
  assign \fifo_valid.wr  = \u0.mem_valid ;
  assign \fifo_instr.clk  = clk;
  assign \fifo_instr.in  = \u0.mem_instr ;
  assign \fifo_instr.out  = \fifo_instr.r1 ;
  assign \fifo_instr.rst  = \fifo_addr.rst ;
  assign \fifo_instr.wr  = \u0.mem_valid ;
  assign \fifo_addr.clk  = clk;
  assign \fifo_addr.in  = \u0.mem_addr ;
  assign \fifo_addr.out  = \fifo_addr.r1 ;
  assign \fifo_addr.wr  = \u0.mem_valid ;
  assign eoi = \u0.eoi ;
  assign mem_addr = \u0.mem_addr ;
  assign mem_addr_fifo = \fifo_addr.r1 ;
  assign mem_instr = \u0.mem_instr ;
  assign mem_instr_fifo = \fifo_instr.r1 ;
  assign mem_la_addr = \u0.mem_la_addr ;
  assign mem_la_read = \u0.mem_la_read ;
  assign mem_la_wdata = \u0.mem_la_wdata ;
  assign mem_la_write = \u0.mem_la_write ;
  assign mem_la_wstrb = \u0.mem_la_wstrb ;
  assign mem_valid = \u0.mem_valid ;
  assign mem_valid_fifo = \fifo_valid.r1 ;
  assign mem_wdata = \u0.mem_wdata ;
  assign mem_wdata_fifo = \fifo_wdata.r1 ;
  assign mem_wstrb = \u0.mem_wstrb ;
  assign mem_wstrb_fifo = \fifo_wstrb.r1 ;
  assign pcpi_insn = \u0.pcpi_insn ;
  assign pcpi_rs1 = \u0.reg_op1 ;
  assign pcpi_rs2 = \u0.reg_op2 ;
  assign pcpi_valid = \u0.pcpi_valid ;
  assign trace_data = { \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0], \u0.trace_data [0] };
  assign trace_valid = 1'h0;
  assign trap = \u0.trap ;
endmodule
