Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 16:52:27 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_hilb/UniformILPNew/fir_hilb_UniformILPNew_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 Delay1No4_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.142ns (35.980%)  route 2.032ns (64.020%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 6.641 - 4.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.237ns (routing 1.131ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.981ns (routing 1.026ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=3018, routed)        2.237     3.188    Delay1No4_instance/clk_IBUF_BUFG
    SLICE_X127Y364       FDCE                                         r  Delay1No4_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y364       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.267 r  Delay1No4_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.628     3.895    Delay1No4_instance/Q[4]
    SLICE_X122Y373       LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.040 r  Delay1No4_instance/geqOp_carry_i_14/O
                         net (fo=1, routed)           0.021     4.061    Subtract_0_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X122Y373       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.222 r  Subtract_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.248    Subtract_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X122Y374       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.263 r  Subtract_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.289    Subtract_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y375       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.341 r  Subtract_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.253     4.594    Delay1No5_instance/CO[0]
    SLICE_X122Y376       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     4.752 r  Delay1No5_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.169     4.921    Delay1No4_instance/Y_reg[23]_0[0]
    SLICE_X122Y375       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.073 r  Delay1No4_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.118     5.191    Delay1No4_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X121Y375       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.244 r  Delay1No4_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.315     5.559    Delay1No5_instance/shiftVal__5[0]
    SLICE_X123Y372       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.649 r  Delay1No5_instance/shiftedFracY_d1[26]_i_2/O
                         net (fo=5, routed)           0.292     5.941    Delay1No5_instance/Subtract_0_impl_instance/level2[19]
    SLICE_X122Y368       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     6.089 r  Delay1No5_instance/shiftedFracY_d1[30]_i_3/O
                         net (fo=2, routed)           0.135     6.224    Delay1No4_instance/Y_reg[26]_0[7]
    SLICE_X123Y369       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     6.313 r  Delay1No4_instance/shiftedFracY_d1[30]_i_1/O
                         net (fo=1, routed)           0.049     6.362    Subtract_0_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X123Y369       FDRE                                         r  Subtract_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=3018, routed)        1.981     6.641    Subtract_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X123Y369       FDRE                                         r  Subtract_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.453     7.094    
                         clock uncertainty           -0.035     7.058    
    SLICE_X123Y369       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.083    Subtract_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  0.722    




