{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 11:18:42 2012 " "Info: Processing started: Wed Dec 12 11:18:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab8 -c QP_Lab8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab8 -c QP_Lab8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } } { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[0\] register sld_hub:auto_hub\|tdo 180.18 MHz 5.55 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 180.18 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 5.55 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.561 ns + Longest register register " "Info: + Longest register to register delay is 2.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[0\] 1 REG LCFF_X23_Y22_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y22_N11; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.398 ns) 0.737 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X23_Y22_N14 3 " "Info: 2: + IC(0.339 ns) + CELL(0.398 ns) = 0.737 ns; Loc. = LCCOMB_X23_Y22_N14; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/winapps/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 1.281 ns sld_hub:auto_hub\|tdo~1 3 COMB LCCOMB_X23_Y22_N30 1 " "Info: 3: + IC(0.269 ns) + CELL(0.275 ns) = 1.281 ns; Loc. = LCCOMB_X23_Y22_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.674 ns sld_hub:auto_hub\|tdo~2 4 COMB LCCOMB_X23_Y22_N6 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 1.674 ns; Loc. = LCCOMB_X23_Y22_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.149 ns) 2.077 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X23_Y22_N22 1 " "Info: 5: + IC(0.254 ns) + CELL(0.149 ns) = 2.077 ns; Loc. = LCCOMB_X23_Y22_N22; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 2.477 ns sld_hub:auto_hub\|tdo~4 6 COMB LCCOMB_X23_Y22_N0 1 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 2.477 ns; Loc. = LCCOMB_X23_Y22_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.561 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X23_Y22_N1 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.561 ns; Loc. = LCFF_X23_Y22_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 47.09 % ) " "Info: Total cell delay = 1.206 ns ( 47.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 52.91 % ) " "Info: Total interconnect delay = 1.355 ns ( 52.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.561 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.339ns 0.269ns 0.243ns 0.254ns 0.250ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.149ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.443 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 4.443 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X23_Y22_N1 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 4.443 ns; Loc. = LCFF_X23_Y22_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.906 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.443 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 4.443 ns sld_hub:auto_hub\|irsr_reg\[0\] 3 REG LCFF_X23_Y22_N11 10 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 4.443 ns; Loc. = LCFF_X23_Y22_N11; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.906 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.561 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.339ns 0.269ns 0.243ns 0.254ns 0.250ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.149ns 0.150ns 0.084ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done register Lab8Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 90.62 MHz 11.035 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 90.62 MHz between source register \"Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done\" and destination register \"Lab8Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0\" (period= 11.035 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.812 ns + Longest register register " "Info: + Longest register to register delay is 10.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done 1 REG LCFF_X34_Y20_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 2; REG Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 4727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.150 ns) 1.261 ns Lab8Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[19\]~1 2 COMB LCCOMB_X33_Y25_N0 48 " "Info: 2: + IC(1.111 ns) + CELL(0.150 ns) = 1.261 ns; Loc. = LCCOMB_X33_Y25_N0; Fanout = 48; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[19\]~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 4473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.150 ns) 2.500 ns Lab8Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[2\]~4 3 COMB LCCOMB_X32_Y21_N28 1 " "Info: 3: + IC(1.089 ns) + CELL(0.150 ns) = 2.500 ns; Loc. = LCCOMB_X32_Y21_N28; Fanout = 1; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[2\]~4'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~4 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 4473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.899 ns Lab8Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[2\]~5 4 COMB LCCOMB_X32_Y21_N6 10 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 2.899 ns; Loc. = LCCOMB_X32_Y21_N6; Fanout = 10; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[2\]~5'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~4 Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~5 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 4473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.150 ns) 3.838 ns Lab8Nios:n\|cpu_0:the_cpu_0\|E_src1\[2\]~1 5 COMB LCCOMB_X32_Y25_N0 12 " "Info: 5: + IC(0.789 ns) + CELL(0.150 ns) = 3.838 ns; Loc. = LCCOMB_X32_Y25_N0; Fanout = 12; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|E_src1\[2\]~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~5 Lab8Nios:n|cpu_0:the_cpu_0|E_src1[2]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 3874 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.414 ns) 4.747 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~5 6 COMB LCCOMB_X32_Y25_N20 2 " "Info: 6: + IC(0.495 ns) + CELL(0.414 ns) = 4.747 ns; Loc. = LCCOMB_X32_Y25_N20; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~5'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Lab8Nios:n|cpu_0:the_cpu_0|E_src1[2]~1 Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.818 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~7 7 COMB LCCOMB_X32_Y25_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.818 ns; Loc. = LCCOMB_X32_Y25_N22; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~7'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.889 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~9 8 COMB LCCOMB_X32_Y25_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.889 ns; Loc. = LCCOMB_X32_Y25_N24; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~9'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.960 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~11 9 COMB LCCOMB_X32_Y25_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.960 ns; Loc. = LCCOMB_X32_Y25_N26; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~11'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.031 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~13 10 COMB LCCOMB_X32_Y25_N28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.031 ns; Loc. = LCCOMB_X32_Y25_N28; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~13'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.177 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~15 11 COMB LCCOMB_X32_Y25_N30 2 " "Info: 11: + IC(0.000 ns) + CELL(0.146 ns) = 5.177 ns; Loc. = LCCOMB_X32_Y25_N30; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~15'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.248 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~17 12 COMB LCCOMB_X32_Y24_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.248 ns; Loc. = LCCOMB_X32_Y24_N0; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~17'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.319 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~19 13 COMB LCCOMB_X32_Y24_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.319 ns; Loc. = LCCOMB_X32_Y24_N2; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~19'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.390 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~21 14 COMB LCCOMB_X32_Y24_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.390 ns; Loc. = LCCOMB_X32_Y24_N4; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~21'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.461 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~23 15 COMB LCCOMB_X32_Y24_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.461 ns; Loc. = LCCOMB_X32_Y24_N6; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~23'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.532 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~25 16 COMB LCCOMB_X32_Y24_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.532 ns; Loc. = LCCOMB_X32_Y24_N8; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~25'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.603 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~27 17 COMB LCCOMB_X32_Y24_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.603 ns; Loc. = LCCOMB_X32_Y24_N10; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~27'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.674 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~29 18 COMB LCCOMB_X32_Y24_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.674 ns; Loc. = LCCOMB_X32_Y24_N12; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~29'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.833 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~31 19 COMB LCCOMB_X32_Y24_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 5.833 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~31'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.904 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~33 20 COMB LCCOMB_X32_Y24_N16 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.904 ns; Loc. = LCCOMB_X32_Y24_N16; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~33'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.975 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~35 21 COMB LCCOMB_X32_Y24_N18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.975 ns; Loc. = LCCOMB_X32_Y24_N18; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~35'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.046 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~37 22 COMB LCCOMB_X32_Y24_N20 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 6.046 ns; Loc. = LCCOMB_X32_Y24_N20; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~37'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.117 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~39 23 COMB LCCOMB_X32_Y24_N22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 6.117 ns; Loc. = LCCOMB_X32_Y24_N22; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~39'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.188 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~41 24 COMB LCCOMB_X32_Y24_N24 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.188 ns; Loc. = LCCOMB_X32_Y24_N24; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~41'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.259 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~43 25 COMB LCCOMB_X32_Y24_N26 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.259 ns; Loc. = LCCOMB_X32_Y24_N26; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~43'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.330 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~45 26 COMB LCCOMB_X32_Y24_N28 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 6.330 ns; Loc. = LCCOMB_X32_Y24_N28; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~45'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.476 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~47 27 COMB LCCOMB_X32_Y24_N30 2 " "Info: 27: + IC(0.000 ns) + CELL(0.146 ns) = 6.476 ns; Loc. = LCCOMB_X32_Y24_N30; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~47'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.547 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~49 28 COMB LCCOMB_X32_Y23_N0 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.547 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~49'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.618 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~51 29 COMB LCCOMB_X32_Y23_N2 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.618 ns; Loc. = LCCOMB_X32_Y23_N2; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~51'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.689 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~53 30 COMB LCCOMB_X32_Y23_N4 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.689 ns; Loc. = LCCOMB_X32_Y23_N4; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~53'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.760 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~55 31 COMB LCCOMB_X32_Y23_N6 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.760 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~55'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.831 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~57 32 COMB LCCOMB_X32_Y23_N8 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.831 ns; Loc. = LCCOMB_X32_Y23_N8; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~57'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.902 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~59 33 COMB LCCOMB_X32_Y23_N10 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.902 ns; Loc. = LCCOMB_X32_Y23_N10; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~59'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.973 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~61 34 COMB LCCOMB_X32_Y23_N12 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.973 ns; Loc. = LCCOMB_X32_Y23_N12; Fanout = 2; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~61'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.132 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~63 35 COMB LCCOMB_X32_Y23_N14 1 " "Info: 35: + IC(0.000 ns) + CELL(0.159 ns) = 7.132 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~63'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.542 ns Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~64 36 COMB LCCOMB_X32_Y23_N16 1 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 7.542 ns; Loc. = LCCOMB_X32_Y23_N16; Fanout = 1; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|Add7~64'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.438 ns) 8.914 ns Lab8Nios:n\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2 37 COMB LCCOMB_X33_Y27_N28 1 " "Info: 37: + IC(0.934 ns) + CELL(0.438 ns) = 8.914 ns; Loc. = LCCOMB_X33_Y27_N28; Fanout = 1; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 3594 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 9.314 ns Lab8Nios:n\|cpu_0:the_cpu_0\|E_br_result~0 38 COMB LCCOMB_X33_Y27_N30 3 " "Info: 38: + IC(0.250 ns) + CELL(0.150 ns) = 9.314 ns; Loc. = LCCOMB_X33_Y27_N30; Fanout = 3; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 3600 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 9.725 ns Lab8Nios:n\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~4 39 COMB LCCOMB_X33_Y27_N26 4 " "Info: 39: + IC(0.261 ns) + CELL(0.150 ns) = 9.725 ns; Loc. = LCCOMB_X33_Y27_N26; Fanout = 4; COMB Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~4'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.366 ns) 10.812 ns Lab8Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 40 REG LCFF_X31_Y27_N29 2 " "Info: 40: + IC(0.721 ns) + CELL(0.366 ns) = 10.812 ns; Loc. = LCFF_X31_Y27_N29; Fanout = 2; REG Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.913 ns ( 45.44 % ) " "Info: Total cell delay = 4.913 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.899 ns ( 54.56 % ) " "Info: Total interconnect delay = 5.899 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.812 ns" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~4 Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~5 Lab8Nios:n|cpu_0:the_cpu_0|E_src1[2]~1 Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "10.812 ns" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 {} Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~4 {} Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~5 {} Lab8Nios:n|cpu_0:the_cpu_0|E_src1[2]~1 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 {} Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 {} Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 {} Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 {} Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 1.111ns 1.089ns 0.249ns 0.789ns 0.495ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.934ns 0.250ns 0.261ns 0.721ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.438ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.658 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3236; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns Lab8Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 3 REG LCFF_X31_Y27_N29 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X31_Y27_N29; Fanout = 2; REG Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|M_ienable_reg_irq0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.667 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3236; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done 3 REG LCFF_X34_Y20_N1 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 2; REG Node = 'Lab8Nios:n\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 4727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 4727 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab8/cpu_0.v" 6567 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.812 ns" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~4 Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~5 Lab8Nios:n|cpu_0:the_cpu_0|E_src1[2]~1 Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "10.812 ns" { Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 {} Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~4 {} Lab8Nios:n|cpu_0:the_cpu_0|M_wr_data_unfiltered[2]~5 {} Lab8Nios:n|cpu_0:the_cpu_0|E_src1[2]~1 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~5 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~7 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~9 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~11 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~13 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~15 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~17 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~19 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~21 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~23 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~25 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~27 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~29 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~31 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~33 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~35 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~37 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~39 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~41 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~43 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~45 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~47 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~49 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~51 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~53 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~55 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~57 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~59 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~61 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~63 {} Lab8Nios:n|cpu_0:the_cpu_0|Add7~64 {} Lab8Nios:n|cpu_0:the_cpu_0|E_arith_result[32]~2 {} Lab8Nios:n|cpu_0:the_cpu_0|E_br_result~0 {} Lab8Nios:n|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~4 {} Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 1.111ns 1.089ns 0.249ns 0.789ns 0.495ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.934ns 0.250ns 0.261ns 0.721ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.438ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|irf_reg\[2\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.102 ns register " "Info: tsu for register \"sld_hub:auto_hub\|irf_reg\[2\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.102 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.574 ns + Longest pin register " "Info: + Longest pin to register delay is 5.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 25; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.374 ns) + CELL(0.419 ns) 2.793 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X22_Y22_N18 4 " "Info: 2: + IC(2.374 ns) + CELL(0.419 ns) = 2.793 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 4; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.275 ns) 3.726 ns sld_hub:auto_hub\|irf_reg\[1\]\[0\]~2 3 COMB LCCOMB_X21_Y22_N20 2 " "Info: 3: + IC(0.658 ns) + CELL(0.275 ns) = 3.726 ns; Loc. = LCCOMB_X21_Y22_N20; Fanout = 2; COMB Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[0\]~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 4.260 ns sld_hub:auto_hub\|irf_reg\[2\]\[0\]~10 4 COMB LCCOMB_X21_Y22_N28 5 " "Info: 4: + IC(0.259 ns) + CELL(0.275 ns) = 4.260 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 5; COMB Node = 'sld_hub:auto_hub\|irf_reg\[2\]\[0\]~10'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[2][0]~10 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.660 ns) 5.574 ns sld_hub:auto_hub\|irf_reg\[2\]\[0\] 5 REG LCFF_X18_Y22_N9 10 " "Info: 5: + IC(0.654 ns) + CELL(0.660 ns) = 5.574 ns; Loc. = LCFF_X18_Y22_N9; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irf_reg\[2\]\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { sld_hub:auto_hub|irf_reg[2][0]~10 sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 29.22 % ) " "Info: Total cell delay = 1.629 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.945 ns ( 70.78 % ) " "Info: Total interconnect delay = 3.945 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.574 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[2][0]~10 sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "5.574 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~2 {} sld_hub:auto_hub|irf_reg[2][0]~10 {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 2.374ns 0.658ns 0.259ns 0.654ns } { 0.000ns 0.419ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.436 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.436 ns sld_hub:auto_hub\|irf_reg\[2\]\[0\] 3 REG LCFF_X18_Y22_N9 10 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 4.436 ns; Loc. = LCFF_X18_Y22_N9; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irf_reg\[2\]\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.899 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.899 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 2.874ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.574 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[2][0]~10 sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "5.574 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~2 {} sld_hub:auto_hub|irf_reg[2][0]~10 {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 2.374ns 0.658ns 0.259ns 0.654ns } { 0.000ns 0.419ns 0.275ns 0.275ns 0.660ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.436 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 2.874ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 GPIO_0\[6\] Lab8Nios:n\|spi_0:the_spi_0\|spi_slave_select_reg\[0\] 9.130 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"GPIO_0\[6\]\" through register \"Lab8Nios:n\|spi_0:the_spi_0\|spi_slave_select_reg\[0\]\" is 9.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.669 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3236; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns Lab8Nios:n\|spi_0:the_spi_0\|spi_slave_select_reg\[0\] 3 REG LCFF_X34_Y19_N25 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X34_Y19_N25; Fanout = 2; REG Node = 'Lab8Nios:n\|spi_0:the_spi_0\|spi_slave_select_reg\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50~clkctrl Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab8/spi_0.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "spi_0.v" "" { Text "H:/QuartusII/Lab8/spi_0.v" 242 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.211 ns + Longest register pin " "Info: + Longest register to pin delay is 6.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab8Nios:n\|spi_0:the_spi_0\|spi_slave_select_reg\[0\] 1 REG LCFF_X34_Y19_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y19_N25; Fanout = 2; REG Node = 'Lab8Nios:n\|spi_0:the_spi_0\|spi_slave_select_reg\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab8/spi_0.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.245 ns) 1.192 ns Lab8Nios:n\|spi_0:the_spi_0\|SS_n~0 2 COMB LCCOMB_X42_Y19_N16 1 " "Info: 2: + IC(0.947 ns) + CELL(0.245 ns) = 1.192 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 1; COMB Node = 'Lab8Nios:n\|spi_0:the_spi_0\|SS_n~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] Lab8Nios:n|spi_0:the_spi_0|SS_n~0 } "NODE_NAME" } } { "spi_0.v" "" { Text "H:/QuartusII/Lab8/spi_0.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.387 ns) + CELL(2.632 ns) 6.211 ns GPIO_0\[6\] 3 PIN PIN_J21 0 " "Info: 3: + IC(2.387 ns) + CELL(2.632 ns) = 6.211 ns; Loc. = PIN_J21; Fanout = 0; PIN Node = 'GPIO_0\[6\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { Lab8Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "QP_Lab8.v" "" { Text "H:/QuartusII/Lab8/QP_Lab8.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.877 ns ( 46.32 % ) " "Info: Total cell delay = 2.877 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.334 ns ( 53.68 % ) " "Info: Total interconnect delay = 3.334 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] Lab8Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "6.211 ns" { Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] {} Lab8Nios:n|spi_0:the_spi_0|SS_n~0 {} GPIO_0[6] {} } { 0.000ns 0.947ns 2.387ns } { 0.000ns 0.245ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] Lab8Nios:n|spi_0:the_spi_0|SS_n~0 GPIO_0[6] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "6.211 ns" { Lab8Nios:n|spi_0:the_spi_0|spi_slave_select_reg[0] {} Lab8Nios:n|spi_0:the_spi_0|SS_n~0 {} GPIO_0[6] {} } { 0.000ns 0.947ns 2.387ns } { 0.000ns 0.245ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Lab8Nios:n\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[7\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.695 ns register " "Info: th for register \"Lab8Nios:n\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.438 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.438 ns Lab8Nios:n\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[7\] 3 REG LCFF_X18_Y21_N25 1 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = LCFF_X18_Y21_N25; Fanout = 1; REG Node = 'Lab8Nios:n\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "alt_jtag_atlantic.v" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.901 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.009 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.245 ns) 1.925 ns Lab8Nios:n\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]~feeder 2 COMB LCCOMB_X18_Y21_N24 1 " "Info: 2: + IC(1.680 ns) + CELL(0.245 ns) = 1.925 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 1; COMB Node = 'Lab8Nios:n\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]~feeder'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { altera_internal_jtag~TDIUTAP Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder } "NODE_NAME" } } { "alt_jtag_atlantic.v" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.009 ns Lab8Nios:n\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[7\] 3 REG LCFF_X18_Y21_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.009 ns; Loc. = LCFF_X18_Y21_N25; Fanout = 1; REG Node = 'Lab8Nios:n\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "alt_jtag_atlantic.v" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.329 ns ( 16.38 % ) " "Info: Total cell delay = 0.329 ns ( 16.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.680 ns ( 83.62 % ) " "Info: Total interconnect delay = 1.680 ns ( 83.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { altera_internal_jtag~TDIUTAP Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.009 ns" { altera_internal_jtag~TDIUTAP {} Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder {} Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 1.680ns 0.000ns } { 0.000ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { altera_internal_jtag~TDIUTAP Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.009 ns" { altera_internal_jtag~TDIUTAP {} Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder {} Lab8Nios:n|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 1.680ns 0.000ns } { 0.000ns 0.245ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 11:18:45 2012 " "Info: Processing ended: Wed Dec 12 11:18:45 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
