Analysis & Synthesis report for FPGA
Tue May 06 09:38:48 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated
 15. Source assignments for vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2
 16. Source assignments for vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated
 17. Parameter Settings for User Entity Instance: altpll1:altpll1_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: vga_pic:vga_pic|sobel:u_sobel
 20. Parameter Settings for User Entity Instance: vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component
 21. Parameter Settings for User Entity Instance: vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl
 23. Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic|lpm_mult:Mult2
 24. Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic|lpm_mult:Mult1
 25. Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic|lpm_mult:Mult0
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. altshift_taps Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "vga_ctrl:vga_ctrl"
 31. Port Connectivity Checks: "vga_pic:vga_pic|ram1:ram1_inst"
 32. Port Connectivity Checks: "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst"
 33. Port Connectivity Checks: "vga_pic:vga_pic|rom1:rom1_inst"
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 06 09:38:48 2025       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; FPGA                                        ;
; Top-level Entity Name              ; FPGA                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 681                                         ;
;     Total combinational functions  ; 600                                         ;
;     Dedicated logic registers      ; 235                                         ;
; Total registers                    ; 235                                         ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 821,728                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE40U19A7       ;                    ;
; Top-level entity name                                                      ; FPGA               ; FPGA               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; ../rtl/FPGA.v                    ; yes             ; User Verilog HDL File                  ; D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v                                        ;         ;
; ../rtl/vga_pic.v                 ; yes             ; User Verilog HDL File                  ; D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v                                     ;         ;
; ../rtl/vga_ctrl.v                ; yes             ; User Verilog HDL File                  ; D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v                                    ;         ;
; ../rtl/sobel.v                   ; yes             ; User Verilog HDL File                  ; D:/XUNIFANGZHEN/FPGA/rtl/sobel.v                                       ;         ;
; ram1.v                           ; yes             ; User Wizard-Generated File             ; D:/XUNIFANGZHEN/FPGA/prj/ram1.v                                        ;         ;
; altpll1.v                        ; yes             ; User Wizard-Generated File             ; D:/XUNIFANGZHEN/FPGA/prj/altpll1.v                                     ;         ;
; rom1.v                           ; yes             ; User Wizard-Generated File             ; D:/XUNIFANGZHEN/FPGA/prj/rom1.v                                        ;         ;
; shiftreg.v                       ; yes             ; User Wizard-Generated File             ; D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v                                    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/altpll1_altpll.v              ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/altpll1_altpll.v                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_3sb1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_3sb1.tdf                        ;         ;
; /xunifangzhen/fpga/pic160.mif    ; yes             ; Auto-Found Memory Initialization File  ; /xunifangzhen/fpga/pic160.mif                                          ;         ;
; db/decode_msa.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/decode_msa.tdf                             ;         ;
; db/mux_kob.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/mux_kob.tdf                                ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/shift_taps_4rv.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/shift_taps_4rv.tdf                         ;         ;
; db/altsyncram_1ha1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_1ha1.tdf                        ;         ;
; db/cntr_nsf.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/cntr_nsf.tdf                               ;         ;
; db/cmpr_ugc.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/cmpr_ugc.tdf                               ;         ;
; db/altsyncram_4ug1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_4ug1.tdf                        ;         ;
; db/mux_vmb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/mux_vmb.tdf                                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_bfh.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_bfh.tdf                            ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_lgh.tdf                            ;         ;
; db/add_sub_kgh.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_kgh.tdf                            ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 681                                                                                         ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 600                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 213                                                                                         ;
;     -- 3 input functions                    ; 211                                                                                         ;
;     -- <=2 input functions                  ; 176                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 333                                                                                         ;
;     -- arithmetic mode                      ; 267                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 235                                                                                         ;
;     -- Dedicated logic registers            ; 235                                                                                         ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 36                                                                                          ;
; Total memory bits                           ; 821728                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; altpll1:altpll1_inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 353                                                                                         ;
; Total fan-out                               ; 4557                                                                                        ;
; Average fan-out                             ; 4.45                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA                                               ; 600 (1)           ; 235 (0)      ; 821728      ; 0            ; 0       ; 0         ; 36   ; 0            ; |FPGA                                                                                                                                                        ; work         ;
;    |altpll1:altpll1_inst|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|altpll1:altpll1_inst                                                                                                                                   ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|altpll1:altpll1_inst|altpll:altpll_component                                                                                                           ; work         ;
;          |altpll1_altpll:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|altpll1:altpll1_inst|altpll:altpll_component|altpll1_altpll:auto_generated                                                                             ; work         ;
;    |vga_ctrl:vga_ctrl|                              ; 102 (102)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_ctrl:vga_ctrl                                                                                                                                      ; work         ;
;    |vga_pic:vga_pic|                                ; 497 (170)         ; 211 (41)     ; 821728      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic                                                                                                                                        ; work         ;
;       |lpm_mult:Mult0|                              ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult0                                                                                                                         ; work         ;
;          |multcore:mult_core|                       ; 30 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult0|multcore:mult_core                                                                                                      ; work         ;
;             |mpar_add:padder|                       ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|               ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                 ; work         ;
;                   |add_sub_kgh:auto_generated|      ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                      ; work         ;
;       |lpm_mult:Mult1|                              ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult1                                                                                                                         ; work         ;
;          |multcore:mult_core|                       ; 32 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult1|multcore:mult_core                                                                                                      ; work         ;
;             |mpar_add:padder|                       ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|               ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                 ; work         ;
;                   |add_sub_lgh:auto_generated|      ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                      ; work         ;
;       |lpm_mult:Mult2|                              ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult2                                                                                                                         ; work         ;
;          |multcore:mult_core|                       ; 23 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult2|multcore:mult_core                                                                                                      ; work         ;
;             |mpar_add:padder|                       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                 ; work         ;
;                   |add_sub_bfh:auto_generated|      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                      ; work         ;
;       |ram1:ram1_inst|                              ; 11 (0)            ; 4 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|ram1:ram1_inst                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|          ; 11 (0)            ; 4 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component                                                                                         ; work         ;
;             |altsyncram_4ug1:auto_generated|        ; 11 (1)            ; 4 (4)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated                                                          ; work         ;
;                |decode_msa:decode3|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|decode_msa:decode3                                       ; work         ;
;                |decode_msa:rden_decode|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|decode_msa:rden_decode                                   ; work         ;
;                |mux_vmb:mux2|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|mux_vmb:mux2                                             ; work         ;
;       |rom1:rom1_inst|                              ; 47 (0)            ; 5 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|rom1:rom1_inst                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|          ; 47 (0)            ; 5 (0)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component                                                                                         ; work         ;
;             |altsyncram_3sb1:auto_generated|        ; 47 (0)            ; 5 (5)        ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated                                                          ; work         ;
;                |decode_msa:rden_decode|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|decode_msa:rden_decode                                   ; work         ;
;                |mux_kob:mux2|                       ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|mux_kob:mux2                                             ; work         ;
;       |sobel:u_sobel|                               ; 184 (172)         ; 161 (153)    ; 2528        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|sobel:u_sobel                                                                                                                          ; work         ;
;          |shiftreg:shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 2528        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:ALTSHIFT_TAPS_component| ; 12 (0)            ; 8 (0)        ; 2528        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component                                                             ; work         ;
;                |shift_taps_4rv:auto_generated|      ; 12 (0)            ; 8 (0)        ; 2528        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated                               ; work         ;
;                   |altsyncram_1ha1:altsyncram2|     ; 0 (0)             ; 0 (0)        ; 2528        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2   ; work         ;
;                   |cntr_nsf:cntr1|                  ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1                ; work         ;
;                      |cmpr_ugc:cmpr4|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|cmpr_ugc:cmpr4 ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Single Port      ; 32768        ; 1            ; --           ; --           ; 32768  ; None                            ;
; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; 32768        ; 24           ; --           ; --           ; 786432 ; D:/XUNIFANGZHEN/FPGA/pic160.mif ;
; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 158          ; 16           ; 158          ; 16           ; 2528   ; None                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                          ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File                     ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------+
; Altera ; ALTPLL                     ; 13.1    ; N/A          ; N/A          ; |FPGA|altpll1:altpll1_inst                                 ; D:/XUNIFANGZHEN/FPGA/prj/altpll1.v  ;
; Altera ; RAM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |FPGA|vga_pic:vga_pic|ram1:ram1_inst                       ; D:/XUNIFANGZHEN/FPGA/prj/ram1.v     ;
; Altera ; ROM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |FPGA|vga_pic:vga_pic|rom1:rom1_inst                       ; D:/XUNIFANGZHEN/FPGA/prj/rom1.v     ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |FPGA|vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst ; D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+-----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------+------------------------+
; vga_pic:vga_pic|color_data_out[16]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[17]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[18]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[19]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[20]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[21]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[22]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[23]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[8]                   ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[9]                   ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[10]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[11]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[12]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[13]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[14]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[15]                  ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[0]                   ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[1]                   ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[2]                   ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[3]                   ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[4]                   ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[5]                   ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[6]                   ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; vga_pic:vga_pic|color_data_out[7]                   ; vga_pic:vga_pic|color_data_out[23] ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                                    ;                        ;
+-----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; vga_pic:vga_pic|sobel:u_sobel|Gx[8,9] ; Lost fanout        ;
; vga_pic:vga_pic|sobel:u_sobel|Gy[8,9] ; Lost fanout        ;
; vga_pic:vga_pic|rom_addr[15]          ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 235   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 218   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 131   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |FPGA|vga_ctrl:vga_ctrl|cntv[7]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA|vga_pic:vga_pic|sobel:u_sobel|cnt_row[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA|vga_pic:vga_pic|sobel:u_sobel|cnt_col[4] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |FPGA|vga_pic:vga_pic|rom_addr[5]              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |FPGA|vga_pic:vga_pic|ram_addr[3]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll1:altpll1_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll1 ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 33299999                  ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 50000000                  ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; altpll1_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+--------------------------------------+
; Parameter Name                     ; Value                           ; Type                                 ;
+------------------------------------+---------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                              ;
; OPERATION_MODE                     ; ROM                             ; Untyped                              ;
; WIDTH_A                            ; 24                              ; Signed Integer                       ;
; WIDTHAD_A                          ; 15                              ; Signed Integer                       ;
; NUMWORDS_A                         ; 32768                           ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                              ;
; WIDTH_B                            ; 1                               ; Untyped                              ;
; WIDTHAD_B                          ; 1                               ; Untyped                              ;
; NUMWORDS_B                         ; 1                               ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                              ;
; BYTE_SIZE                          ; 8                               ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                              ;
; INIT_FILE                          ; D:/XUNIFANGZHEN/FPGA/pic160.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_3sb1                 ; Untyped                              ;
+------------------------------------+---------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic|sobel:u_sobel ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; HOR_SCREEN     ; 800   ; Signed Integer                                    ;
; VERT_SCREEN    ; 480   ; Signed Integer                                    ;
; HOR_PIC        ; 160   ; Signed Integer                                    ;
; VERT_PIC       ; 160   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                  ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                               ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                        ;
; TAP_DISTANCE   ; 160            ; Signed Integer                                                                                        ;
; WIDTH          ; 8              ; Signed Integer                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                               ;
; CBXI_PARAMETER ; shift_taps_4rv ; Untyped                                                                                               ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_4ug1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; H_TOTAL        ; 00000000000000000000010000100000 ; Unsigned Binary ;
; HSYNC          ; 00000000000000000000000000000000 ; Unsigned Binary ;
; HBP            ; 00000000000000000000000000101110 ; Unsigned Binary ;
; HLB            ; 00000000000000000000000000000000 ; Unsigned Binary ;
; HDISP          ; 00000000000000000000001100100000 ; Unsigned Binary ;
; HRB            ; 00000000000000000000000000000000 ; Unsigned Binary ;
; HFP            ; 00000000000000000000000011010010 ; Unsigned Binary ;
; V_TOTAL        ; 00000000000000000000001000001101 ; Unsigned Binary ;
; VSYNC          ; 00000000000000000000000000000000 ; Unsigned Binary ;
; VBP            ; 00000000000000000000000000010110 ; Unsigned Binary ;
; VTB            ; 00000000000000000000000000000000 ; Unsigned Binary ;
; VDISP          ; 00000000000000000000000111100000 ; Unsigned Binary ;
; VBB            ; 00000000000000000000000000000000 ; Unsigned Binary ;
; VFP            ; 00000000000000000000000000010111 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic|lpm_mult:Mult2     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 13           ; Untyped             ;
; LPM_WIDTHR                                     ; 13           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic|lpm_mult:Mult1     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; altpll1:altpll1_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 2                                                              ;
; Entity Instance                           ; vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 24                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 1                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                          ;
; Entity Instance            ; vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                          ;
;     -- TAP_DISTANCE        ; 160                                                                                        ;
;     -- WIDTH               ; 8                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 3                              ;
; Entity Instance                       ; vga_pic:vga_pic|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 13                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; vga_pic:vga_pic|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 8                              ;
;     -- LPM_WIDTHP                     ; 16                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; vga_pic:vga_pic|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 7                              ;
;     -- LPM_WIDTHP                     ; 15                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ctrl:vga_ctrl"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; hsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_pic:vga_pic|ram1:ram1_inst"                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst"                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_pic:vga_pic|rom1:rom1_inst"                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue May 06 09:38:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/sim/tb_vga_pic.v
    Info (12023): Found entity 1: tb_vga_pic
Info (12021): Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/sim/tb_vga_basic.v
    Info (12023): Found entity 1: tb_VGA_Basic
Info (12021): Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/fpga.v
    Info (12023): Found entity 1: FPGA
Info (12021): Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/vga_pic.v
    Info (12023): Found entity 1: vga_pic
Info (12021): Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/sobel.v
    Info (12023): Found entity 1: sobel
Info (12021): Found 1 design units, including 1 entities, in source file ram1.v
    Info (12023): Found entity 1: ram1
Info (12021): Found 1 design units, including 1 entities, in source file altpll1.v
    Info (12023): Found entity 1: altpll1
Info (12021): Found 1 design units, including 1 entities, in source file rom1.v
    Info (12023): Found entity 1: rom1
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg.v
    Info (12023): Found entity 1: shiftreg
Warning (10236): Verilog HDL Implicit Net warning at FPGA.v(16): created implicit net for "rstn"
Info (12127): Elaborating entity "FPGA" for the top level hierarchy
Info (12128): Elaborating entity "altpll1" for hierarchy "altpll1:altpll1_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll1:altpll1_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll1:altpll1_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll1:altpll1_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33299999"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v
    Info (12023): Found entity 1: altpll1_altpll
Info (12128): Elaborating entity "altpll1_altpll" for hierarchy "altpll1:altpll1_inst|altpll:altpll_component|altpll1_altpll:auto_generated"
Info (12128): Elaborating entity "vga_pic" for hierarchy "vga_pic:vga_pic"
Warning (10230): Verilog HDL assignment warning at vga_pic.v(79): truncated value with size 32 to match size of target (8)
Warning (10240): Verilog HDL Always Construct warning at vga_pic.v(106): inferring latch(es) for variable "color_data_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "color_data_out[0]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[1]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[2]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[3]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[4]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[5]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[6]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[7]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[8]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[9]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[10]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[11]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[12]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[13]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[14]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[15]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[16]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[17]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[18]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[19]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[20]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[21]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[22]" at vga_pic.v(106)
Info (10041): Inferred latch for "color_data_out[23]" at vga_pic.v(106)
Info (12128): Elaborating entity "rom1" for hierarchy "vga_pic:vga_pic|rom1:rom1_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/XUNIFANGZHEN/FPGA/pic160.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3sb1.tdf
    Info (12023): Found entity 1: altsyncram_3sb1
Info (12128): Elaborating entity "altsyncram_3sb1" for hierarchy "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa
Info (12128): Elaborating entity "decode_msa" for hierarchy "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|decode_msa:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob
Info (12128): Elaborating entity "mux_kob" for hierarchy "vga_pic:vga_pic|rom1:rom1_inst|altsyncram:altsyncram_component|altsyncram_3sb1:auto_generated|mux_kob:mux2"
Info (12128): Elaborating entity "sobel" for hierarchy "vga_pic:vga_pic|sobel:u_sobel"
Warning (10036): Verilog HDL or VHDL warning at sobel.v(52): object "i" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sobel.v(95): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sobel.v(98): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "shiftreg" for hierarchy "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "160"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4rv.tdf
    Info (12023): Found entity 1: shift_taps_4rv
Info (12128): Elaborating entity "shift_taps_4rv" for hierarchy "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ha1.tdf
    Info (12023): Found entity 1: altsyncram_1ha1
Info (12128): Elaborating entity "altsyncram_1ha1" for hierarchy "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|altsyncram_1ha1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nsf.tdf
    Info (12023): Found entity 1: cntr_nsf
Info (12128): Elaborating entity "cntr_nsf" for hierarchy "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12128): Elaborating entity "cmpr_ugc" for hierarchy "vga_pic:vga_pic|sobel:u_sobel|shiftreg:shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4rv:auto_generated|cntr_nsf:cntr1|cmpr_ugc:cmpr4"
Info (12128): Elaborating entity "ram1" for hierarchy "vga_pic:vga_pic|ram1:ram1_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ug1.tdf
    Info (12023): Found entity 1: altsyncram_4ug1
Info (12128): Elaborating entity "altsyncram_4ug1" for hierarchy "vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf
    Info (12023): Found entity 1: mux_vmb
Info (12128): Elaborating entity "mux_vmb" for hierarchy "vga_pic:vga_pic|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_4ug1:auto_generated|mux_vmb:mux2"
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:vga_ctrl"
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(93): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(94): truncated value with size 32 to match size of target (10)
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_pic:vga_pic|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_pic:vga_pic|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_pic:vga_pic|Mult0"
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "vga_pic:vga_pic|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "vga_pic:vga_pic|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "vga_pic:vga_pic|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_pic:vga_pic|lpm_mult:Mult0"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch vga_pic:vga_pic|color_data_out[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13012): Latch vga_pic:vga_pic|color_data_out[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal keyin[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_HS" is stuck at VCC
    Warning (13410): Pin "LCD_VS" is stuck at VCC
    Warning (13410): Pin "LCD_RST" is stuck at VCC
    Warning (13410): Pin "LCD_BL" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/XUNIFANGZHEN/FPGA/prj/output_files/FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 834 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 681 logic cells
    Info (21064): Implemented 116 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 4706 megabytes
    Info: Processing ended: Tue May 06 09:38:48 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/XUNIFANGZHEN/FPGA/prj/output_files/FPGA.map.smsg.


