#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Development\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\va_math.vpi";
S_00000000009444d0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v00000000009c2f30_0 .var "clk", 0 0;
v00000000009c2990_0 .net "done", 0 0, v00000000009c1270_0;  1 drivers
v00000000009c1090_0 .net "outv", 7 0, v00000000009c2cb0_0;  1 drivers
E_000000000095a200 .event posedge, v00000000009c1270_0;
S_0000000000944660 .scope module, "uut" "processor" 2 8, 3 1 0, S_00000000009444d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "done";
    .port_info 2 /OUTPUT 8 "outv";
v00000000009c1f90_0 .var "MAX_PC", 2 0;
v00000000009c2030_0 .var "OUTPUT_REG", 2 0;
v00000000009c22b0_0 .net "clk", 0 0, v00000000009c2f30_0;  1 drivers
v00000000009c2670_0 .var "counter", 2 0;
v00000000009c1810_0 .net "cout", 0 0, L_00000000009c7620;  1 drivers
v00000000009c1270_0 .var "done", 0 0;
v00000000009c16d0_0 .var "fn", 5 0;
v00000000009c2a30_0 .var "imm", 15 0;
v00000000009c2350_0 .var "instruction", 31 0;
v00000000009c1770_0 .var "inv", 0 0;
v00000000009c2710_0 .var "opcode", 5 0;
v00000000009c1bd0_0 .var "opr", 0 0;
v00000000009c27b0_0 .net "outins", 31 0, v000000000095be60_0;  1 drivers
v00000000009c2cb0_0 .var "outv", 7 0;
v00000000009c2850_0 .net "overflow", 0 0, L_00000000009c8260;  1 drivers
v00000000009c18b0_0 .var "rd", 4 0;
v00000000009c1310 .array "regfl", 31 0, 7 0;
v00000000009c19f0_0 .net "res", 7 0, L_00000000009c5520;  1 drivers
v00000000009c2d50_0 .var "rs", 4 0;
v00000000009c28f0_0 .var "rt", 4 0;
v00000000009c1590_0 .var "sh", 4 0;
v00000000009c2c10_0 .var "src1", 7 0;
v00000000009c1c70_0 .var "src2", 7 0;
v00000000009c2df0_0 .var "state", 2 0;
v00000000009c1db0_0 .var "x", 7 0;
v00000000009c1d10_0 .var "y", 7 0;
E_0000000000959b40 .event posedge, v000000000095b1e0_0;
S_00000000009447f0 .scope module, "uut" "insmem" 3 34, 4 1 0, S_0000000000944660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "counter";
    .port_info 2 /OUTPUT 32 "instr";
v000000000095b1e0_0 .net "clk", 0 0, v00000000009c2f30_0;  alias, 1 drivers
v000000000095c5e0_0 .net "counter", 2 0, v00000000009c2670_0;  1 drivers
v000000000095c680 .array "insmemory", 6 0, 31 0;
v000000000095be60_0 .var "instr", 31 0;
E_000000000095a640 .event negedge, v000000000095b1e0_0;
S_000000000092cc10 .scope module, "uut2" "eight_bit_as" 3 35, 5 1 0, S_0000000000944660;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /INPUT 1 "opcode";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "overflow";
L_00000000009c8260 .functor XOR 1, L_00000000009c7620, L_00000000009c6c40, C4<0>, C4<0>;
v00000000009c2530_0 .net *"_ivl_79", 0 0, L_00000000009c6c40;  1 drivers
v00000000009c1ef0_0 .net "carry_out", 0 0, L_00000000009c7620;  alias, 1 drivers
v00000000009c14f0_0 .net "intermediate_carry", 6 0, L_00000000009c61a0;  1 drivers
v00000000009c1b30_0 .net "opcode", 0 0, v00000000009c1bd0_0;  1 drivers
v00000000009c23f0_0 .net "overflow", 0 0, L_00000000009c8260;  alias, 1 drivers
v00000000009c25d0_0 .net "sum", 7 0, L_00000000009c5520;  alias, 1 drivers
v00000000009c1630_0 .net "x", 7 0, v00000000009c1db0_0;  1 drivers
v00000000009c11d0_0 .net "y", 7 0, v00000000009c1d10_0;  1 drivers
L_00000000009c1e50 .part v00000000009c1db0_0, 0, 1;
L_00000000009c20d0 .part v00000000009c1d10_0, 0, 1;
L_00000000009c1130 .part v00000000009c1db0_0, 1, 1;
L_00000000009c13b0 .part v00000000009c1d10_0, 1, 1;
L_00000000009c2170 .part L_00000000009c61a0, 0, 1;
L_00000000009c1450 .part v00000000009c1db0_0, 2, 1;
L_00000000009c2210 .part v00000000009c1d10_0, 2, 1;
L_00000000009c6100 .part L_00000000009c61a0, 1, 1;
L_00000000009c5980 .part v00000000009c1db0_0, 3, 1;
L_00000000009c6ba0 .part v00000000009c1d10_0, 3, 1;
L_00000000009c6ce0 .part L_00000000009c61a0, 2, 1;
L_00000000009c6380 .part v00000000009c1db0_0, 4, 1;
L_00000000009c64c0 .part v00000000009c1d10_0, 4, 1;
L_00000000009c5ac0 .part L_00000000009c61a0, 3, 1;
L_00000000009c6600 .part v00000000009c1db0_0, 5, 1;
L_00000000009c58e0 .part v00000000009c1d10_0, 5, 1;
L_00000000009c5a20 .part L_00000000009c61a0, 4, 1;
L_00000000009c6e20 .part v00000000009c1db0_0, 6, 1;
L_00000000009c6d80 .part v00000000009c1d10_0, 6, 1;
L_00000000009c5fc0 .part L_00000000009c61a0, 5, 1;
LS_00000000009c61a0_0_0 .concat8 [ 1 1 1 1], L_00000000009c3920, L_00000000009c3bc0, L_00000000009c3e60, L_00000000009c3ed0;
LS_00000000009c61a0_0_4 .concat8 [ 1 1 1 0], L_00000000009c7700, L_00000000009c77e0, L_00000000009c7af0;
L_00000000009c61a0 .concat8 [ 4 3 0 0], LS_00000000009c61a0_0_0, LS_00000000009c61a0_0_4;
L_00000000009c5de0 .part v00000000009c1db0_0, 7, 1;
L_00000000009c66a0 .part v00000000009c1d10_0, 7, 1;
L_00000000009c6420 .part L_00000000009c61a0, 6, 1;
LS_00000000009c5520_0_0 .concat8 [ 1 1 1 1], L_0000000000957190, L_00000000009c34c0, L_00000000009c3530, L_00000000009c3f40;
LS_00000000009c5520_0_4 .concat8 [ 1 1 1 1], L_00000000009c31b0, L_00000000009c7e70, L_00000000009c7c40, L_00000000009c7930;
L_00000000009c5520 .concat8 [ 4 4 0 0], LS_00000000009c5520_0_0, LS_00000000009c5520_0_4;
L_00000000009c6c40 .part L_00000000009c61a0, 6, 1;
S_000000000092cda0 .scope module, "FA0" "one_bit_as" 5 16, 6 1 0, S_000000000092cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000009579e0 .functor XOR 1, v00000000009c1bd0_0, L_00000000009c20d0, C4<0>, C4<0>;
L_0000000000957900 .functor XOR 1, L_00000000009c1e50, L_00000000009579e0, C4<0>, C4<0>;
L_0000000000957190 .functor XOR 1, L_0000000000957900, v00000000009c1bd0_0, C4<0>, C4<0>;
L_00000000009c3990 .functor AND 1, L_00000000009c1e50, L_00000000009579e0, C4<1>, C4<1>;
L_00000000009c3680 .functor AND 1, L_00000000009579e0, v00000000009c1bd0_0, C4<1>, C4<1>;
L_00000000009c4020 .functor OR 1, L_00000000009c3990, L_00000000009c3680, C4<0>, C4<0>;
L_00000000009c38b0 .functor AND 1, L_00000000009c1e50, v00000000009c1bd0_0, C4<1>, C4<1>;
L_00000000009c3920 .functor OR 1, L_00000000009c4020, L_00000000009c38b0, C4<0>, C4<0>;
v000000000095c720_0 .net *"_ivl_10", 0 0, L_00000000009c4020;  1 drivers
v000000000095aec0_0 .net *"_ivl_12", 0 0, L_00000000009c38b0;  1 drivers
v000000000095bc80_0 .net *"_ivl_2", 0 0, L_0000000000957900;  1 drivers
v000000000095c7c0_0 .net *"_ivl_6", 0 0, L_00000000009c3990;  1 drivers
v000000000095c860_0 .net *"_ivl_8", 0 0, L_00000000009c3680;  1 drivers
v000000000095ae20_0 .net "a", 0 0, L_00000000009c1e50;  1 drivers
v000000000095ba00_0 .net "b", 0 0, L_00000000009c20d0;  1 drivers
v000000000095a9c0_0 .net "bd", 0 0, L_00000000009579e0;  1 drivers
v000000000095aa60_0 .net "cin", 0 0, v00000000009c1bd0_0;  alias, 1 drivers
v000000000095ab00_0 .net "cout", 0 0, L_00000000009c3920;  1 drivers
v000000000095ac40_0 .net "opcode", 0 0, v00000000009c1bd0_0;  alias, 1 drivers
v000000000095b500_0 .net "sum", 0 0, L_0000000000957190;  1 drivers
S_000000000092cf30 .scope module, "FA1" "one_bit_as" 5 17, 6 1 0, S_000000000092cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000009c3d10 .functor XOR 1, v00000000009c1bd0_0, L_00000000009c13b0, C4<0>, C4<0>;
L_00000000009c3450 .functor XOR 1, L_00000000009c1130, L_00000000009c3d10, C4<0>, C4<0>;
L_00000000009c34c0 .functor XOR 1, L_00000000009c3450, L_00000000009c2170, C4<0>, C4<0>;
L_00000000009c3ae0 .functor AND 1, L_00000000009c1130, L_00000000009c3d10, C4<1>, C4<1>;
L_00000000009c3a70 .functor AND 1, L_00000000009c3d10, L_00000000009c2170, C4<1>, C4<1>;
L_00000000009c3290 .functor OR 1, L_00000000009c3ae0, L_00000000009c3a70, C4<0>, C4<0>;
L_00000000009c3220 .functor AND 1, L_00000000009c1130, L_00000000009c2170, C4<1>, C4<1>;
L_00000000009c3bc0 .functor OR 1, L_00000000009c3290, L_00000000009c3220, C4<0>, C4<0>;
v000000000095b3c0_0 .net *"_ivl_10", 0 0, L_00000000009c3290;  1 drivers
v000000000095ace0_0 .net *"_ivl_12", 0 0, L_00000000009c3220;  1 drivers
v000000000095ad80_0 .net *"_ivl_2", 0 0, L_00000000009c3450;  1 drivers
v000000000095bd20_0 .net *"_ivl_6", 0 0, L_00000000009c3ae0;  1 drivers
v000000000095af60_0 .net *"_ivl_8", 0 0, L_00000000009c3a70;  1 drivers
v000000000095b000_0 .net "a", 0 0, L_00000000009c1130;  1 drivers
v000000000095b140_0 .net "b", 0 0, L_00000000009c13b0;  1 drivers
v000000000095b5a0_0 .net "bd", 0 0, L_00000000009c3d10;  1 drivers
v000000000095b460_0 .net "cin", 0 0, L_00000000009c2170;  1 drivers
v000000000095b280_0 .net "cout", 0 0, L_00000000009c3bc0;  1 drivers
v000000000095baa0_0 .net "opcode", 0 0, v00000000009c1bd0_0;  alias, 1 drivers
v000000000095b640_0 .net "sum", 0 0, L_00000000009c34c0;  1 drivers
S_0000000000929320 .scope module, "FA2" "one_bit_as" 5 18, 6 1 0, S_000000000092cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000009c3df0 .functor XOR 1, v00000000009c1bd0_0, L_00000000009c2210, C4<0>, C4<0>;
L_00000000009c3760 .functor XOR 1, L_00000000009c1450, L_00000000009c3df0, C4<0>, C4<0>;
L_00000000009c3530 .functor XOR 1, L_00000000009c3760, L_00000000009c6100, C4<0>, C4<0>;
L_00000000009c35a0 .functor AND 1, L_00000000009c1450, L_00000000009c3df0, C4<1>, C4<1>;
L_00000000009c3ca0 .functor AND 1, L_00000000009c3df0, L_00000000009c6100, C4<1>, C4<1>;
L_00000000009c36f0 .functor OR 1, L_00000000009c35a0, L_00000000009c3ca0, C4<0>, C4<0>;
L_00000000009c3d80 .functor AND 1, L_00000000009c1450, L_00000000009c6100, C4<1>, C4<1>;
L_00000000009c3e60 .functor OR 1, L_00000000009c36f0, L_00000000009c3d80, C4<0>, C4<0>;
v000000000095b6e0_0 .net *"_ivl_10", 0 0, L_00000000009c36f0;  1 drivers
v000000000095b780_0 .net *"_ivl_12", 0 0, L_00000000009c3d80;  1 drivers
v000000000095b820_0 .net *"_ivl_2", 0 0, L_00000000009c3760;  1 drivers
v000000000095bdc0_0 .net *"_ivl_6", 0 0, L_00000000009c35a0;  1 drivers
v000000000095bf00_0 .net *"_ivl_8", 0 0, L_00000000009c3ca0;  1 drivers
v000000000094ff10_0 .net "a", 0 0, L_00000000009c1450;  1 drivers
v0000000000950c30_0 .net "b", 0 0, L_00000000009c2210;  1 drivers
v0000000000951450_0 .net "bd", 0 0, L_00000000009c3df0;  1 drivers
v000000000094fdd0_0 .net "cin", 0 0, L_00000000009c6100;  1 drivers
v000000000094fe70_0 .net "cout", 0 0, L_00000000009c3e60;  1 drivers
v000000000094ffb0_0 .net "opcode", 0 0, v00000000009c1bd0_0;  alias, 1 drivers
v00000000009500f0_0 .net "sum", 0 0, L_00000000009c3530;  1 drivers
S_00000000009294b0 .scope module, "FA3" "one_bit_as" 5 19, 6 1 0, S_000000000092cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000009c3610 .functor XOR 1, v00000000009c1bd0_0, L_00000000009c6ba0, C4<0>, C4<0>;
L_00000000009c3b50 .functor XOR 1, L_00000000009c5980, L_00000000009c3610, C4<0>, C4<0>;
L_00000000009c3f40 .functor XOR 1, L_00000000009c3b50, L_00000000009c6ce0, C4<0>, C4<0>;
L_00000000009c37d0 .functor AND 1, L_00000000009c5980, L_00000000009c3610, C4<1>, C4<1>;
L_00000000009c3840 .functor AND 1, L_00000000009c3610, L_00000000009c6ce0, C4<1>, C4<1>;
L_00000000009c3c30 .functor OR 1, L_00000000009c37d0, L_00000000009c3840, C4<0>, C4<0>;
L_00000000009c3a00 .functor AND 1, L_00000000009c5980, L_00000000009c6ce0, C4<1>, C4<1>;
L_00000000009c3ed0 .functor OR 1, L_00000000009c3c30, L_00000000009c3a00, C4<0>, C4<0>;
v0000000000950550_0 .net *"_ivl_10", 0 0, L_00000000009c3c30;  1 drivers
v0000000000923f30_0 .net *"_ivl_12", 0 0, L_00000000009c3a00;  1 drivers
v0000000000924390_0 .net *"_ivl_2", 0 0, L_00000000009c3b50;  1 drivers
v0000000000923cb0_0 .net *"_ivl_6", 0 0, L_00000000009c37d0;  1 drivers
v00000000009c00c0_0 .net *"_ivl_8", 0 0, L_00000000009c3840;  1 drivers
v00000000009c0660_0 .net "a", 0 0, L_00000000009c5980;  1 drivers
v00000000009c0e80_0 .net "b", 0 0, L_00000000009c6ba0;  1 drivers
v00000000009c0340_0 .net "bd", 0 0, L_00000000009c3610;  1 drivers
v00000000009c0160_0 .net "cin", 0 0, L_00000000009c6ce0;  1 drivers
v00000000009c03e0_0 .net "cout", 0 0, L_00000000009c3ed0;  1 drivers
v00000000009bf1c0_0 .net "opcode", 0 0, v00000000009c1bd0_0;  alias, 1 drivers
v00000000009bf6c0_0 .net "sum", 0 0, L_00000000009c3f40;  1 drivers
S_0000000000929640 .scope module, "FA4" "one_bit_as" 5 20, 6 1 0, S_000000000092cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000009c3fb0 .functor XOR 1, v00000000009c1bd0_0, L_00000000009c64c0, C4<0>, C4<0>;
L_00000000009c4090 .functor XOR 1, L_00000000009c6380, L_00000000009c3fb0, C4<0>, C4<0>;
L_00000000009c31b0 .functor XOR 1, L_00000000009c4090, L_00000000009c5ac0, C4<0>, C4<0>;
L_00000000009c3300 .functor AND 1, L_00000000009c6380, L_00000000009c3fb0, C4<1>, C4<1>;
L_00000000009c3370 .functor AND 1, L_00000000009c3fb0, L_00000000009c5ac0, C4<1>, C4<1>;
L_00000000009c33e0 .functor OR 1, L_00000000009c3300, L_00000000009c3370, C4<0>, C4<0>;
L_00000000009c7460 .functor AND 1, L_00000000009c6380, L_00000000009c5ac0, C4<1>, C4<1>;
L_00000000009c7700 .functor OR 1, L_00000000009c33e0, L_00000000009c7460, C4<0>, C4<0>;
v00000000009c07a0_0 .net *"_ivl_10", 0 0, L_00000000009c33e0;  1 drivers
v00000000009c0a20_0 .net *"_ivl_12", 0 0, L_00000000009c7460;  1 drivers
v00000000009bfa80_0 .net *"_ivl_2", 0 0, L_00000000009c4090;  1 drivers
v00000000009bfb20_0 .net *"_ivl_6", 0 0, L_00000000009c3300;  1 drivers
v00000000009bfbc0_0 .net *"_ivl_8", 0 0, L_00000000009c3370;  1 drivers
v00000000009bf300_0 .net "a", 0 0, L_00000000009c6380;  1 drivers
v00000000009bf760_0 .net "b", 0 0, L_00000000009c64c0;  1 drivers
v00000000009bfc60_0 .net "bd", 0 0, L_00000000009c3fb0;  1 drivers
v00000000009c0520_0 .net "cin", 0 0, L_00000000009c5ac0;  1 drivers
v00000000009bff80_0 .net "cout", 0 0, L_00000000009c7700;  1 drivers
v00000000009bf3a0_0 .net "opcode", 0 0, v00000000009c1bd0_0;  alias, 1 drivers
v00000000009c0700_0 .net "sum", 0 0, L_00000000009c31b0;  1 drivers
S_00000000008d1630 .scope module, "FA5" "one_bit_as" 5 21, 6 1 0, S_000000000092cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000009c7d90 .functor XOR 1, v00000000009c1bd0_0, L_00000000009c58e0, C4<0>, C4<0>;
L_00000000009c7770 .functor XOR 1, L_00000000009c6600, L_00000000009c7d90, C4<0>, C4<0>;
L_00000000009c7e70 .functor XOR 1, L_00000000009c7770, L_00000000009c5a20, C4<0>, C4<0>;
L_00000000009c7bd0 .functor AND 1, L_00000000009c6600, L_00000000009c7d90, C4<1>, C4<1>;
L_00000000009c74d0 .functor AND 1, L_00000000009c7d90, L_00000000009c5a20, C4<1>, C4<1>;
L_00000000009c8110 .functor OR 1, L_00000000009c7bd0, L_00000000009c74d0, C4<0>, C4<0>;
L_00000000009c7e00 .functor AND 1, L_00000000009c6600, L_00000000009c5a20, C4<1>, C4<1>;
L_00000000009c77e0 .functor OR 1, L_00000000009c8110, L_00000000009c7e00, C4<0>, C4<0>;
v00000000009c0980_0 .net *"_ivl_10", 0 0, L_00000000009c8110;  1 drivers
v00000000009bf9e0_0 .net *"_ivl_12", 0 0, L_00000000009c7e00;  1 drivers
v00000000009c0840_0 .net *"_ivl_2", 0 0, L_00000000009c7770;  1 drivers
v00000000009c08e0_0 .net *"_ivl_6", 0 0, L_00000000009c7bd0;  1 drivers
v00000000009c0d40_0 .net *"_ivl_8", 0 0, L_00000000009c74d0;  1 drivers
v00000000009c0ac0_0 .net "a", 0 0, L_00000000009c6600;  1 drivers
v00000000009c05c0_0 .net "b", 0 0, L_00000000009c58e0;  1 drivers
v00000000009c0b60_0 .net "bd", 0 0, L_00000000009c7d90;  1 drivers
v00000000009c0c00_0 .net "cin", 0 0, L_00000000009c5a20;  1 drivers
v00000000009bf4e0_0 .net "cout", 0 0, L_00000000009c77e0;  1 drivers
v00000000009bfda0_0 .net "opcode", 0 0, v00000000009c1bd0_0;  alias, 1 drivers
v00000000009bf120_0 .net "sum", 0 0, L_00000000009c7e70;  1 drivers
S_00000000008d17c0 .scope module, "FA6" "one_bit_as" 5 22, 6 1 0, S_000000000092cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000009c7ee0 .functor XOR 1, v00000000009c1bd0_0, L_00000000009c6d80, C4<0>, C4<0>;
L_00000000009c7b60 .functor XOR 1, L_00000000009c6e20, L_00000000009c7ee0, C4<0>, C4<0>;
L_00000000009c7c40 .functor XOR 1, L_00000000009c7b60, L_00000000009c5fc0, C4<0>, C4<0>;
L_00000000009c7850 .functor AND 1, L_00000000009c6e20, L_00000000009c7ee0, C4<1>, C4<1>;
L_00000000009c7540 .functor AND 1, L_00000000009c7ee0, L_00000000009c5fc0, C4<1>, C4<1>;
L_00000000009c75b0 .functor OR 1, L_00000000009c7850, L_00000000009c7540, C4<0>, C4<0>;
L_00000000009c7a80 .functor AND 1, L_00000000009c6e20, L_00000000009c5fc0, C4<1>, C4<1>;
L_00000000009c7af0 .functor OR 1, L_00000000009c75b0, L_00000000009c7a80, C4<0>, C4<0>;
v00000000009c0ca0_0 .net *"_ivl_10", 0 0, L_00000000009c75b0;  1 drivers
v00000000009bf800_0 .net *"_ivl_12", 0 0, L_00000000009c7a80;  1 drivers
v00000000009bf440_0 .net *"_ivl_2", 0 0, L_00000000009c7b60;  1 drivers
v00000000009c0f20_0 .net *"_ivl_6", 0 0, L_00000000009c7850;  1 drivers
v00000000009c0de0_0 .net *"_ivl_8", 0 0, L_00000000009c7540;  1 drivers
v00000000009bf8a0_0 .net "a", 0 0, L_00000000009c6e20;  1 drivers
v00000000009c0020_0 .net "b", 0 0, L_00000000009c6d80;  1 drivers
v00000000009bfe40_0 .net "bd", 0 0, L_00000000009c7ee0;  1 drivers
v00000000009c0200_0 .net "cin", 0 0, L_00000000009c5fc0;  1 drivers
v00000000009bf080_0 .net "cout", 0 0, L_00000000009c7af0;  1 drivers
v00000000009bf260_0 .net "opcode", 0 0, v00000000009c1bd0_0;  alias, 1 drivers
v00000000009bf580_0 .net "sum", 0 0, L_00000000009c7c40;  1 drivers
S_00000000008d1950 .scope module, "FA7" "one_bit_as" 5 23, 6 1 0, S_000000000092cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000009c78c0 .functor XOR 1, v00000000009c1bd0_0, L_00000000009c66a0, C4<0>, C4<0>;
L_00000000009c7f50 .functor XOR 1, L_00000000009c5de0, L_00000000009c78c0, C4<0>, C4<0>;
L_00000000009c7930 .functor XOR 1, L_00000000009c7f50, L_00000000009c6420, C4<0>, C4<0>;
L_00000000009c7fc0 .functor AND 1, L_00000000009c5de0, L_00000000009c78c0, C4<1>, C4<1>;
L_00000000009c79a0 .functor AND 1, L_00000000009c78c0, L_00000000009c6420, C4<1>, C4<1>;
L_00000000009c81f0 .functor OR 1, L_00000000009c7fc0, L_00000000009c79a0, C4<0>, C4<0>;
L_00000000009c7a10 .functor AND 1, L_00000000009c5de0, L_00000000009c6420, C4<1>, C4<1>;
L_00000000009c7620 .functor OR 1, L_00000000009c81f0, L_00000000009c7a10, C4<0>, C4<0>;
v00000000009bf940_0 .net *"_ivl_10", 0 0, L_00000000009c81f0;  1 drivers
v00000000009bf620_0 .net *"_ivl_12", 0 0, L_00000000009c7a10;  1 drivers
v00000000009bfd00_0 .net *"_ivl_2", 0 0, L_00000000009c7f50;  1 drivers
v00000000009bfee0_0 .net *"_ivl_6", 0 0, L_00000000009c7fc0;  1 drivers
v00000000009c02a0_0 .net *"_ivl_8", 0 0, L_00000000009c79a0;  1 drivers
v00000000009c0480_0 .net "a", 0 0, L_00000000009c5de0;  1 drivers
v00000000009c2ad0_0 .net "b", 0 0, L_00000000009c66a0;  1 drivers
v00000000009c1a90_0 .net "bd", 0 0, L_00000000009c78c0;  1 drivers
v00000000009c1950_0 .net "cin", 0 0, L_00000000009c6420;  1 drivers
v00000000009c2e90_0 .net "cout", 0 0, L_00000000009c7620;  alias, 1 drivers
v00000000009c2b70_0 .net "opcode", 0 0, v00000000009c1bd0_0;  alias, 1 drivers
v00000000009c2490_0 .net "sum", 0 0, L_00000000009c7930;  1 drivers
    .scope S_00000000009447f0;
T_0 ;
    %wait E_000000000095a640;
    %load/vec4 v000000000095c5e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000095c680, 4;
    %store/vec4 v000000000095be60_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000009447f0;
T_1 ;
    %pushi/vec4 604045357, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000095c680, 4, 0;
    %pushi/vec4 604176364, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000095c680, 4, 0;
    %pushi/vec4 604241860, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000095c680, 4, 0;
    %pushi/vec4 604241950, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000095c680, 4, 0;
    %pushi/vec4 2238497, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000095c680, 4, 0;
    %pushi/vec4 6565921, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000095c680, 4, 0;
    %pushi/vec4 10889251, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000095c680, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000095c680, 4;
    %assign/vec4 v000000000095be60_0, 0;
    %end;
    .thread T_1;
    .scope S_0000000000944660;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009c1270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000009c2df0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000009c2670_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000009c1310, 4, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000009c1f90_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000009c2030_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0000000000944660;
T_3 ;
    %wait E_0000000000959b40;
    %load/vec4 v00000000009c2df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000009c27b0_0;
    %assign/vec4 v00000000009c2350_0, 0;
    %load/vec4 v00000000009c2670_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000009c2670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000009c2df0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000009c2df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000000009c2350_0;
    %parti/s 6, 26, 6;
    %store/vec4 v00000000009c2710_0, 0, 6;
    %load/vec4 v00000000009c2710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v00000000009c2350_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000000009c2d50_0, 0;
    %load/vec4 v00000000009c2350_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000000009c28f0_0, 0;
    %load/vec4 v00000000009c2350_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000000009c18b0_0, 0;
    %load/vec4 v00000000009c2350_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v00000000009c1590_0, 0;
    %load/vec4 v00000000009c2350_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v00000000009c16d0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000000009c2350_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000000009c2d50_0, 0;
    %load/vec4 v00000000009c2350_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000000009c18b0_0, 0;
    %load/vec4 v00000000009c2350_0;
    %parti/s 8, 0, 2;
    %pad/u 16;
    %assign/vec4 v00000000009c2a30_0, 0;
T_3.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000009c2df0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000009c2df0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v00000000009c2d50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000009c1310, 4;
    %assign/vec4 v00000000009c2c10_0, 0;
    %load/vec4 v00000000009c28f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000009c1310, 4;
    %assign/vec4 v00000000009c1c70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000009c2df0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v00000000009c2df0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v00000000009c2710_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000009c2710_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000009c16d0_0;
    %pad/u 32;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000009c16d0_0;
    %pad/u 32;
    %pushi/vec4 35, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.10, 9;
    %load/vec4 v00000000009c2710_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v00000000009c2c10_0;
    %assign/vec4 v00000000009c1db0_0, 0;
    %load/vec4 v00000000009c2a30_0;
    %pad/u 8;
    %assign/vec4 v00000000009c1d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009c1bd0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v00000000009c16d0_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v00000000009c2c10_0;
    %assign/vec4 v00000000009c1db0_0, 0;
    %load/vec4 v00000000009c1c70_0;
    %assign/vec4 v00000000009c1d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009c1bd0_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v00000000009c2c10_0;
    %assign/vec4 v00000000009c1db0_0, 0;
    %load/vec4 v00000000009c1c70_0;
    %assign/vec4 v00000000009c1d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009c1bd0_0, 0;
T_3.15 ;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009c1770_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009c1770_0, 0;
T_3.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000009c2df0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v00000000009c2df0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v00000000009c1770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000009c18b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v00000000009c19f0_0;
    %load/vec4 v00000000009c18b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009c1310, 0, 4;
T_3.18 ;
    %load/vec4 v00000000009c2670_0;
    %load/vec4 v00000000009c1f90_0;
    %cmp/e;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000000009c2df0_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000009c2df0_0, 0;
T_3.21 ;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v00000000009c2030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000009c1310, 4;
    %store/vec4 v00000000009c2cb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009c1270_0, 0, 1;
T_3.17 ;
T_3.9 ;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000009444d0;
T_4 ;
    %wait E_000000000095a200;
    %vpi_call 2 11 "$display", "OUTPUT_REG has %d", v00000000009c1090_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_00000000009444d0;
T_5 ;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009c2f30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009c2f30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009c2f30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "A7Q2_top.v";
    "A7Q2_processor.v";
    "A7Q2_instructionmem.v";
    "A7Q2_eight_bit_as.v";
    "A7Q2_one_bit_as.v";
