
DMATest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fd0  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800518c  0800518c  0000618c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051fc  080051fc  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080051fc  080051fc  000061fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005204  08005204  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005204  08005204  00006204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005208  08005208  00006208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20040000  0800520c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000568  20040010  0800521c  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20040578  0800521c  00007578  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fdc7  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002119  00000000  00000000  00016e07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  00018f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000950  00000000  00000000  00019b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028e2c  00000000  00000000  0001a480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dfbe  00000000  00000000  000432ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd0c1  00000000  00000000  0005126a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014e32b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031a0  00000000  00000000  0014e370  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00151510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040010 	.word	0x20040010
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08005174 	.word	0x08005174

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040014 	.word	0x20040014
 80001f8:	08005174 	.word	0x08005174

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */
uint8_t RxData[1024];
uint8_t script_send[1] = "S";
int index = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
	index = (index + 1024) % 2048;
 8000530:	4b11      	ldr	r3, [pc, #68]	@ (8000578 <HAL_UART_RxCpltCallback+0x50>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000538:	425a      	negs	r2, r3
 800053a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800053e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8000542:	bf58      	it	pl
 8000544:	4253      	negpl	r3, r2
 8000546:	4a0c      	ldr	r2, [pc, #48]	@ (8000578 <HAL_UART_RxCpltCallback+0x50>)
 8000548:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_DMA(&hlpuart1, RxData+index, 1024);
 800054a:	4b0b      	ldr	r3, [pc, #44]	@ (8000578 <HAL_UART_RxCpltCallback+0x50>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	461a      	mov	r2, r3
 8000550:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <HAL_UART_RxCpltCallback+0x54>)
 8000552:	4413      	add	r3, r2
 8000554:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000558:	4619      	mov	r1, r3
 800055a:	4809      	ldr	r0, [pc, #36]	@ (8000580 <HAL_UART_RxCpltCallback+0x58>)
 800055c:	f003 f9cc 	bl	80038f8 <HAL_UART_Receive_DMA>
	HAL_UART_Transmit(&hlpuart1, script_send, 1, 1000);
 8000560:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000564:	2201      	movs	r2, #1
 8000566:	4907      	ldr	r1, [pc, #28]	@ (8000584 <HAL_UART_RxCpltCallback+0x5c>)
 8000568:	4805      	ldr	r0, [pc, #20]	@ (8000580 <HAL_UART_RxCpltCallback+0x58>)
 800056a:	f003 f937 	bl	80037dc <HAL_UART_Transmit>
}
 800056e:	bf00      	nop
 8000570:	3708      	adds	r7, #8
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	20040570 	.word	0x20040570
 800057c:	20040170 	.word	0x20040170
 8000580:	2004002c 	.word	0x2004002c
 8000584:	20040000 	.word	0x20040000

08000588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058c:	f000 fcdb 	bl	8000f46 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000590:	f000 f814 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000594:	f000 f906 	bl	80007a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000598:	f000 f8da 	bl	8000750 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800059c:	f000 f854 	bl	8000648 <MX_LPUART1_UART_Init>
  MX_OCTOSPI1_Init();
 80005a0:	f000 f89e 	bl	80006e0 <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&hlpuart1, RxData, 1024);
 80005a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005a8:	4902      	ldr	r1, [pc, #8]	@ (80005b4 <main+0x2c>)
 80005aa:	4803      	ldr	r0, [pc, #12]	@ (80005b8 <main+0x30>)
 80005ac:	f003 f9a4 	bl	80038f8 <HAL_UART_Receive_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005b0:	bf00      	nop
 80005b2:	e7fd      	b.n	80005b0 <main+0x28>
 80005b4:	20040170 	.word	0x20040170
 80005b8:	2004002c 	.word	0x2004002c

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b096      	sub	sp, #88	@ 0x58
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	2244      	movs	r2, #68	@ 0x44
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f004 fda6 	bl	800511c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	463b      	mov	r3, r7
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005de:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005e2:	f001 fc07 	bl	8001df4 <HAL_PWREx_ControlVoltageScaling>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005ec:	f000 fb2c 	bl	8000c48 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80005f0:	2310      	movs	r3, #16
 80005f2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005f4:	2301      	movs	r3, #1
 80005f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80005fc:	2360      	movs	r3, #96	@ 0x60
 80005fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000600:	2300      	movs	r3, #0
 8000602:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000604:	f107 0314 	add.w	r3, r7, #20
 8000608:	4618      	mov	r0, r3
 800060a:	f001 fca7 	bl	8001f5c <HAL_RCC_OscConfig>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000614:	f000 fb18 	bl	8000c48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000618:	230f      	movs	r3, #15
 800061a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000620:	2300      	movs	r3, #0
 8000622:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000624:	2300      	movs	r3, #0
 8000626:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000628:	2300      	movs	r3, #0
 800062a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800062c:	463b      	mov	r3, r7
 800062e:	2100      	movs	r1, #0
 8000630:	4618      	mov	r0, r3
 8000632:	f002 f8ad 	bl	8002790 <HAL_RCC_ClockConfig>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800063c:	f000 fb04 	bl	8000c48 <Error_Handler>
  }
}
 8000640:	bf00      	nop
 8000642:	3758      	adds	r7, #88	@ 0x58
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800064c:	4b22      	ldr	r3, [pc, #136]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 800064e:	4a23      	ldr	r2, [pc, #140]	@ (80006dc <MX_LPUART1_UART_Init+0x94>)
 8000650:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000652:	4b21      	ldr	r3, [pc, #132]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 8000654:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000658:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800065a:	4b1f      	ldr	r3, [pc, #124]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000660:	4b1d      	ldr	r3, [pc, #116]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000666:	4b1c      	ldr	r3, [pc, #112]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 8000668:	2200      	movs	r2, #0
 800066a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800066c:	4b1a      	ldr	r3, [pc, #104]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 800066e:	220c      	movs	r2, #12
 8000670:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000672:	4b19      	ldr	r3, [pc, #100]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 8000674:	2200      	movs	r2, #0
 8000676:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000678:	4b17      	ldr	r3, [pc, #92]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 800067a:	2200      	movs	r2, #0
 800067c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800067e:	4b16      	ldr	r3, [pc, #88]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 8000680:	2200      	movs	r2, #0
 8000682:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000684:	4b14      	ldr	r3, [pc, #80]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 8000686:	2200      	movs	r2, #0
 8000688:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800068a:	4b13      	ldr	r3, [pc, #76]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 800068c:	2200      	movs	r2, #0
 800068e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000690:	4811      	ldr	r0, [pc, #68]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 8000692:	f003 f853 	bl	800373c <HAL_UART_Init>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800069c:	f000 fad4 	bl	8000c48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006a0:	2100      	movs	r1, #0
 80006a2:	480d      	ldr	r0, [pc, #52]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 80006a4:	f004 fc70 	bl	8004f88 <HAL_UARTEx_SetTxFifoThreshold>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80006ae:	f000 facb 	bl	8000c48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006b2:	2100      	movs	r1, #0
 80006b4:	4808      	ldr	r0, [pc, #32]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 80006b6:	f004 fca5 	bl	8005004 <HAL_UARTEx_SetRxFifoThreshold>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80006c0:	f000 fac2 	bl	8000c48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80006c4:	4804      	ldr	r0, [pc, #16]	@ (80006d8 <MX_LPUART1_UART_Init+0x90>)
 80006c6:	f004 fc26 	bl	8004f16 <HAL_UARTEx_DisableFifoMode>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80006d0:	f000 faba 	bl	8000c48 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	2004002c 	.word	0x2004002c
 80006dc:	40008000 	.word	0x40008000

080006e0 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 80006e4:	4b18      	ldr	r3, [pc, #96]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 80006e6:	4a19      	ldr	r2, [pc, #100]	@ (800074c <MX_OCTOSPI1_Init+0x6c>)
 80006e8:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80006ea:	4b17      	ldr	r3, [pc, #92]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80006f0:	4b15      	ldr	r3, [pc, #84]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 80006f6:	4b14      	ldr	r3, [pc, #80]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80006fc:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 80006fe:	2220      	movs	r2, #32
 8000700:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000702:	4b11      	ldr	r3, [pc, #68]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 8000704:	2201      	movs	r2, #1
 8000706:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000708:	4b0f      	ldr	r3, [pc, #60]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 800070a:	2200      	movs	r2, #0
 800070c:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 800070e:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 8000710:	2200      	movs	r2, #0
 8000712:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8000714:	4b0c      	ldr	r3, [pc, #48]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 8000716:	2201      	movs	r2, #1
 8000718:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800071a:	4b0b      	ldr	r3, [pc, #44]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 800071c:	2200      	movs	r2, #0
 800071e:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000720:	4b09      	ldr	r3, [pc, #36]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 8000722:	2200      	movs	r2, #0
 8000724:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8000726:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 8000728:	2200      	movs	r2, #0
 800072a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 800072c:	4b06      	ldr	r3, [pc, #24]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 800072e:	2208      	movs	r2, #8
 8000730:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000732:	4805      	ldr	r0, [pc, #20]	@ (8000748 <MX_OCTOSPI1_Init+0x68>)
 8000734:	f001 fa4e 	bl	8001bd4 <HAL_OSPI_Init>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 800073e:	f000 fa83 	bl	8000c48 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20040120 	.word	0x20040120
 800074c:	a0001000 	.word	0xa0001000

08000750 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000756:	4b12      	ldr	r3, [pc, #72]	@ (80007a0 <MX_DMA_Init+0x50>)
 8000758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800075a:	4a11      	ldr	r2, [pc, #68]	@ (80007a0 <MX_DMA_Init+0x50>)
 800075c:	f043 0304 	orr.w	r3, r3, #4
 8000760:	6493      	str	r3, [r2, #72]	@ 0x48
 8000762:	4b0f      	ldr	r3, [pc, #60]	@ (80007a0 <MX_DMA_Init+0x50>)
 8000764:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000766:	f003 0304 	and.w	r3, r3, #4
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800076e:	4b0c      	ldr	r3, [pc, #48]	@ (80007a0 <MX_DMA_Init+0x50>)
 8000770:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000772:	4a0b      	ldr	r2, [pc, #44]	@ (80007a0 <MX_DMA_Init+0x50>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	6493      	str	r3, [r2, #72]	@ 0x48
 800077a:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <MX_DMA_Init+0x50>)
 800077c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	603b      	str	r3, [r7, #0]
 8000784:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000786:	2200      	movs	r2, #0
 8000788:	2100      	movs	r1, #0
 800078a:	200b      	movs	r0, #11
 800078c:	f000 fd2b 	bl	80011e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000790:	200b      	movs	r0, #11
 8000792:	f000 fd44 	bl	800121e <HAL_NVIC_EnableIRQ>

}
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40021000 	.word	0x40021000

080007a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b08e      	sub	sp, #56	@ 0x38
 80007a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
 80007b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007ba:	4bb2      	ldr	r3, [pc, #712]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 80007bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007be:	4ab1      	ldr	r2, [pc, #708]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 80007c0:	f043 0310 	orr.w	r3, r3, #16
 80007c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007c6:	4baf      	ldr	r3, [pc, #700]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 80007c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ca:	f003 0310 	and.w	r3, r3, #16
 80007ce:	623b      	str	r3, [r7, #32]
 80007d0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d2:	4bac      	ldr	r3, [pc, #688]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 80007d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007d6:	4aab      	ldr	r2, [pc, #684]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 80007d8:	f043 0304 	orr.w	r3, r3, #4
 80007dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007de:	4ba9      	ldr	r3, [pc, #676]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 80007e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e2:	f003 0304 	and.w	r3, r3, #4
 80007e6:	61fb      	str	r3, [r7, #28]
 80007e8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007ea:	4ba6      	ldr	r3, [pc, #664]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 80007ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ee:	4aa5      	ldr	r2, [pc, #660]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 80007f0:	f043 0320 	orr.w	r3, r3, #32
 80007f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f6:	4ba3      	ldr	r3, [pc, #652]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 80007f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fa:	f003 0320 	and.w	r3, r3, #32
 80007fe:	61bb      	str	r3, [r7, #24]
 8000800:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000802:	4ba0      	ldr	r3, [pc, #640]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000806:	4a9f      	ldr	r2, [pc, #636]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000808:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800080c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080e:	4b9d      	ldr	r3, [pc, #628]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000816:	617b      	str	r3, [r7, #20]
 8000818:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	4b9a      	ldr	r3, [pc, #616]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081e:	4a99      	ldr	r2, [pc, #612]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000826:	4b97      	ldr	r3, [pc, #604]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	613b      	str	r3, [r7, #16]
 8000830:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000832:	4b94      	ldr	r3, [pc, #592]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000836:	4a93      	ldr	r2, [pc, #588]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000838:	f043 0302 	orr.w	r3, r3, #2
 800083c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083e:	4b91      	ldr	r3, [pc, #580]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000842:	f003 0302 	and.w	r3, r3, #2
 8000846:	60fb      	str	r3, [r7, #12]
 8000848:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800084a:	4b8e      	ldr	r3, [pc, #568]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 800084c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084e:	4a8d      	ldr	r2, [pc, #564]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000850:	f043 0308 	orr.w	r3, r3, #8
 8000854:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000856:	4b8b      	ldr	r3, [pc, #556]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085a:	f003 0308 	and.w	r3, r3, #8
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000862:	4b88      	ldr	r3, [pc, #544]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000866:	4a87      	ldr	r2, [pc, #540]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000868:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800086c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800086e:	4b85      	ldr	r3, [pc, #532]	@ (8000a84 <MX_GPIO_Init+0x2e0>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800087a:	f001 fb5f 	bl	8001f3c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800087e:	230c      	movs	r3, #12
 8000880:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000882:	2302      	movs	r3, #2
 8000884:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	2300      	movs	r3, #0
 800088c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800088e:	230d      	movs	r3, #13
 8000890:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000892:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000896:	4619      	mov	r1, r3
 8000898:	487b      	ldr	r0, [pc, #492]	@ (8000a88 <MX_GPIO_Init+0x2e4>)
 800089a:	f001 f809 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800089e:	2307      	movs	r3, #7
 80008a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008a2:	2312      	movs	r3, #18
 80008a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008aa:	2303      	movs	r3, #3
 80008ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80008ae:	2304      	movs	r3, #4
 80008b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008b6:	4619      	mov	r1, r3
 80008b8:	4874      	ldr	r0, [pc, #464]	@ (8000a8c <MX_GPIO_Init+0x2e8>)
 80008ba:	f000 fff9 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80008be:	2380      	movs	r3, #128	@ 0x80
 80008c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c2:	2302      	movs	r3, #2
 80008c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2300      	movs	r3, #0
 80008cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80008ce:	230d      	movs	r3, #13
 80008d0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008d6:	4619      	mov	r1, r3
 80008d8:	486c      	ldr	r0, [pc, #432]	@ (8000a8c <MX_GPIO_Init+0x2e8>)
 80008da:	f000 ffe9 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80008de:	233f      	movs	r3, #63	@ 0x3f
 80008e0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80008e2:	230b      	movs	r3, #11
 80008e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008ee:	4619      	mov	r1, r3
 80008f0:	4867      	ldr	r0, [pc, #412]	@ (8000a90 <MX_GPIO_Init+0x2ec>)
 80008f2:	f000 ffdd 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008f6:	2301      	movs	r3, #1
 80008f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fa:	2302      	movs	r3, #2
 80008fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000906:	2301      	movs	r3, #1
 8000908:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800090a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800090e:	4619      	mov	r1, r3
 8000910:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000914:	f000 ffcc 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000918:	2302      	movs	r3, #2
 800091a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800091c:	230b      	movs	r3, #11
 800091e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000924:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000928:	4619      	mov	r1, r3
 800092a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800092e:	f000 ffbf 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000932:	230c      	movs	r3, #12
 8000934:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000936:	2302      	movs	r3, #2
 8000938:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093a:	2300      	movs	r3, #0
 800093c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093e:	2303      	movs	r3, #3
 8000940:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000942:	2307      	movs	r3, #7
 8000944:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000946:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800094a:	4619      	mov	r1, r3
 800094c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000950:	f000 ffae 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000954:	23f0      	movs	r3, #240	@ 0xf0
 8000956:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000958:	2302      	movs	r3, #2
 800095a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000960:	2303      	movs	r3, #3
 8000962:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000964:	2305      	movs	r3, #5
 8000966:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800096c:	4619      	mov	r1, r3
 800096e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000972:	f000 ff9d 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000976:	2301      	movs	r3, #1
 8000978:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097a:	2302      	movs	r3, #2
 800097c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	2300      	movs	r3, #0
 8000984:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000986:	2302      	movs	r3, #2
 8000988:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800098e:	4619      	mov	r1, r3
 8000990:	4840      	ldr	r0, [pc, #256]	@ (8000a94 <MX_GPIO_Init+0x2f0>)
 8000992:	f000 ff8d 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000996:	2302      	movs	r3, #2
 8000998:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800099a:	230b      	movs	r3, #11
 800099c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009a6:	4619      	mov	r1, r3
 80009a8:	483a      	ldr	r0, [pc, #232]	@ (8000a94 <MX_GPIO_Init+0x2f0>)
 80009aa:	f000 ff81 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80009ae:	2344      	movs	r3, #68	@ 0x44
 80009b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009b2:	2303      	movs	r3, #3
 80009b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009be:	4619      	mov	r1, r3
 80009c0:	4834      	ldr	r0, [pc, #208]	@ (8000a94 <MX_GPIO_Init+0x2f0>)
 80009c2:	f000 ff75 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80009c6:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 80009ca:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009cc:	2302      	movs	r3, #2
 80009ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2300      	movs	r3, #0
 80009d6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80009d8:	2301      	movs	r3, #1
 80009da:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009e0:	4619      	mov	r1, r3
 80009e2:	4829      	ldr	r0, [pc, #164]	@ (8000a88 <MX_GPIO_Init+0x2e4>)
 80009e4:	f000 ff64 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80009e8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80009ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ee:	2302      	movs	r3, #2
 80009f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f6:	2300      	movs	r3, #0
 80009f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80009fa:	2303      	movs	r3, #3
 80009fc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a02:	4619      	mov	r1, r3
 8000a04:	4820      	ldr	r0, [pc, #128]	@ (8000a88 <MX_GPIO_Init+0x2e4>)
 8000a06:	f000 ff53 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a10:	2302      	movs	r3, #2
 8000a12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a24:	4619      	mov	r1, r3
 8000a26:	481b      	ldr	r0, [pc, #108]	@ (8000a94 <MX_GPIO_Init+0x2f0>)
 8000a28:	f000 ff42 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000a2c:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000a30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a32:	2302      	movs	r3, #2
 8000a34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	2300      	movs	r3, #0
 8000a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000a3e:	230d      	movs	r3, #13
 8000a40:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a46:	4619      	mov	r1, r3
 8000a48:	4812      	ldr	r0, [pc, #72]	@ (8000a94 <MX_GPIO_Init+0x2f0>)
 8000a4a:	f000 ff31 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000a4e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a54:	2302      	movs	r3, #2
 8000a56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000a60:	230e      	movs	r3, #14
 8000a62:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a68:	4619      	mov	r1, r3
 8000a6a:	480a      	ldr	r0, [pc, #40]	@ (8000a94 <MX_GPIO_Init+0x2f0>)
 8000a6c:	f000 ff20 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a70:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000a74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	2302      	movs	r3, #2
 8000a78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7e:	2303      	movs	r3, #3
 8000a80:	633b      	str	r3, [r7, #48]	@ 0x30
 8000a82:	e009      	b.n	8000a98 <MX_GPIO_Init+0x2f4>
 8000a84:	40021000 	.word	0x40021000
 8000a88:	48001000 	.word	0x48001000
 8000a8c:	48001400 	.word	0x48001400
 8000a90:	48000800 	.word	0x48000800
 8000a94:	48000400 	.word	0x48000400
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000a98:	2307      	movs	r3, #7
 8000a9a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4865      	ldr	r0, [pc, #404]	@ (8000c38 <MX_GPIO_Init+0x494>)
 8000aa4:	f000 ff04 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000aa8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000aac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000aba:	2302      	movs	r3, #2
 8000abc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	485c      	ldr	r0, [pc, #368]	@ (8000c38 <MX_GPIO_Init+0x494>)
 8000ac6:	f000 fef3 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000aca:	2340      	movs	r3, #64	@ 0x40
 8000acc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000ada:	230d      	movs	r3, #13
 8000adc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ade:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4855      	ldr	r0, [pc, #340]	@ (8000c3c <MX_GPIO_Init+0x498>)
 8000ae6:	f000 fee3 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000aea:	2380      	movs	r3, #128	@ 0x80
 8000aec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aee:	2302      	movs	r3, #2
 8000af0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	2300      	movs	r3, #0
 8000af8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000afa:	2302      	movs	r3, #2
 8000afc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b02:	4619      	mov	r1, r3
 8000b04:	484d      	ldr	r0, [pc, #308]	@ (8000c3c <MX_GPIO_Init+0x498>)
 8000b06:	f000 fed3 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000b0a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000b0e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b10:	2302      	movs	r3, #2
 8000b12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000b1c:	230c      	movs	r3, #12
 8000b1e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b24:	4619      	mov	r1, r3
 8000b26:	4845      	ldr	r0, [pc, #276]	@ (8000c3c <MX_GPIO_Init+0x498>)
 8000b28:	f000 fec2 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000b2c:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000b30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b32:	2302      	movs	r3, #2
 8000b34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	2300      	movs	r3, #0
 8000b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b3e:	230a      	movs	r3, #10
 8000b40:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b46:	4619      	mov	r1, r3
 8000b48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b4c:	f000 feb0 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b56:	2300      	movs	r3, #0
 8000b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b62:	4619      	mov	r1, r3
 8000b64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b68:	f000 fea2 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b70:	2302      	movs	r3, #2
 8000b72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b74:	2300      	movs	r3, #0
 8000b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b78:	2303      	movs	r3, #3
 8000b7a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000b7c:	2309      	movs	r3, #9
 8000b7e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b84:	4619      	mov	r1, r3
 8000b86:	482c      	ldr	r0, [pc, #176]	@ (8000c38 <MX_GPIO_Init+0x494>)
 8000b88:	f000 fe92 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b8c:	2304      	movs	r3, #4
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b90:	2302      	movs	r3, #2
 8000b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b98:	2303      	movs	r3, #3
 8000b9a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000b9c:	230c      	movs	r3, #12
 8000b9e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ba0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4824      	ldr	r0, [pc, #144]	@ (8000c38 <MX_GPIO_Init+0x494>)
 8000ba8:	f000 fe82 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000bac:	2318      	movs	r3, #24
 8000bae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb8:	2303      	movs	r3, #3
 8000bba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bbc:	2307      	movs	r3, #7
 8000bbe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	481c      	ldr	r0, [pc, #112]	@ (8000c38 <MX_GPIO_Init+0x494>)
 8000bc8:	f000 fe72 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000bcc:	2338      	movs	r3, #56	@ 0x38
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd8:	2303      	movs	r3, #3
 8000bda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bdc:	2306      	movs	r3, #6
 8000bde:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be4:	4619      	mov	r1, r3
 8000be6:	4816      	ldr	r0, [pc, #88]	@ (8000c40 <MX_GPIO_Init+0x49c>)
 8000be8:	f000 fe62 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000bec:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000bf0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bf2:	2312      	movs	r3, #18
 8000bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bfe:	2304      	movs	r3, #4
 8000c00:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c06:	4619      	mov	r1, r3
 8000c08:	480d      	ldr	r0, [pc, #52]	@ (8000c40 <MX_GPIO_Init+0x49c>)
 8000c0a:	f000 fe51 	bl	80018b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c26:	4619      	mov	r1, r3
 8000c28:	4806      	ldr	r0, [pc, #24]	@ (8000c44 <MX_GPIO_Init+0x4a0>)
 8000c2a:	f000 fe41 	bl	80018b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c2e:	bf00      	nop
 8000c30:	3738      	adds	r7, #56	@ 0x38
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	48000c00 	.word	0x48000c00
 8000c3c:	48000800 	.word	0x48000800
 8000c40:	48000400 	.word	0x48000400
 8000c44:	48001000 	.word	0x48001000

08000c48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c4c:	b672      	cpsid	i
}
 8000c4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <Error_Handler+0x8>

08000c54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c5e:	4a0e      	ldr	r2, [pc, #56]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c66:	4b0c      	ldr	r3, [pc, #48]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c72:	4b09      	ldr	r3, [pc, #36]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c76:	4a08      	ldr	r2, [pc, #32]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c7e:	4b06      	ldr	r3, [pc, #24]	@ (8000c98 <HAL_MspInit+0x44>)
 8000c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c86:	603b      	str	r3, [r7, #0]
 8000c88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	40021000 	.word	0x40021000

08000c9c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b0ae      	sub	sp, #184	@ 0xb8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cb4:	f107 0310 	add.w	r3, r7, #16
 8000cb8:	2294      	movs	r2, #148	@ 0x94
 8000cba:	2100      	movs	r1, #0
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f004 fa2d 	bl	800511c <memset>
  if(huart->Instance==LPUART1)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a3b      	ldr	r2, [pc, #236]	@ (8000db4 <HAL_UART_MspInit+0x118>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d16f      	bne.n	8000dac <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000ccc:	2320      	movs	r3, #32
 8000cce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cd4:	f107 0310 	add.w	r3, r7, #16
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f002 f817 	bl	8002d0c <HAL_RCCEx_PeriphCLKConfig>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ce4:	f7ff ffb0 	bl	8000c48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000ce8:	4b33      	ldr	r3, [pc, #204]	@ (8000db8 <HAL_UART_MspInit+0x11c>)
 8000cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000cec:	4a32      	ldr	r2, [pc, #200]	@ (8000db8 <HAL_UART_MspInit+0x11c>)
 8000cee:	f043 0301 	orr.w	r3, r3, #1
 8000cf2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000cf4:	4b30      	ldr	r3, [pc, #192]	@ (8000db8 <HAL_UART_MspInit+0x11c>)
 8000cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000cf8:	f003 0301 	and.w	r3, r3, #1
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d00:	4b2d      	ldr	r3, [pc, #180]	@ (8000db8 <HAL_UART_MspInit+0x11c>)
 8000d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d04:	4a2c      	ldr	r2, [pc, #176]	@ (8000db8 <HAL_UART_MspInit+0x11c>)
 8000d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8000db8 <HAL_UART_MspInit+0x11c>)
 8000d0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d14:	60bb      	str	r3, [r7, #8]
 8000d16:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000d18:	f001 f910 	bl	8001f3c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000d1c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000d20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d24:	2302      	movs	r3, #2
 8000d26:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d30:	2303      	movs	r3, #3
 8000d32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000d36:	2308      	movs	r3, #8
 8000d38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d3c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d40:	4619      	mov	r1, r3
 8000d42:	481e      	ldr	r0, [pc, #120]	@ (8000dbc <HAL_UART_MspInit+0x120>)
 8000d44:	f000 fdb4 	bl	80018b0 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8000d48:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000d4c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8000d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d50:	2222      	movs	r2, #34	@ 0x22
 8000d52:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d54:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d5a:	4b19      	ldr	r3, [pc, #100]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d60:	4b17      	ldr	r3, [pc, #92]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d62:	2280      	movs	r2, #128	@ 0x80
 8000d64:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d66:	4b16      	ldr	r3, [pc, #88]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d6c:	4b14      	ldr	r3, [pc, #80]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8000d72:	4b13      	ldr	r3, [pc, #76]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d78:	4b11      	ldr	r3, [pc, #68]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000d7e:	4810      	ldr	r0, [pc, #64]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d80:	f000 fa68 	bl	8001254 <HAL_DMA_Init>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8000d8a:	f7ff ff5d 	bl	8000c48 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4a0b      	ldr	r2, [pc, #44]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000d96:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2100      	movs	r1, #0
 8000da0:	2046      	movs	r0, #70	@ 0x46
 8000da2:	f000 fa20 	bl	80011e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000da6:	2046      	movs	r0, #70	@ 0x46
 8000da8:	f000 fa39 	bl	800121e <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8000dac:	bf00      	nop
 8000dae:	37b8      	adds	r7, #184	@ 0xb8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40008000 	.word	0x40008000
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	48001800 	.word	0x48001800
 8000dc0:	200400c0 	.word	0x200400c0
 8000dc4:	40020008 	.word	0x40020008

08000dc8 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b0aa      	sub	sp, #168	@ 0xa8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	2294      	movs	r2, #148	@ 0x94
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f004 f99f 	bl	800511c <memset>
  if(hospi->Instance==OCTOSPI1)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a17      	ldr	r2, [pc, #92]	@ (8000e40 <HAL_OSPI_MspInit+0x78>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d127      	bne.n	8000e38 <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8000de8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000dec:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8000dee:	2300      	movs	r3, #0
 8000df0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df4:	f107 0314 	add.w	r3, r7, #20
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f001 ff87 	bl	8002d0c <HAL_RCCEx_PeriphCLKConfig>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 8000e04:	f7ff ff20 	bl	8000c48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8000e08:	4b0e      	ldr	r3, [pc, #56]	@ (8000e44 <HAL_OSPI_MspInit+0x7c>)
 8000e0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e44 <HAL_OSPI_MspInit+0x7c>)
 8000e0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000e12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e14:	4b0b      	ldr	r3, [pc, #44]	@ (8000e44 <HAL_OSPI_MspInit+0x7c>)
 8000e16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e1c:	613b      	str	r3, [r7, #16]
 8000e1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8000e20:	4b08      	ldr	r3, [pc, #32]	@ (8000e44 <HAL_OSPI_MspInit+0x7c>)
 8000e22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e24:	4a07      	ldr	r2, [pc, #28]	@ (8000e44 <HAL_OSPI_MspInit+0x7c>)
 8000e26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e2a:	6513      	str	r3, [r2, #80]	@ 0x50
 8000e2c:	4b05      	ldr	r3, [pc, #20]	@ (8000e44 <HAL_OSPI_MspInit+0x7c>)
 8000e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8000e38:	bf00      	nop
 8000e3a:	37a8      	adds	r7, #168	@ 0xa8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	a0001000 	.word	0xa0001000
 8000e44:	40021000 	.word	0x40021000

08000e48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <NMI_Handler+0x4>

08000e50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <HardFault_Handler+0x4>

08000e58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <MemManage_Handler+0x4>

08000e60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <BusFault_Handler+0x4>

08000e68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <UsageFault_Handler+0x4>

08000e70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr

08000e9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e9e:	f000 f8a7 	bl	8000ff0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
	...

08000ea8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000eac:	4802      	ldr	r0, [pc, #8]	@ (8000eb8 <DMA1_Channel1_IRQHandler+0x10>)
 8000eae:	f000 fbaf 	bl	8001610 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	200400c0 	.word	0x200400c0

08000ebc <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000ec0:	4802      	ldr	r0, [pc, #8]	@ (8000ecc <LPUART1_IRQHandler+0x10>)
 8000ec2:	f002 fd65 	bl	8003990 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	2004002c 	.word	0x2004002c

08000ed0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ed4:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <SystemInit+0x20>)
 8000ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eda:	4a05      	ldr	r2, [pc, #20]	@ (8000ef0 <SystemInit+0x20>)
 8000edc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ee0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ef4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f2c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ef8:	f7ff ffea 	bl	8000ed0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000efc:	480c      	ldr	r0, [pc, #48]	@ (8000f30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000efe:	490d      	ldr	r1, [pc, #52]	@ (8000f34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f00:	4a0d      	ldr	r2, [pc, #52]	@ (8000f38 <LoopForever+0xe>)
  movs r3, #0
 8000f02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f04:	e002      	b.n	8000f0c <LoopCopyDataInit>

08000f06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f0a:	3304      	adds	r3, #4

08000f0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f10:	d3f9      	bcc.n	8000f06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f12:	4a0a      	ldr	r2, [pc, #40]	@ (8000f3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f14:	4c0a      	ldr	r4, [pc, #40]	@ (8000f40 <LoopForever+0x16>)
  movs r3, #0
 8000f16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f18:	e001      	b.n	8000f1e <LoopFillZerobss>

08000f1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f1c:	3204      	adds	r2, #4

08000f1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f20:	d3fb      	bcc.n	8000f1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f22:	f004 f903 	bl	800512c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f26:	f7ff fb2f 	bl	8000588 <main>

08000f2a <LoopForever>:

LoopForever:
    b LoopForever
 8000f2a:	e7fe      	b.n	8000f2a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f2c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000f30:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8000f34:	20040010 	.word	0x20040010
  ldr r2, =_sidata
 8000f38:	0800520c 	.word	0x0800520c
  ldr r2, =_sbss
 8000f3c:	20040010 	.word	0x20040010
  ldr r4, =_ebss
 8000f40:	20040578 	.word	0x20040578

08000f44 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f44:	e7fe      	b.n	8000f44 <ADC1_IRQHandler>

08000f46 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b082      	sub	sp, #8
 8000f4a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f50:	2003      	movs	r0, #3
 8000f52:	f000 f93d 	bl	80011d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f56:	2000      	movs	r0, #0
 8000f58:	f000 f80e 	bl	8000f78 <HAL_InitTick>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d002      	beq.n	8000f68 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	71fb      	strb	r3, [r7, #7]
 8000f66:	e001      	b.n	8000f6c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f68:	f7ff fe74 	bl	8000c54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f80:	2300      	movs	r3, #0
 8000f82:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f84:	4b17      	ldr	r3, [pc, #92]	@ (8000fe4 <HAL_InitTick+0x6c>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d023      	beq.n	8000fd4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000f8c:	4b16      	ldr	r3, [pc, #88]	@ (8000fe8 <HAL_InitTick+0x70>)
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	4b14      	ldr	r3, [pc, #80]	@ (8000fe4 <HAL_InitTick+0x6c>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	4619      	mov	r1, r3
 8000f96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 f949 	bl	800123a <HAL_SYSTICK_Config>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d10f      	bne.n	8000fce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b0f      	cmp	r3, #15
 8000fb2:	d809      	bhi.n	8000fc8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	6879      	ldr	r1, [r7, #4]
 8000fb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fbc:	f000 f913 	bl	80011e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fc0:	4a0a      	ldr	r2, [pc, #40]	@ (8000fec <HAL_InitTick+0x74>)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6013      	str	r3, [r2, #0]
 8000fc6:	e007      	b.n	8000fd8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	73fb      	strb	r3, [r7, #15]
 8000fcc:	e004      	b.n	8000fd8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	73fb      	strb	r3, [r7, #15]
 8000fd2:	e001      	b.n	8000fd8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3710      	adds	r7, #16
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	2004000c 	.word	0x2004000c
 8000fe8:	20040004 	.word	0x20040004
 8000fec:	20040008 	.word	0x20040008

08000ff0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ff4:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <HAL_IncTick+0x20>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <HAL_IncTick+0x24>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4413      	add	r3, r2
 8001000:	4a04      	ldr	r2, [pc, #16]	@ (8001014 <HAL_IncTick+0x24>)
 8001002:	6013      	str	r3, [r2, #0]
}
 8001004:	bf00      	nop
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	2004000c 	.word	0x2004000c
 8001014:	20040574 	.word	0x20040574

08001018 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  return uwTick;
 800101c:	4b03      	ldr	r3, [pc, #12]	@ (800102c <HAL_GetTick+0x14>)
 800101e:	681b      	ldr	r3, [r3, #0]
}
 8001020:	4618      	mov	r0, r3
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20040574 	.word	0x20040574

08001030 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f003 0307 	and.w	r3, r3, #7
 800103e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001040:	4b0c      	ldr	r3, [pc, #48]	@ (8001074 <__NVIC_SetPriorityGrouping+0x44>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001046:	68ba      	ldr	r2, [r7, #8]
 8001048:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800104c:	4013      	ands	r3, r2
 800104e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001058:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800105c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001060:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001062:	4a04      	ldr	r2, [pc, #16]	@ (8001074 <__NVIC_SetPriorityGrouping+0x44>)
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	60d3      	str	r3, [r2, #12]
}
 8001068:	bf00      	nop
 800106a:	3714      	adds	r7, #20
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr
 8001074:	e000ed00 	.word	0xe000ed00

08001078 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800107c:	4b04      	ldr	r3, [pc, #16]	@ (8001090 <__NVIC_GetPriorityGrouping+0x18>)
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	0a1b      	lsrs	r3, r3, #8
 8001082:	f003 0307 	and.w	r3, r3, #7
}
 8001086:	4618      	mov	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	db0b      	blt.n	80010be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	f003 021f 	and.w	r2, r3, #31
 80010ac:	4907      	ldr	r1, [pc, #28]	@ (80010cc <__NVIC_EnableIRQ+0x38>)
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	095b      	lsrs	r3, r3, #5
 80010b4:	2001      	movs	r0, #1
 80010b6:	fa00 f202 	lsl.w	r2, r0, r2
 80010ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010be:	bf00      	nop
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	e000e100 	.word	0xe000e100

080010d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	6039      	str	r1, [r7, #0]
 80010da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	db0a      	blt.n	80010fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	b2da      	uxtb	r2, r3
 80010e8:	490c      	ldr	r1, [pc, #48]	@ (800111c <__NVIC_SetPriority+0x4c>)
 80010ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ee:	0112      	lsls	r2, r2, #4
 80010f0:	b2d2      	uxtb	r2, r2
 80010f2:	440b      	add	r3, r1
 80010f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010f8:	e00a      	b.n	8001110 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	4908      	ldr	r1, [pc, #32]	@ (8001120 <__NVIC_SetPriority+0x50>)
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	f003 030f 	and.w	r3, r3, #15
 8001106:	3b04      	subs	r3, #4
 8001108:	0112      	lsls	r2, r2, #4
 800110a:	b2d2      	uxtb	r2, r2
 800110c:	440b      	add	r3, r1
 800110e:	761a      	strb	r2, [r3, #24]
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	e000e100 	.word	0xe000e100
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001124:	b480      	push	{r7}
 8001126:	b089      	sub	sp, #36	@ 0x24
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	f1c3 0307 	rsb	r3, r3, #7
 800113e:	2b04      	cmp	r3, #4
 8001140:	bf28      	it	cs
 8001142:	2304      	movcs	r3, #4
 8001144:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	3304      	adds	r3, #4
 800114a:	2b06      	cmp	r3, #6
 800114c:	d902      	bls.n	8001154 <NVIC_EncodePriority+0x30>
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	3b03      	subs	r3, #3
 8001152:	e000      	b.n	8001156 <NVIC_EncodePriority+0x32>
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001158:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	43da      	mvns	r2, r3
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	401a      	ands	r2, r3
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800116c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	fa01 f303 	lsl.w	r3, r1, r3
 8001176:	43d9      	mvns	r1, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800117c:	4313      	orrs	r3, r2
         );
}
 800117e:	4618      	mov	r0, r3
 8001180:	3724      	adds	r7, #36	@ 0x24
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
	...

0800118c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3b01      	subs	r3, #1
 8001198:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800119c:	d301      	bcc.n	80011a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800119e:	2301      	movs	r3, #1
 80011a0:	e00f      	b.n	80011c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011a2:	4a0a      	ldr	r2, [pc, #40]	@ (80011cc <SysTick_Config+0x40>)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011aa:	210f      	movs	r1, #15
 80011ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011b0:	f7ff ff8e 	bl	80010d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011b4:	4b05      	ldr	r3, [pc, #20]	@ (80011cc <SysTick_Config+0x40>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ba:	4b04      	ldr	r3, [pc, #16]	@ (80011cc <SysTick_Config+0x40>)
 80011bc:	2207      	movs	r2, #7
 80011be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	e000e010 	.word	0xe000e010

080011d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f7ff ff29 	bl	8001030 <__NVIC_SetPriorityGrouping>
}
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b086      	sub	sp, #24
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	4603      	mov	r3, r0
 80011ee:	60b9      	str	r1, [r7, #8]
 80011f0:	607a      	str	r2, [r7, #4]
 80011f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011f8:	f7ff ff3e 	bl	8001078 <__NVIC_GetPriorityGrouping>
 80011fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	68b9      	ldr	r1, [r7, #8]
 8001202:	6978      	ldr	r0, [r7, #20]
 8001204:	f7ff ff8e 	bl	8001124 <NVIC_EncodePriority>
 8001208:	4602      	mov	r2, r0
 800120a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800120e:	4611      	mov	r1, r2
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff ff5d 	bl	80010d0 <__NVIC_SetPriority>
}
 8001216:	bf00      	nop
 8001218:	3718      	adds	r7, #24
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	b082      	sub	sp, #8
 8001222:	af00      	add	r7, sp, #0
 8001224:	4603      	mov	r3, r0
 8001226:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff ff31 	bl	8001094 <__NVIC_EnableIRQ>
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b082      	sub	sp, #8
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ffa2 	bl	800118c <SysTick_Config>
 8001248:	4603      	mov	r3, r0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d101      	bne.n	8001266 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e08d      	b.n	8001382 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	461a      	mov	r2, r3
 800126c:	4b47      	ldr	r3, [pc, #284]	@ (800138c <HAL_DMA_Init+0x138>)
 800126e:	429a      	cmp	r2, r3
 8001270:	d80f      	bhi.n	8001292 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	461a      	mov	r2, r3
 8001278:	4b45      	ldr	r3, [pc, #276]	@ (8001390 <HAL_DMA_Init+0x13c>)
 800127a:	4413      	add	r3, r2
 800127c:	4a45      	ldr	r2, [pc, #276]	@ (8001394 <HAL_DMA_Init+0x140>)
 800127e:	fba2 2303 	umull	r2, r3, r2, r3
 8001282:	091b      	lsrs	r3, r3, #4
 8001284:	009a      	lsls	r2, r3, #2
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a42      	ldr	r2, [pc, #264]	@ (8001398 <HAL_DMA_Init+0x144>)
 800128e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001290:	e00e      	b.n	80012b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	461a      	mov	r2, r3
 8001298:	4b40      	ldr	r3, [pc, #256]	@ (800139c <HAL_DMA_Init+0x148>)
 800129a:	4413      	add	r3, r2
 800129c:	4a3d      	ldr	r2, [pc, #244]	@ (8001394 <HAL_DMA_Init+0x140>)
 800129e:	fba2 2303 	umull	r2, r3, r2, r3
 80012a2:	091b      	lsrs	r3, r3, #4
 80012a4:	009a      	lsls	r2, r3, #2
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a3c      	ldr	r2, [pc, #240]	@ (80013a0 <HAL_DMA_Init+0x14c>)
 80012ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2202      	movs	r2, #2
 80012b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80012c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80012ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80012d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	691b      	ldr	r3, [r3, #16]
 80012da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6a1b      	ldr	r3, [r3, #32]
 80012f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80012f4:	68fa      	ldr	r2, [r7, #12]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	68fa      	ldr	r2, [r7, #12]
 8001300:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f000 fa72 	bl	80017ec <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001310:	d102      	bne.n	8001318 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2200      	movs	r2, #0
 8001316:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685a      	ldr	r2, [r3, #4]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800132c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d010      	beq.n	8001358 <HAL_DMA_Init+0x104>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2b04      	cmp	r3, #4
 800133c:	d80c      	bhi.n	8001358 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f000 fa92 	bl	8001868 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	e008      	b.n	800136a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2201      	movs	r2, #1
 8001374:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2200      	movs	r2, #0
 800137c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	40020407 	.word	0x40020407
 8001390:	bffdfff8 	.word	0xbffdfff8
 8001394:	cccccccd 	.word	0xcccccccd
 8001398:	40020000 	.word	0x40020000
 800139c:	bffdfbf8 	.word	0xbffdfbf8
 80013a0:	40020400 	.word	0x40020400

080013a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
 80013b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80013b2:	2300      	movs	r3, #0
 80013b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d101      	bne.n	80013c4 <HAL_DMA_Start_IT+0x20>
 80013c0:	2302      	movs	r3, #2
 80013c2:	e066      	b.n	8001492 <HAL_DMA_Start_IT+0xee>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2201      	movs	r2, #1
 80013c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d155      	bne.n	8001484 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2202      	movs	r2, #2
 80013dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2200      	movs	r2, #0
 80013e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f022 0201 	bic.w	r2, r2, #1
 80013f4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	68b9      	ldr	r1, [r7, #8]
 80013fc:	68f8      	ldr	r0, [r7, #12]
 80013fe:	f000 f9b6 	bl	800176e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	2b00      	cmp	r3, #0
 8001408:	d008      	beq.n	800141c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f042 020e 	orr.w	r2, r2, #14
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	e00f      	b.n	800143c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f022 0204 	bic.w	r2, r2, #4
 800142a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f042 020a 	orr.w	r2, r2, #10
 800143a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d007      	beq.n	800145a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001454:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001458:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800145e:	2b00      	cmp	r3, #0
 8001460:	d007      	beq.n	8001472 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800146c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001470:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f042 0201 	orr.w	r2, r2, #1
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	e005      	b.n	8001490 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2200      	movs	r2, #0
 8001488:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800148c:	2302      	movs	r3, #2
 800148e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001490:	7dfb      	ldrb	r3, [r7, #23]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3718      	adds	r7, #24
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800149a:	b480      	push	{r7}
 800149c:	b085      	sub	sp, #20
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014a2:	2300      	movs	r3, #0
 80014a4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d008      	beq.n	80014c4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2204      	movs	r2, #4
 80014b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2200      	movs	r2, #0
 80014bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e040      	b.n	8001546 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f022 020e 	bic.w	r2, r2, #14
 80014d2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80014e2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f022 0201 	bic.w	r2, r2, #1
 80014f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f8:	f003 021c 	and.w	r2, r3, #28
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001500:	2101      	movs	r1, #1
 8001502:	fa01 f202 	lsl.w	r2, r1, r2
 8001506:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001510:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001516:	2b00      	cmp	r3, #0
 8001518:	d00c      	beq.n	8001534 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001524:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001528:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001532:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2201      	movs	r2, #1
 8001538:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2200      	movs	r2, #0
 8001540:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001544:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001546:	4618      	mov	r0, r3
 8001548:	3714      	adds	r7, #20
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr

08001552 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b084      	sub	sp, #16
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800155a:	2300      	movs	r3, #0
 800155c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d005      	beq.n	8001576 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2204      	movs	r2, #4
 800156e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	73fb      	strb	r3, [r7, #15]
 8001574:	e047      	b.n	8001606 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f022 020e 	bic.w	r2, r2, #14
 8001584:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f022 0201 	bic.w	r2, r2, #1
 8001594:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80015a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015aa:	f003 021c 	and.w	r2, r3, #28
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b2:	2101      	movs	r1, #1
 80015b4:	fa01 f202 	lsl.w	r2, r1, r2
 80015b8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80015c2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d00c      	beq.n	80015e6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80015da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80015e4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2201      	movs	r2, #1
 80015ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2200      	movs	r2, #0
 80015f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d003      	beq.n	8001606 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	4798      	blx	r3
    }
  }
  return status;
 8001606:	7bfb      	ldrb	r3, [r7, #15]
}
 8001608:	4618      	mov	r0, r3
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162c:	f003 031c 	and.w	r3, r3, #28
 8001630:	2204      	movs	r2, #4
 8001632:	409a      	lsls	r2, r3
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	4013      	ands	r3, r2
 8001638:	2b00      	cmp	r3, #0
 800163a:	d026      	beq.n	800168a <HAL_DMA_IRQHandler+0x7a>
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	f003 0304 	and.w	r3, r3, #4
 8001642:	2b00      	cmp	r3, #0
 8001644:	d021      	beq.n	800168a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0320 	and.w	r3, r3, #32
 8001650:	2b00      	cmp	r3, #0
 8001652:	d107      	bne.n	8001664 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 0204 	bic.w	r2, r2, #4
 8001662:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001668:	f003 021c 	and.w	r2, r3, #28
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001670:	2104      	movs	r1, #4
 8001672:	fa01 f202 	lsl.w	r2, r1, r2
 8001676:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167c:	2b00      	cmp	r3, #0
 800167e:	d071      	beq.n	8001764 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001688:	e06c      	b.n	8001764 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168e:	f003 031c 	and.w	r3, r3, #28
 8001692:	2202      	movs	r2, #2
 8001694:	409a      	lsls	r2, r3
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	4013      	ands	r3, r2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d02e      	beq.n	80016fc <HAL_DMA_IRQHandler+0xec>
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d029      	beq.n	80016fc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 0320 	and.w	r3, r3, #32
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10b      	bne.n	80016ce <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f022 020a 	bic.w	r2, r2, #10
 80016c4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2201      	movs	r2, #1
 80016ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d2:	f003 021c 	and.w	r2, r3, #28
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016da:	2102      	movs	r1, #2
 80016dc:	fa01 f202 	lsl.w	r2, r1, r2
 80016e0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2200      	movs	r2, #0
 80016e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d038      	beq.n	8001764 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80016fa:	e033      	b.n	8001764 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001700:	f003 031c 	and.w	r3, r3, #28
 8001704:	2208      	movs	r2, #8
 8001706:	409a      	lsls	r2, r3
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	4013      	ands	r3, r2
 800170c:	2b00      	cmp	r3, #0
 800170e:	d02a      	beq.n	8001766 <HAL_DMA_IRQHandler+0x156>
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	f003 0308 	and.w	r3, r3, #8
 8001716:	2b00      	cmp	r3, #0
 8001718:	d025      	beq.n	8001766 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f022 020e 	bic.w	r2, r2, #14
 8001728:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	f003 021c 	and.w	r2, r3, #28
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001736:	2101      	movs	r1, #1
 8001738:	fa01 f202 	lsl.w	r2, r1, r2
 800173c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2201      	movs	r2, #1
 8001742:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2201      	movs	r2, #1
 8001748:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001758:	2b00      	cmp	r3, #0
 800175a:	d004      	beq.n	8001766 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001764:	bf00      	nop
 8001766:	bf00      	nop
}
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800176e:	b480      	push	{r7}
 8001770:	b085      	sub	sp, #20
 8001772:	af00      	add	r7, sp, #0
 8001774:	60f8      	str	r0, [r7, #12]
 8001776:	60b9      	str	r1, [r7, #8]
 8001778:	607a      	str	r2, [r7, #4]
 800177a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001780:	68fa      	ldr	r2, [r7, #12]
 8001782:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001784:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800178a:	2b00      	cmp	r3, #0
 800178c:	d004      	beq.n	8001798 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001796:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179c:	f003 021c 	and.w	r2, r3, #28
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a4:	2101      	movs	r1, #1
 80017a6:	fa01 f202 	lsl.w	r2, r1, r2
 80017aa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	2b10      	cmp	r3, #16
 80017ba:	d108      	bne.n	80017ce <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	68ba      	ldr	r2, [r7, #8]
 80017ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80017cc:	e007      	b.n	80017de <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	68ba      	ldr	r2, [r7, #8]
 80017d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	60da      	str	r2, [r3, #12]
}
 80017de:	bf00      	nop
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
	...

080017ec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b17      	ldr	r3, [pc, #92]	@ (8001858 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d80a      	bhi.n	8001816 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001804:	089b      	lsrs	r3, r3, #2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800180c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	6493      	str	r3, [r2, #72]	@ 0x48
 8001814:	e007      	b.n	8001826 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181a:	089b      	lsrs	r3, r3, #2
 800181c:	009a      	lsls	r2, r3, #2
 800181e:	4b0f      	ldr	r3, [pc, #60]	@ (800185c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001820:	4413      	add	r3, r2
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	b2db      	uxtb	r3, r3
 800182c:	3b08      	subs	r3, #8
 800182e:	4a0c      	ldr	r2, [pc, #48]	@ (8001860 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001830:	fba2 2303 	umull	r2, r3, r2, r3
 8001834:	091b      	lsrs	r3, r3, #4
 8001836:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4a0a      	ldr	r2, [pc, #40]	@ (8001864 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800183c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	f003 031f 	and.w	r3, r3, #31
 8001844:	2201      	movs	r2, #1
 8001846:	409a      	lsls	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800184c:	bf00      	nop
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	40020407 	.word	0x40020407
 800185c:	4002081c 	.word	0x4002081c
 8001860:	cccccccd 	.word	0xcccccccd
 8001864:	40020880 	.word	0x40020880

08001868 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	b2db      	uxtb	r3, r3
 8001876:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001878:	68fa      	ldr	r2, [r7, #12]
 800187a:	4b0b      	ldr	r3, [pc, #44]	@ (80018a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800187c:	4413      	add	r3, r2
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	461a      	mov	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a08      	ldr	r2, [pc, #32]	@ (80018ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800188a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	3b01      	subs	r3, #1
 8001890:	f003 0303 	and.w	r3, r3, #3
 8001894:	2201      	movs	r2, #1
 8001896:	409a      	lsls	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800189c:	bf00      	nop
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	1000823f 	.word	0x1000823f
 80018ac:	40020940 	.word	0x40020940

080018b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b087      	sub	sp, #28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018ba:	2300      	movs	r3, #0
 80018bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018be:	e166      	b.n	8001b8e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	2101      	movs	r1, #1
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	fa01 f303 	lsl.w	r3, r1, r3
 80018cc:	4013      	ands	r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 8158 	beq.w	8001b88 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 0303 	and.w	r3, r3, #3
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d005      	beq.n	80018f0 <HAL_GPIO_Init+0x40>
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 0303 	and.w	r3, r3, #3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d130      	bne.n	8001952 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	2203      	movs	r2, #3
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	68da      	ldr	r2, [r3, #12]
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	4313      	orrs	r3, r2
 8001918:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001926:	2201      	movs	r2, #1
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43db      	mvns	r3, r3
 8001930:	693a      	ldr	r2, [r7, #16]
 8001932:	4013      	ands	r3, r2
 8001934:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	091b      	lsrs	r3, r3, #4
 800193c:	f003 0201 	and.w	r2, r3, #1
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	4313      	orrs	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f003 0303 	and.w	r3, r3, #3
 800195a:	2b03      	cmp	r3, #3
 800195c:	d017      	beq.n	800198e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	2203      	movs	r2, #3
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	43db      	mvns	r3, r3
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	4013      	ands	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	689a      	ldr	r2, [r3, #8]
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4313      	orrs	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f003 0303 	and.w	r3, r3, #3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d123      	bne.n	80019e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	08da      	lsrs	r2, r3, #3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3208      	adds	r2, #8
 80019a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	220f      	movs	r2, #15
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	43db      	mvns	r3, r3
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	4013      	ands	r3, r2
 80019bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	691a      	ldr	r2, [r3, #16]
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	08da      	lsrs	r2, r3, #3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3208      	adds	r2, #8
 80019dc:	6939      	ldr	r1, [r7, #16]
 80019de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	2203      	movs	r2, #3
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	43db      	mvns	r3, r3
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	4013      	ands	r3, r2
 80019f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 0203 	and.w	r2, r3, #3
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	f000 80b2 	beq.w	8001b88 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a24:	4b61      	ldr	r3, [pc, #388]	@ (8001bac <HAL_GPIO_Init+0x2fc>)
 8001a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a28:	4a60      	ldr	r2, [pc, #384]	@ (8001bac <HAL_GPIO_Init+0x2fc>)
 8001a2a:	f043 0301 	orr.w	r3, r3, #1
 8001a2e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a30:	4b5e      	ldr	r3, [pc, #376]	@ (8001bac <HAL_GPIO_Init+0x2fc>)
 8001a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a34:	f003 0301 	and.w	r3, r3, #1
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a3c:	4a5c      	ldr	r2, [pc, #368]	@ (8001bb0 <HAL_GPIO_Init+0x300>)
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	089b      	lsrs	r3, r3, #2
 8001a42:	3302      	adds	r3, #2
 8001a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	f003 0303 	and.w	r3, r3, #3
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	220f      	movs	r2, #15
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a66:	d02b      	beq.n	8001ac0 <HAL_GPIO_Init+0x210>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4a52      	ldr	r2, [pc, #328]	@ (8001bb4 <HAL_GPIO_Init+0x304>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d025      	beq.n	8001abc <HAL_GPIO_Init+0x20c>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	4a51      	ldr	r2, [pc, #324]	@ (8001bb8 <HAL_GPIO_Init+0x308>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d01f      	beq.n	8001ab8 <HAL_GPIO_Init+0x208>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4a50      	ldr	r2, [pc, #320]	@ (8001bbc <HAL_GPIO_Init+0x30c>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d019      	beq.n	8001ab4 <HAL_GPIO_Init+0x204>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc0 <HAL_GPIO_Init+0x310>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d013      	beq.n	8001ab0 <HAL_GPIO_Init+0x200>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	4a4e      	ldr	r2, [pc, #312]	@ (8001bc4 <HAL_GPIO_Init+0x314>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d00d      	beq.n	8001aac <HAL_GPIO_Init+0x1fc>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	4a4d      	ldr	r2, [pc, #308]	@ (8001bc8 <HAL_GPIO_Init+0x318>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d007      	beq.n	8001aa8 <HAL_GPIO_Init+0x1f8>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4a4c      	ldr	r2, [pc, #304]	@ (8001bcc <HAL_GPIO_Init+0x31c>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d101      	bne.n	8001aa4 <HAL_GPIO_Init+0x1f4>
 8001aa0:	2307      	movs	r3, #7
 8001aa2:	e00e      	b.n	8001ac2 <HAL_GPIO_Init+0x212>
 8001aa4:	2308      	movs	r3, #8
 8001aa6:	e00c      	b.n	8001ac2 <HAL_GPIO_Init+0x212>
 8001aa8:	2306      	movs	r3, #6
 8001aaa:	e00a      	b.n	8001ac2 <HAL_GPIO_Init+0x212>
 8001aac:	2305      	movs	r3, #5
 8001aae:	e008      	b.n	8001ac2 <HAL_GPIO_Init+0x212>
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	e006      	b.n	8001ac2 <HAL_GPIO_Init+0x212>
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e004      	b.n	8001ac2 <HAL_GPIO_Init+0x212>
 8001ab8:	2302      	movs	r3, #2
 8001aba:	e002      	b.n	8001ac2 <HAL_GPIO_Init+0x212>
 8001abc:	2301      	movs	r3, #1
 8001abe:	e000      	b.n	8001ac2 <HAL_GPIO_Init+0x212>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	f002 0203 	and.w	r2, r2, #3
 8001ac8:	0092      	lsls	r2, r2, #2
 8001aca:	4093      	lsls	r3, r2
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ad2:	4937      	ldr	r1, [pc, #220]	@ (8001bb0 <HAL_GPIO_Init+0x300>)
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	089b      	lsrs	r3, r3, #2
 8001ad8:	3302      	adds	r3, #2
 8001ada:	693a      	ldr	r2, [r7, #16]
 8001adc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ae0:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd0 <HAL_GPIO_Init+0x320>)
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	4013      	ands	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d003      	beq.n	8001b04 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b04:	4a32      	ldr	r2, [pc, #200]	@ (8001bd0 <HAL_GPIO_Init+0x320>)
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b0a:	4b31      	ldr	r3, [pc, #196]	@ (8001bd0 <HAL_GPIO_Init+0x320>)
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	43db      	mvns	r3, r3
 8001b14:	693a      	ldr	r2, [r7, #16]
 8001b16:	4013      	ands	r3, r2
 8001b18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d003      	beq.n	8001b2e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b2e:	4a28      	ldr	r2, [pc, #160]	@ (8001bd0 <HAL_GPIO_Init+0x320>)
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b34:	4b26      	ldr	r3, [pc, #152]	@ (8001bd0 <HAL_GPIO_Init+0x320>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	4013      	ands	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b58:	4a1d      	ldr	r2, [pc, #116]	@ (8001bd0 <HAL_GPIO_Init+0x320>)
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd0 <HAL_GPIO_Init+0x320>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	43db      	mvns	r3, r3
 8001b68:	693a      	ldr	r2, [r7, #16]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d003      	beq.n	8001b82 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b82:	4a13      	ldr	r2, [pc, #76]	@ (8001bd0 <HAL_GPIO_Init+0x320>)
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	fa22 f303 	lsr.w	r3, r2, r3
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f47f ae91 	bne.w	80018c0 <HAL_GPIO_Init+0x10>
  }
}
 8001b9e:	bf00      	nop
 8001ba0:	bf00      	nop
 8001ba2:	371c      	adds	r7, #28
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	40010000 	.word	0x40010000
 8001bb4:	48000400 	.word	0x48000400
 8001bb8:	48000800 	.word	0x48000800
 8001bbc:	48000c00 	.word	0x48000c00
 8001bc0:	48001000 	.word	0x48001000
 8001bc4:	48001400 	.word	0x48001400
 8001bc8:	48001800 	.word	0x48001800
 8001bcc:	48001c00 	.word	0x48001c00
 8001bd0:	40010400 	.word	0x40010400

08001bd4 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af02      	add	r7, sp, #8
 8001bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8001be0:	f7ff fa1a 	bl	8001018 <HAL_GetTick>
 8001be4:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d102      	bne.n	8001bf2 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	73fb      	strb	r3, [r7, #15]
 8001bf0:	e092      	b.n	8001d18 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	f040 808b 	bne.w	8001d18 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7ff f8e0 	bl	8000dc8 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8001c08:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 f88b 	bl	8001d28 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	4b42      	ldr	r3, [pc, #264]	@ (8001d24 <HAL_OSPI_Init+0x150>)
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	68d1      	ldr	r1, [r2, #12]
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	6912      	ldr	r2, [r2, #16]
 8001c24:	3a01      	subs	r2, #1
 8001c26:	0412      	lsls	r2, r2, #16
 8001c28:	4311      	orrs	r1, r2
 8001c2a:	687a      	ldr	r2, [r7, #4]
 8001c2c:	6952      	ldr	r2, [r2, #20]
 8001c2e:	3a01      	subs	r2, #1
 8001c30:	0212      	lsls	r2, r2, #8
 8001c32:	4311      	orrs	r1, r2
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c38:	4311      	orrs	r1, r2
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	69d2      	ldr	r2, [r2, #28]
 8001c3e:	4311      	orrs	r1, r2
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	6812      	ldr	r2, [r2, #0]
 8001c44:	430b      	orrs	r3, r1
 8001c46:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	0412      	lsls	r2, r2, #16
 8001c52:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	3b01      	subs	r3, #1
 8001c64:	021a      	lsls	r2, r3, #8
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	2200      	movs	r2, #0
 8001c78:	2120      	movs	r1, #32
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 f863 	bl	8001d46 <OSPI_WaitFlagStateUntilTimeout>
 8001c80:	4603      	mov	r3, r0
 8001c82:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d146      	bne.n	8001d18 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	1e5a      	subs	r2, r3, #1
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689a      	ldr	r2, [r3, #8]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001cc0:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ccc:	431a      	orrs	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	430a      	orrs	r2, r1
 8001cd4:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0201 	orr.w	r2, r2, #1
 8001ce6:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d107      	bne.n	8001d00 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	689a      	ldr	r2, [r3, #8]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f042 0202 	orr.w	r2, r2, #2
 8001cfe:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001d08:	d103      	bne.n	8001d12 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d10:	e002      	b.n	8001d18 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2202      	movs	r2, #2
 8001d16:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	f8e0f8f4 	.word	0xf8e0f8f4

08001d28 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b084      	sub	sp, #16
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	60f8      	str	r0, [r7, #12]
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	603b      	str	r3, [r7, #0]
 8001d52:	4613      	mov	r3, r2
 8001d54:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8001d56:	e01a      	b.n	8001d8e <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d5e:	d016      	beq.n	8001d8e <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d60:	f7ff f95a 	bl	8001018 <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d302      	bcc.n	8001d76 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10b      	bne.n	8001d8e <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d7c:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d82:	f043 0201 	orr.w	r2, r3, #1
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e00e      	b.n	8001dac <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6a1a      	ldr	r2, [r3, #32]
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	4013      	ands	r3, r2
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	bf14      	ite	ne
 8001d9c:	2301      	movne	r3, #1
 8001d9e:	2300      	moveq	r3, #0
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	461a      	mov	r2, r3
 8001da4:	79fb      	ldrb	r3, [r7, #7]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d1d6      	bne.n	8001d58 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3710      	adds	r7, #16
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001db8:	4b0d      	ldr	r3, [pc, #52]	@ (8001df0 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001dc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dc4:	d102      	bne.n	8001dcc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001dc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001dca:	e00b      	b.n	8001de4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001dcc:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001dda:	d102      	bne.n	8001de2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001ddc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001de0:	e000      	b.n	8001de4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001de2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	40007000 	.word	0x40007000

08001df4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d141      	bne.n	8001e86 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e02:	4b4b      	ldr	r3, [pc, #300]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001e0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e0e:	d131      	bne.n	8001e74 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e10:	4b47      	ldr	r3, [pc, #284]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e16:	4a46      	ldr	r2, [pc, #280]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e20:	4b43      	ldr	r3, [pc, #268]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e28:	4a41      	ldr	r2, [pc, #260]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e2e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001e30:	4b40      	ldr	r3, [pc, #256]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2232      	movs	r2, #50	@ 0x32
 8001e36:	fb02 f303 	mul.w	r3, r2, r3
 8001e3a:	4a3f      	ldr	r2, [pc, #252]	@ (8001f38 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e40:	0c9b      	lsrs	r3, r3, #18
 8001e42:	3301      	adds	r3, #1
 8001e44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e46:	e002      	b.n	8001e4e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e4e:	4b38      	ldr	r3, [pc, #224]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e50:	695b      	ldr	r3, [r3, #20]
 8001e52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e5a:	d102      	bne.n	8001e62 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1f2      	bne.n	8001e48 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e62:	4b33      	ldr	r3, [pc, #204]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e6e:	d158      	bne.n	8001f22 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e057      	b.n	8001f24 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e74:	4b2e      	ldr	r3, [pc, #184]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e7a:	4a2d      	ldr	r2, [pc, #180]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001e84:	e04d      	b.n	8001f22 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e8c:	d141      	bne.n	8001f12 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e8e:	4b28      	ldr	r3, [pc, #160]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e9a:	d131      	bne.n	8001f00 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e9c:	4b24      	ldr	r3, [pc, #144]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ea2:	4a23      	ldr	r2, [pc, #140]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ea8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eac:	4b20      	ldr	r3, [pc, #128]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2232      	movs	r2, #50	@ 0x32
 8001ec2:	fb02 f303 	mul.w	r3, r2, r3
 8001ec6:	4a1c      	ldr	r2, [pc, #112]	@ (8001f38 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ecc:	0c9b      	lsrs	r3, r3, #18
 8001ece:	3301      	adds	r3, #1
 8001ed0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ed2:	e002      	b.n	8001eda <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001eda:	4b15      	ldr	r3, [pc, #84]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ee6:	d102      	bne.n	8001eee <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1f2      	bne.n	8001ed4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001eee:	4b10      	ldr	r3, [pc, #64]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ef0:	695b      	ldr	r3, [r3, #20]
 8001ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001efa:	d112      	bne.n	8001f22 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e011      	b.n	8001f24 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f00:	4b0b      	ldr	r3, [pc, #44]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f06:	4a0a      	ldr	r2, [pc, #40]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001f10:	e007      	b.n	8001f22 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f12:	4b07      	ldr	r3, [pc, #28]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f1a:	4a05      	ldr	r2, [pc, #20]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f1c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f20:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	40007000 	.word	0x40007000
 8001f34:	20040004 	.word	0x20040004
 8001f38:	431bde83 	.word	0x431bde83

08001f3c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001f40:	4b05      	ldr	r3, [pc, #20]	@ (8001f58 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	4a04      	ldr	r2, [pc, #16]	@ (8001f58 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f4a:	6053      	str	r3, [r2, #4]
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	40007000 	.word	0x40007000

08001f5c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b088      	sub	sp, #32
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d102      	bne.n	8001f70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	f000 bc08 	b.w	8002780 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f70:	4b96      	ldr	r3, [pc, #600]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 030c 	and.w	r3, r3, #12
 8001f78:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f7a:	4b94      	ldr	r3, [pc, #592]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	f003 0303 	and.w	r3, r3, #3
 8001f82:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0310 	and.w	r3, r3, #16
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f000 80e4 	beq.w	800215a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d007      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x4c>
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	2b0c      	cmp	r3, #12
 8001f9c:	f040 808b 	bne.w	80020b6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	f040 8087 	bne.w	80020b6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fa8:	4b88      	ldr	r3, [pc, #544]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d005      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x64>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d101      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e3df      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a1a      	ldr	r2, [r3, #32]
 8001fc4:	4b81      	ldr	r3, [pc, #516]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0308 	and.w	r3, r3, #8
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d004      	beq.n	8001fda <HAL_RCC_OscConfig+0x7e>
 8001fd0:	4b7e      	ldr	r3, [pc, #504]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fd8:	e005      	b.n	8001fe6 <HAL_RCC_OscConfig+0x8a>
 8001fda:	4b7c      	ldr	r3, [pc, #496]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8001fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fe0:	091b      	lsrs	r3, r3, #4
 8001fe2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d223      	bcs.n	8002032 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f000 fdcc 	bl	8002b8c <RCC_SetFlashLatencyFromMSIRange>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e3c0      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ffe:	4b73      	ldr	r3, [pc, #460]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a72      	ldr	r2, [pc, #456]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002004:	f043 0308 	orr.w	r3, r3, #8
 8002008:	6013      	str	r3, [r2, #0]
 800200a:	4b70      	ldr	r3, [pc, #448]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	496d      	ldr	r1, [pc, #436]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002018:	4313      	orrs	r3, r2
 800201a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800201c:	4b6b      	ldr	r3, [pc, #428]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	69db      	ldr	r3, [r3, #28]
 8002028:	021b      	lsls	r3, r3, #8
 800202a:	4968      	ldr	r1, [pc, #416]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 800202c:	4313      	orrs	r3, r2
 800202e:	604b      	str	r3, [r1, #4]
 8002030:	e025      	b.n	800207e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002032:	4b66      	ldr	r3, [pc, #408]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a65      	ldr	r2, [pc, #404]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002038:	f043 0308 	orr.w	r3, r3, #8
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	4b63      	ldr	r3, [pc, #396]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a1b      	ldr	r3, [r3, #32]
 800204a:	4960      	ldr	r1, [pc, #384]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 800204c:	4313      	orrs	r3, r2
 800204e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002050:	4b5e      	ldr	r3, [pc, #376]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	021b      	lsls	r3, r3, #8
 800205e:	495b      	ldr	r1, [pc, #364]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002060:	4313      	orrs	r3, r2
 8002062:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d109      	bne.n	800207e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	4618      	mov	r0, r3
 8002070:	f000 fd8c 	bl	8002b8c <RCC_SetFlashLatencyFromMSIRange>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e380      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800207e:	f000 fcc1 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 8002082:	4602      	mov	r2, r0
 8002084:	4b51      	ldr	r3, [pc, #324]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	091b      	lsrs	r3, r3, #4
 800208a:	f003 030f 	and.w	r3, r3, #15
 800208e:	4950      	ldr	r1, [pc, #320]	@ (80021d0 <HAL_RCC_OscConfig+0x274>)
 8002090:	5ccb      	ldrb	r3, [r1, r3]
 8002092:	f003 031f 	and.w	r3, r3, #31
 8002096:	fa22 f303 	lsr.w	r3, r2, r3
 800209a:	4a4e      	ldr	r2, [pc, #312]	@ (80021d4 <HAL_RCC_OscConfig+0x278>)
 800209c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800209e:	4b4e      	ldr	r3, [pc, #312]	@ (80021d8 <HAL_RCC_OscConfig+0x27c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7fe ff68 	bl	8000f78 <HAL_InitTick>
 80020a8:	4603      	mov	r3, r0
 80020aa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020ac:	7bfb      	ldrb	r3, [r7, #15]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d052      	beq.n	8002158 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
 80020b4:	e364      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d032      	beq.n	8002124 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020be:	4b43      	ldr	r3, [pc, #268]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a42      	ldr	r2, [pc, #264]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020ca:	f7fe ffa5 	bl	8001018 <HAL_GetTick>
 80020ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020d0:	e008      	b.n	80020e4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020d2:	f7fe ffa1 	bl	8001018 <HAL_GetTick>
 80020d6:	4602      	mov	r2, r0
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d901      	bls.n	80020e4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80020e0:	2303      	movs	r3, #3
 80020e2:	e34d      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020e4:	4b39      	ldr	r3, [pc, #228]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d0f0      	beq.n	80020d2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020f0:	4b36      	ldr	r3, [pc, #216]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a35      	ldr	r2, [pc, #212]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80020f6:	f043 0308 	orr.w	r3, r3, #8
 80020fa:	6013      	str	r3, [r2, #0]
 80020fc:	4b33      	ldr	r3, [pc, #204]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	4930      	ldr	r1, [pc, #192]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 800210a:	4313      	orrs	r3, r2
 800210c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800210e:	4b2f      	ldr	r3, [pc, #188]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	021b      	lsls	r3, r3, #8
 800211c:	492b      	ldr	r1, [pc, #172]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 800211e:	4313      	orrs	r3, r2
 8002120:	604b      	str	r3, [r1, #4]
 8002122:	e01a      	b.n	800215a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002124:	4b29      	ldr	r3, [pc, #164]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a28      	ldr	r2, [pc, #160]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 800212a:	f023 0301 	bic.w	r3, r3, #1
 800212e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002130:	f7fe ff72 	bl	8001018 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002138:	f7fe ff6e 	bl	8001018 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e31a      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800214a:	4b20      	ldr	r3, [pc, #128]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1f0      	bne.n	8002138 <HAL_RCC_OscConfig+0x1dc>
 8002156:	e000      	b.n	800215a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002158:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	2b00      	cmp	r3, #0
 8002164:	d073      	beq.n	800224e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	2b08      	cmp	r3, #8
 800216a:	d005      	beq.n	8002178 <HAL_RCC_OscConfig+0x21c>
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	2b0c      	cmp	r3, #12
 8002170:	d10e      	bne.n	8002190 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	2b03      	cmp	r3, #3
 8002176:	d10b      	bne.n	8002190 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002178:	4b14      	ldr	r3, [pc, #80]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d063      	beq.n	800224c <HAL_RCC_OscConfig+0x2f0>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d15f      	bne.n	800224c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e2f7      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002198:	d106      	bne.n	80021a8 <HAL_RCC_OscConfig+0x24c>
 800219a:	4b0c      	ldr	r3, [pc, #48]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a0b      	ldr	r2, [pc, #44]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80021a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a4:	6013      	str	r3, [r2, #0]
 80021a6:	e025      	b.n	80021f4 <HAL_RCC_OscConfig+0x298>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021b0:	d114      	bne.n	80021dc <HAL_RCC_OscConfig+0x280>
 80021b2:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a05      	ldr	r2, [pc, #20]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80021b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021bc:	6013      	str	r3, [r2, #0]
 80021be:	4b03      	ldr	r3, [pc, #12]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a02      	ldr	r2, [pc, #8]	@ (80021cc <HAL_RCC_OscConfig+0x270>)
 80021c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021c8:	6013      	str	r3, [r2, #0]
 80021ca:	e013      	b.n	80021f4 <HAL_RCC_OscConfig+0x298>
 80021cc:	40021000 	.word	0x40021000
 80021d0:	0800518c 	.word	0x0800518c
 80021d4:	20040004 	.word	0x20040004
 80021d8:	20040008 	.word	0x20040008
 80021dc:	4ba0      	ldr	r3, [pc, #640]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a9f      	ldr	r2, [pc, #636]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80021e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021e6:	6013      	str	r3, [r2, #0]
 80021e8:	4b9d      	ldr	r3, [pc, #628]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a9c      	ldr	r2, [pc, #624]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80021ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d013      	beq.n	8002224 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021fc:	f7fe ff0c 	bl	8001018 <HAL_GetTick>
 8002200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002202:	e008      	b.n	8002216 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002204:	f7fe ff08 	bl	8001018 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	2b64      	cmp	r3, #100	@ 0x64
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e2b4      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002216:	4b92      	ldr	r3, [pc, #584]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d0f0      	beq.n	8002204 <HAL_RCC_OscConfig+0x2a8>
 8002222:	e014      	b.n	800224e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002224:	f7fe fef8 	bl	8001018 <HAL_GetTick>
 8002228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800222a:	e008      	b.n	800223e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800222c:	f7fe fef4 	bl	8001018 <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	2b64      	cmp	r3, #100	@ 0x64
 8002238:	d901      	bls.n	800223e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e2a0      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800223e:	4b88      	ldr	r3, [pc, #544]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d1f0      	bne.n	800222c <HAL_RCC_OscConfig+0x2d0>
 800224a:	e000      	b.n	800224e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800224c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d060      	beq.n	800231c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	2b04      	cmp	r3, #4
 800225e:	d005      	beq.n	800226c <HAL_RCC_OscConfig+0x310>
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	2b0c      	cmp	r3, #12
 8002264:	d119      	bne.n	800229a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	2b02      	cmp	r3, #2
 800226a:	d116      	bne.n	800229a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800226c:	4b7c      	ldr	r3, [pc, #496]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002274:	2b00      	cmp	r3, #0
 8002276:	d005      	beq.n	8002284 <HAL_RCC_OscConfig+0x328>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d101      	bne.n	8002284 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e27d      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002284:	4b76      	ldr	r3, [pc, #472]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	061b      	lsls	r3, r3, #24
 8002292:	4973      	ldr	r1, [pc, #460]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002294:	4313      	orrs	r3, r2
 8002296:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002298:	e040      	b.n	800231c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d023      	beq.n	80022ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022a2:	4b6f      	ldr	r3, [pc, #444]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a6e      	ldr	r2, [pc, #440]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80022a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ae:	f7fe feb3 	bl	8001018 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022b6:	f7fe feaf 	bl	8001018 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e25b      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022c8:	4b65      	ldr	r3, [pc, #404]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f0      	beq.n	80022b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d4:	4b62      	ldr	r3, [pc, #392]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	691b      	ldr	r3, [r3, #16]
 80022e0:	061b      	lsls	r3, r3, #24
 80022e2:	495f      	ldr	r1, [pc, #380]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80022e4:	4313      	orrs	r3, r2
 80022e6:	604b      	str	r3, [r1, #4]
 80022e8:	e018      	b.n	800231c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a5c      	ldr	r2, [pc, #368]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80022f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f6:	f7fe fe8f 	bl	8001018 <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022fe:	f7fe fe8b 	bl	8001018 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e237      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002310:	4b53      	ldr	r3, [pc, #332]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1f0      	bne.n	80022fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0308 	and.w	r3, r3, #8
 8002324:	2b00      	cmp	r3, #0
 8002326:	d03c      	beq.n	80023a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	695b      	ldr	r3, [r3, #20]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d01c      	beq.n	800236a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002330:	4b4b      	ldr	r3, [pc, #300]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002332:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002336:	4a4a      	ldr	r2, [pc, #296]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002340:	f7fe fe6a 	bl	8001018 <HAL_GetTick>
 8002344:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002346:	e008      	b.n	800235a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002348:	f7fe fe66 	bl	8001018 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e212      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800235a:	4b41      	ldr	r3, [pc, #260]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 800235c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002360:	f003 0302 	and.w	r3, r3, #2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d0ef      	beq.n	8002348 <HAL_RCC_OscConfig+0x3ec>
 8002368:	e01b      	b.n	80023a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800236a:	4b3d      	ldr	r3, [pc, #244]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 800236c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002370:	4a3b      	ldr	r2, [pc, #236]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002372:	f023 0301 	bic.w	r3, r3, #1
 8002376:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237a:	f7fe fe4d 	bl	8001018 <HAL_GetTick>
 800237e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002380:	e008      	b.n	8002394 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002382:	f7fe fe49 	bl	8001018 <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d901      	bls.n	8002394 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e1f5      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002394:	4b32      	ldr	r3, [pc, #200]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002396:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1ef      	bne.n	8002382 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f000 80a6 	beq.w	80024fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b0:	2300      	movs	r3, #0
 80023b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80023b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80023b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d10d      	bne.n	80023dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023c0:	4b27      	ldr	r3, [pc, #156]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80023c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c4:	4a26      	ldr	r2, [pc, #152]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80023c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80023cc:	4b24      	ldr	r3, [pc, #144]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 80023ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023d8:	2301      	movs	r3, #1
 80023da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023dc:	4b21      	ldr	r3, [pc, #132]	@ (8002464 <HAL_RCC_OscConfig+0x508>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d118      	bne.n	800241a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002464 <HAL_RCC_OscConfig+0x508>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002464 <HAL_RCC_OscConfig+0x508>)
 80023ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023f4:	f7fe fe10 	bl	8001018 <HAL_GetTick>
 80023f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023fa:	e008      	b.n	800240e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023fc:	f7fe fe0c 	bl	8001018 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e1b8      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800240e:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <HAL_RCC_OscConfig+0x508>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0f0      	beq.n	80023fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d108      	bne.n	8002434 <HAL_RCC_OscConfig+0x4d8>
 8002422:	4b0f      	ldr	r3, [pc, #60]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002428:	4a0d      	ldr	r2, [pc, #52]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002432:	e029      	b.n	8002488 <HAL_RCC_OscConfig+0x52c>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	2b05      	cmp	r3, #5
 800243a:	d115      	bne.n	8002468 <HAL_RCC_OscConfig+0x50c>
 800243c:	4b08      	ldr	r3, [pc, #32]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 800243e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002442:	4a07      	ldr	r2, [pc, #28]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002444:	f043 0304 	orr.w	r3, r3, #4
 8002448:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800244c:	4b04      	ldr	r3, [pc, #16]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 800244e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002452:	4a03      	ldr	r2, [pc, #12]	@ (8002460 <HAL_RCC_OscConfig+0x504>)
 8002454:	f043 0301 	orr.w	r3, r3, #1
 8002458:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800245c:	e014      	b.n	8002488 <HAL_RCC_OscConfig+0x52c>
 800245e:	bf00      	nop
 8002460:	40021000 	.word	0x40021000
 8002464:	40007000 	.word	0x40007000
 8002468:	4b9d      	ldr	r3, [pc, #628]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 800246a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800246e:	4a9c      	ldr	r2, [pc, #624]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 8002470:	f023 0301 	bic.w	r3, r3, #1
 8002474:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002478:	4b99      	ldr	r3, [pc, #612]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 800247a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800247e:	4a98      	ldr	r2, [pc, #608]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 8002480:	f023 0304 	bic.w	r3, r3, #4
 8002484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d016      	beq.n	80024be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002490:	f7fe fdc2 	bl	8001018 <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002496:	e00a      	b.n	80024ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002498:	f7fe fdbe 	bl	8001018 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e168      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024ae:	4b8c      	ldr	r3, [pc, #560]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 80024b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d0ed      	beq.n	8002498 <HAL_RCC_OscConfig+0x53c>
 80024bc:	e015      	b.n	80024ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024be:	f7fe fdab 	bl	8001018 <HAL_GetTick>
 80024c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024c4:	e00a      	b.n	80024dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024c6:	f7fe fda7 	bl	8001018 <HAL_GetTick>
 80024ca:	4602      	mov	r2, r0
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e151      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024dc:	4b80      	ldr	r3, [pc, #512]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 80024de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1ed      	bne.n	80024c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024ea:	7ffb      	ldrb	r3, [r7, #31]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d105      	bne.n	80024fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024f0:	4b7b      	ldr	r3, [pc, #492]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 80024f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f4:	4a7a      	ldr	r2, [pc, #488]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 80024f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024fa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0320 	and.w	r3, r3, #32
 8002504:	2b00      	cmp	r3, #0
 8002506:	d03c      	beq.n	8002582 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250c:	2b00      	cmp	r3, #0
 800250e:	d01c      	beq.n	800254a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002510:	4b73      	ldr	r3, [pc, #460]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 8002512:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002516:	4a72      	ldr	r2, [pc, #456]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 8002518:	f043 0301 	orr.w	r3, r3, #1
 800251c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002520:	f7fe fd7a 	bl	8001018 <HAL_GetTick>
 8002524:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002528:	f7fe fd76 	bl	8001018 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b02      	cmp	r3, #2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e122      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800253a:	4b69      	ldr	r3, [pc, #420]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 800253c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002540:	f003 0302 	and.w	r3, r3, #2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0ef      	beq.n	8002528 <HAL_RCC_OscConfig+0x5cc>
 8002548:	e01b      	b.n	8002582 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800254a:	4b65      	ldr	r3, [pc, #404]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 800254c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002550:	4a63      	ldr	r2, [pc, #396]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 8002552:	f023 0301 	bic.w	r3, r3, #1
 8002556:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800255a:	f7fe fd5d 	bl	8001018 <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002560:	e008      	b.n	8002574 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002562:	f7fe fd59 	bl	8001018 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b02      	cmp	r3, #2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e105      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002574:	4b5a      	ldr	r3, [pc, #360]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 8002576:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1ef      	bne.n	8002562 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002586:	2b00      	cmp	r3, #0
 8002588:	f000 80f9 	beq.w	800277e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002590:	2b02      	cmp	r3, #2
 8002592:	f040 80cf 	bne.w	8002734 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002596:	4b52      	ldr	r3, [pc, #328]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	f003 0203 	and.w	r2, r3, #3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d12c      	bne.n	8002604 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b4:	3b01      	subs	r3, #1
 80025b6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d123      	bne.n	8002604 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025c6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d11b      	bne.n	8002604 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025d8:	429a      	cmp	r2, r3
 80025da:	d113      	bne.n	8002604 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025e6:	085b      	lsrs	r3, r3, #1
 80025e8:	3b01      	subs	r3, #1
 80025ea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d109      	bne.n	8002604 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	085b      	lsrs	r3, r3, #1
 80025fc:	3b01      	subs	r3, #1
 80025fe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002600:	429a      	cmp	r2, r3
 8002602:	d071      	beq.n	80026e8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	2b0c      	cmp	r3, #12
 8002608:	d068      	beq.n	80026dc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800260a:	4b35      	ldr	r3, [pc, #212]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d105      	bne.n	8002622 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002616:	4b32      	ldr	r3, [pc, #200]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e0ac      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002626:	4b2e      	ldr	r3, [pc, #184]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a2d      	ldr	r2, [pc, #180]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 800262c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002630:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002632:	f7fe fcf1 	bl	8001018 <HAL_GetTick>
 8002636:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002638:	e008      	b.n	800264c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800263a:	f7fe fced 	bl	8001018 <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d901      	bls.n	800264c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e099      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800264c:	4b24      	ldr	r3, [pc, #144]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1f0      	bne.n	800263a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002658:	4b21      	ldr	r3, [pc, #132]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 800265a:	68da      	ldr	r2, [r3, #12]
 800265c:	4b21      	ldr	r3, [pc, #132]	@ (80026e4 <HAL_RCC_OscConfig+0x788>)
 800265e:	4013      	ands	r3, r2
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002668:	3a01      	subs	r2, #1
 800266a:	0112      	lsls	r2, r2, #4
 800266c:	4311      	orrs	r1, r2
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002672:	0212      	lsls	r2, r2, #8
 8002674:	4311      	orrs	r1, r2
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800267a:	0852      	lsrs	r2, r2, #1
 800267c:	3a01      	subs	r2, #1
 800267e:	0552      	lsls	r2, r2, #21
 8002680:	4311      	orrs	r1, r2
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002686:	0852      	lsrs	r2, r2, #1
 8002688:	3a01      	subs	r2, #1
 800268a:	0652      	lsls	r2, r2, #25
 800268c:	4311      	orrs	r1, r2
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002692:	06d2      	lsls	r2, r2, #27
 8002694:	430a      	orrs	r2, r1
 8002696:	4912      	ldr	r1, [pc, #72]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 8002698:	4313      	orrs	r3, r2
 800269a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800269c:	4b10      	ldr	r3, [pc, #64]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a0f      	ldr	r2, [pc, #60]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 80026a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026a8:	4b0d      	ldr	r3, [pc, #52]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	4a0c      	ldr	r2, [pc, #48]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 80026ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80026b4:	f7fe fcb0 	bl	8001018 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026bc:	f7fe fcac 	bl	8001018 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e058      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ce:	4b04      	ldr	r3, [pc, #16]	@ (80026e0 <HAL_RCC_OscConfig+0x784>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d0f0      	beq.n	80026bc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026da:	e050      	b.n	800277e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e04f      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
 80026e0:	40021000 	.word	0x40021000
 80026e4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026e8:	4b27      	ldr	r3, [pc, #156]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d144      	bne.n	800277e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80026f4:	4b24      	ldr	r3, [pc, #144]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a23      	ldr	r2, [pc, #140]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 80026fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002700:	4b21      	ldr	r3, [pc, #132]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	4a20      	ldr	r2, [pc, #128]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 8002706:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800270a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800270c:	f7fe fc84 	bl	8001018 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002714:	f7fe fc80 	bl	8001018 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e02c      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002726:	4b18      	ldr	r3, [pc, #96]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0x7b8>
 8002732:	e024      	b.n	800277e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	2b0c      	cmp	r3, #12
 8002738:	d01f      	beq.n	800277a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800273a:	4b13      	ldr	r3, [pc, #76]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a12      	ldr	r2, [pc, #72]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 8002740:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002744:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002746:	f7fe fc67 	bl	8001018 <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800274c:	e008      	b.n	8002760 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800274e:	f7fe fc63 	bl	8001018 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e00f      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002760:	4b09      	ldr	r3, [pc, #36]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1f0      	bne.n	800274e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800276c:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 800276e:	68da      	ldr	r2, [r3, #12]
 8002770:	4905      	ldr	r1, [pc, #20]	@ (8002788 <HAL_RCC_OscConfig+0x82c>)
 8002772:	4b06      	ldr	r3, [pc, #24]	@ (800278c <HAL_RCC_OscConfig+0x830>)
 8002774:	4013      	ands	r3, r2
 8002776:	60cb      	str	r3, [r1, #12]
 8002778:	e001      	b.n	800277e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e000      	b.n	8002780 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3720      	adds	r7, #32
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40021000 	.word	0x40021000
 800278c:	feeefffc 	.word	0xfeeefffc

08002790 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e11d      	b.n	80029e4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027a8:	4b90      	ldr	r3, [pc, #576]	@ (80029ec <HAL_RCC_ClockConfig+0x25c>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 030f 	and.w	r3, r3, #15
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d910      	bls.n	80027d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b6:	4b8d      	ldr	r3, [pc, #564]	@ (80029ec <HAL_RCC_ClockConfig+0x25c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f023 020f 	bic.w	r2, r3, #15
 80027be:	498b      	ldr	r1, [pc, #556]	@ (80029ec <HAL_RCC_ClockConfig+0x25c>)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c6:	4b89      	ldr	r3, [pc, #548]	@ (80029ec <HAL_RCC_ClockConfig+0x25c>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 030f 	and.w	r3, r3, #15
 80027ce:	683a      	ldr	r2, [r7, #0]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d001      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e105      	b.n	80029e4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d010      	beq.n	8002806 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	4b81      	ldr	r3, [pc, #516]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d908      	bls.n	8002806 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027f4:	4b7e      	ldr	r3, [pc, #504]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	497b      	ldr	r1, [pc, #492]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 8002802:	4313      	orrs	r3, r2
 8002804:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b00      	cmp	r3, #0
 8002810:	d079      	beq.n	8002906 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2b03      	cmp	r3, #3
 8002818:	d11e      	bne.n	8002858 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800281a:	4b75      	ldr	r3, [pc, #468]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e0dc      	b.n	80029e4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800282a:	f000 fa09 	bl	8002c40 <RCC_GetSysClockFreqFromPLLSource>
 800282e:	4603      	mov	r3, r0
 8002830:	4a70      	ldr	r2, [pc, #448]	@ (80029f4 <HAL_RCC_ClockConfig+0x264>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d946      	bls.n	80028c4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002836:	4b6e      	ldr	r3, [pc, #440]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d140      	bne.n	80028c4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002842:	4b6b      	ldr	r3, [pc, #428]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800284a:	4a69      	ldr	r2, [pc, #420]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 800284c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002850:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002852:	2380      	movs	r3, #128	@ 0x80
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	e035      	b.n	80028c4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2b02      	cmp	r3, #2
 800285e:	d107      	bne.n	8002870 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002860:	4b63      	ldr	r3, [pc, #396]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d115      	bne.n	8002898 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e0b9      	b.n	80029e4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d107      	bne.n	8002888 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002878:	4b5d      	ldr	r3, [pc, #372]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d109      	bne.n	8002898 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e0ad      	b.n	80029e4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002888:	4b59      	ldr	r3, [pc, #356]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e0a5      	b.n	80029e4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002898:	f000 f8b4 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 800289c:	4603      	mov	r3, r0
 800289e:	4a55      	ldr	r2, [pc, #340]	@ (80029f4 <HAL_RCC_ClockConfig+0x264>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d90f      	bls.n	80028c4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80028a4:	4b52      	ldr	r3, [pc, #328]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d109      	bne.n	80028c4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80028b0:	4b4f      	ldr	r3, [pc, #316]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80028b8:	4a4d      	ldr	r2, [pc, #308]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80028ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028be:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80028c0:	2380      	movs	r3, #128	@ 0x80
 80028c2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028c4:	4b4a      	ldr	r3, [pc, #296]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f023 0203 	bic.w	r2, r3, #3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	4947      	ldr	r1, [pc, #284]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028d6:	f7fe fb9f 	bl	8001018 <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028dc:	e00a      	b.n	80028f4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028de:	f7fe fb9b 	bl	8001018 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e077      	b.n	80029e4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028f4:	4b3e      	ldr	r3, [pc, #248]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f003 020c 	and.w	r2, r3, #12
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	429a      	cmp	r2, r3
 8002904:	d1eb      	bne.n	80028de <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	2b80      	cmp	r3, #128	@ 0x80
 800290a:	d105      	bne.n	8002918 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800290c:	4b38      	ldr	r3, [pc, #224]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	4a37      	ldr	r2, [pc, #220]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 8002912:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002916:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d010      	beq.n	8002946 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	4b31      	ldr	r3, [pc, #196]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002930:	429a      	cmp	r2, r3
 8002932:	d208      	bcs.n	8002946 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002934:	4b2e      	ldr	r3, [pc, #184]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	492b      	ldr	r1, [pc, #172]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 8002942:	4313      	orrs	r3, r2
 8002944:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002946:	4b29      	ldr	r3, [pc, #164]	@ (80029ec <HAL_RCC_ClockConfig+0x25c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 030f 	and.w	r3, r3, #15
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	429a      	cmp	r2, r3
 8002952:	d210      	bcs.n	8002976 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002954:	4b25      	ldr	r3, [pc, #148]	@ (80029ec <HAL_RCC_ClockConfig+0x25c>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f023 020f 	bic.w	r2, r3, #15
 800295c:	4923      	ldr	r1, [pc, #140]	@ (80029ec <HAL_RCC_ClockConfig+0x25c>)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	4313      	orrs	r3, r2
 8002962:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002964:	4b21      	ldr	r3, [pc, #132]	@ (80029ec <HAL_RCC_ClockConfig+0x25c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 030f 	and.w	r3, r3, #15
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	429a      	cmp	r2, r3
 8002970:	d001      	beq.n	8002976 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e036      	b.n	80029e4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0304 	and.w	r3, r3, #4
 800297e:	2b00      	cmp	r3, #0
 8002980:	d008      	beq.n	8002994 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002982:	4b1b      	ldr	r3, [pc, #108]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	4918      	ldr	r1, [pc, #96]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 8002990:	4313      	orrs	r3, r2
 8002992:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0308 	and.w	r3, r3, #8
 800299c:	2b00      	cmp	r3, #0
 800299e:	d009      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029a0:	4b13      	ldr	r3, [pc, #76]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	4910      	ldr	r1, [pc, #64]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80029b0:	4313      	orrs	r3, r2
 80029b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029b4:	f000 f826 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 80029b8:	4602      	mov	r2, r0
 80029ba:	4b0d      	ldr	r3, [pc, #52]	@ (80029f0 <HAL_RCC_ClockConfig+0x260>)
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	091b      	lsrs	r3, r3, #4
 80029c0:	f003 030f 	and.w	r3, r3, #15
 80029c4:	490c      	ldr	r1, [pc, #48]	@ (80029f8 <HAL_RCC_ClockConfig+0x268>)
 80029c6:	5ccb      	ldrb	r3, [r1, r3]
 80029c8:	f003 031f 	and.w	r3, r3, #31
 80029cc:	fa22 f303 	lsr.w	r3, r2, r3
 80029d0:	4a0a      	ldr	r2, [pc, #40]	@ (80029fc <HAL_RCC_ClockConfig+0x26c>)
 80029d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80029d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002a00 <HAL_RCC_ClockConfig+0x270>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7fe facd 	bl	8000f78 <HAL_InitTick>
 80029de:	4603      	mov	r3, r0
 80029e0:	73fb      	strb	r3, [r7, #15]

  return status;
 80029e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3718      	adds	r7, #24
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40022000 	.word	0x40022000
 80029f0:	40021000 	.word	0x40021000
 80029f4:	04c4b400 	.word	0x04c4b400
 80029f8:	0800518c 	.word	0x0800518c
 80029fc:	20040004 	.word	0x20040004
 8002a00:	20040008 	.word	0x20040008

08002a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b089      	sub	sp, #36	@ 0x24
 8002a08:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61fb      	str	r3, [r7, #28]
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a12:	4b3e      	ldr	r3, [pc, #248]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 030c 	and.w	r3, r3, #12
 8002a1a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a1c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	f003 0303 	and.w	r3, r3, #3
 8002a24:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <HAL_RCC_GetSysClockFreq+0x34>
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	2b0c      	cmp	r3, #12
 8002a30:	d121      	bne.n	8002a76 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d11e      	bne.n	8002a76 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a38:	4b34      	ldr	r3, [pc, #208]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0308 	and.w	r3, r3, #8
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d107      	bne.n	8002a54 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a44:	4b31      	ldr	r3, [pc, #196]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a4a:	0a1b      	lsrs	r3, r3, #8
 8002a4c:	f003 030f 	and.w	r3, r3, #15
 8002a50:	61fb      	str	r3, [r7, #28]
 8002a52:	e005      	b.n	8002a60 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a54:	4b2d      	ldr	r3, [pc, #180]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	091b      	lsrs	r3, r3, #4
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002a60:	4a2b      	ldr	r2, [pc, #172]	@ (8002b10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a68:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10d      	bne.n	8002a8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a74:	e00a      	b.n	8002a8c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d102      	bne.n	8002a82 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a7c:	4b25      	ldr	r3, [pc, #148]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a7e:	61bb      	str	r3, [r7, #24]
 8002a80:	e004      	b.n	8002a8c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	2b08      	cmp	r3, #8
 8002a86:	d101      	bne.n	8002a8c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a88:	4b23      	ldr	r3, [pc, #140]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a8a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	2b0c      	cmp	r3, #12
 8002a90:	d134      	bne.n	8002afc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a92:	4b1e      	ldr	r3, [pc, #120]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	f003 0303 	and.w	r3, r3, #3
 8002a9a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d003      	beq.n	8002aaa <HAL_RCC_GetSysClockFreq+0xa6>
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	2b03      	cmp	r3, #3
 8002aa6:	d003      	beq.n	8002ab0 <HAL_RCC_GetSysClockFreq+0xac>
 8002aa8:	e005      	b.n	8002ab6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x110>)
 8002aac:	617b      	str	r3, [r7, #20]
      break;
 8002aae:	e005      	b.n	8002abc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ab0:	4b19      	ldr	r3, [pc, #100]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x114>)
 8002ab2:	617b      	str	r3, [r7, #20]
      break;
 8002ab4:	e002      	b.n	8002abc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	617b      	str	r3, [r7, #20]
      break;
 8002aba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002abc:	4b13      	ldr	r3, [pc, #76]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	091b      	lsrs	r3, r3, #4
 8002ac2:	f003 030f 	and.w	r3, r3, #15
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002aca:	4b10      	ldr	r3, [pc, #64]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	0a1b      	lsrs	r3, r3, #8
 8002ad0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	fb03 f202 	mul.w	r2, r3, r2
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	0e5b      	lsrs	r3, r3, #25
 8002ae8:	f003 0303 	and.w	r3, r3, #3
 8002aec:	3301      	adds	r3, #1
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002afa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002afc:	69bb      	ldr	r3, [r7, #24]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3724      	adds	r7, #36	@ 0x24
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	080051a4 	.word	0x080051a4
 8002b14:	00f42400 	.word	0x00f42400
 8002b18:	007a1200 	.word	0x007a1200

08002b1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b20:	4b03      	ldr	r3, [pc, #12]	@ (8002b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b22:	681b      	ldr	r3, [r3, #0]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	20040004 	.word	0x20040004

08002b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b38:	f7ff fff0 	bl	8002b1c <HAL_RCC_GetHCLKFreq>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	4b06      	ldr	r3, [pc, #24]	@ (8002b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	0a1b      	lsrs	r3, r3, #8
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	4904      	ldr	r1, [pc, #16]	@ (8002b5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b4a:	5ccb      	ldrb	r3, [r1, r3]
 8002b4c:	f003 031f 	and.w	r3, r3, #31
 8002b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	0800519c 	.word	0x0800519c

08002b60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b64:	f7ff ffda 	bl	8002b1c <HAL_RCC_GetHCLKFreq>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	4b06      	ldr	r3, [pc, #24]	@ (8002b84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	0adb      	lsrs	r3, r3, #11
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	4904      	ldr	r1, [pc, #16]	@ (8002b88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b76:	5ccb      	ldrb	r3, [r1, r3]
 8002b78:	f003 031f 	and.w	r3, r3, #31
 8002b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40021000 	.word	0x40021000
 8002b88:	0800519c 	.word	0x0800519c

08002b8c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002b94:	2300      	movs	r3, #0
 8002b96:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b98:	4b27      	ldr	r3, [pc, #156]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ba4:	f7ff f906 	bl	8001db4 <HAL_PWREx_GetVoltageRange>
 8002ba8:	6178      	str	r0, [r7, #20]
 8002baa:	e014      	b.n	8002bd6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bac:	4b22      	ldr	r3, [pc, #136]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb0:	4a21      	ldr	r2, [pc, #132]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002bb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bb8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002bc4:	f7ff f8f6 	bl	8001db4 <HAL_PWREx_GetVoltageRange>
 8002bc8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002bca:	4b1b      	ldr	r3, [pc, #108]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bce:	4a1a      	ldr	r2, [pc, #104]	@ (8002c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002bd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bd4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bdc:	d10b      	bne.n	8002bf6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2b80      	cmp	r3, #128	@ 0x80
 8002be2:	d913      	bls.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2ba0      	cmp	r3, #160	@ 0xa0
 8002be8:	d902      	bls.n	8002bf0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002bea:	2302      	movs	r3, #2
 8002bec:	613b      	str	r3, [r7, #16]
 8002bee:	e00d      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	613b      	str	r3, [r7, #16]
 8002bf4:	e00a      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2b7f      	cmp	r3, #127	@ 0x7f
 8002bfa:	d902      	bls.n	8002c02 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	613b      	str	r3, [r7, #16]
 8002c00:	e004      	b.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b70      	cmp	r3, #112	@ 0x70
 8002c06:	d101      	bne.n	8002c0c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c08:	2301      	movs	r3, #1
 8002c0a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c3c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f023 020f 	bic.w	r2, r3, #15
 8002c14:	4909      	ldr	r1, [pc, #36]	@ (8002c3c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002c1c:	4b07      	ldr	r3, [pc, #28]	@ (8002c3c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 030f 	and.w	r3, r3, #15
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d001      	beq.n	8002c2e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e000      	b.n	8002c30 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3718      	adds	r7, #24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	40022000 	.word	0x40022000

08002c40 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c46:	4b2d      	ldr	r3, [pc, #180]	@ (8002cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2b03      	cmp	r3, #3
 8002c54:	d00b      	beq.n	8002c6e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2b03      	cmp	r3, #3
 8002c5a:	d825      	bhi.n	8002ca8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d008      	beq.n	8002c74 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d11f      	bne.n	8002ca8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002c68:	4b25      	ldr	r3, [pc, #148]	@ (8002d00 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002c6a:	613b      	str	r3, [r7, #16]
    break;
 8002c6c:	e01f      	b.n	8002cae <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002c6e:	4b25      	ldr	r3, [pc, #148]	@ (8002d04 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002c70:	613b      	str	r3, [r7, #16]
    break;
 8002c72:	e01c      	b.n	8002cae <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c74:	4b21      	ldr	r3, [pc, #132]	@ (8002cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0308 	and.w	r3, r3, #8
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d107      	bne.n	8002c90 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c80:	4b1e      	ldr	r3, [pc, #120]	@ (8002cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c86:	0a1b      	lsrs	r3, r3, #8
 8002c88:	f003 030f 	and.w	r3, r3, #15
 8002c8c:	617b      	str	r3, [r7, #20]
 8002c8e:	e005      	b.n	8002c9c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c90:	4b1a      	ldr	r3, [pc, #104]	@ (8002cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	091b      	lsrs	r3, r3, #4
 8002c96:	f003 030f 	and.w	r3, r3, #15
 8002c9a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002c9c:	4a1a      	ldr	r2, [pc, #104]	@ (8002d08 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ca4:	613b      	str	r3, [r7, #16]
    break;
 8002ca6:	e002      	b.n	8002cae <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	613b      	str	r3, [r7, #16]
    break;
 8002cac:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002cae:	4b13      	ldr	r3, [pc, #76]	@ (8002cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	091b      	lsrs	r3, r3, #4
 8002cb4:	f003 030f 	and.w	r3, r3, #15
 8002cb8:	3301      	adds	r3, #1
 8002cba:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8002cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	0a1b      	lsrs	r3, r3, #8
 8002cc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	fb03 f202 	mul.w	r2, r3, r2
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cd4:	4b09      	ldr	r3, [pc, #36]	@ (8002cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	0e5b      	lsrs	r3, r3, #25
 8002cda:	f003 0303 	and.w	r3, r3, #3
 8002cde:	3301      	adds	r3, #1
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cec:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002cee:	683b      	ldr	r3, [r7, #0]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	371c      	adds	r7, #28
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	00f42400 	.word	0x00f42400
 8002d04:	007a1200 	.word	0x007a1200
 8002d08:	080051a4 	.word	0x080051a4

08002d0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d14:	2300      	movs	r3, #0
 8002d16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d18:	2300      	movs	r3, #0
 8002d1a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d040      	beq.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d2c:	2b80      	cmp	r3, #128	@ 0x80
 8002d2e:	d02a      	beq.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002d30:	2b80      	cmp	r3, #128	@ 0x80
 8002d32:	d825      	bhi.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002d34:	2b60      	cmp	r3, #96	@ 0x60
 8002d36:	d026      	beq.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002d38:	2b60      	cmp	r3, #96	@ 0x60
 8002d3a:	d821      	bhi.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002d3c:	2b40      	cmp	r3, #64	@ 0x40
 8002d3e:	d006      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002d40:	2b40      	cmp	r3, #64	@ 0x40
 8002d42:	d81d      	bhi.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d009      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002d48:	2b20      	cmp	r3, #32
 8002d4a:	d010      	beq.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002d4c:	e018      	b.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d4e:	4b89      	ldr	r3, [pc, #548]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	4a88      	ldr	r2, [pc, #544]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d58:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d5a:	e015      	b.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	3304      	adds	r3, #4
 8002d60:	2100      	movs	r1, #0
 8002d62:	4618      	mov	r0, r3
 8002d64:	f000 fb02 	bl	800336c <RCCEx_PLLSAI1_Config>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d6c:	e00c      	b.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	3320      	adds	r3, #32
 8002d72:	2100      	movs	r1, #0
 8002d74:	4618      	mov	r0, r3
 8002d76:	f000 fbed 	bl	8003554 <RCCEx_PLLSAI2_Config>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d7e:	e003      	b.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	74fb      	strb	r3, [r7, #19]
      break;
 8002d84:	e000      	b.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002d86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d88:	7cfb      	ldrb	r3, [r7, #19]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10b      	bne.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d8e:	4b79      	ldr	r3, [pc, #484]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d90:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d94:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d9c:	4975      	ldr	r1, [pc, #468]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002da4:	e001      	b.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da6:	7cfb      	ldrb	r3, [r7, #19]
 8002da8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d047      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dbe:	d030      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002dc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dc4:	d82a      	bhi.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002dc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002dca:	d02a      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002dcc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002dd0:	d824      	bhi.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002dd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dd6:	d008      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ddc:	d81e      	bhi.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00a      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002de2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002de6:	d010      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002de8:	e018      	b.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002dea:	4b62      	ldr	r3, [pc, #392]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	4a61      	ldr	r2, [pc, #388]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002df4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002df6:	e015      	b.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3304      	adds	r3, #4
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 fab4 	bl	800336c <RCCEx_PLLSAI1_Config>
 8002e04:	4603      	mov	r3, r0
 8002e06:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e08:	e00c      	b.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	3320      	adds	r3, #32
 8002e0e:	2100      	movs	r1, #0
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 fb9f 	bl	8003554 <RCCEx_PLLSAI2_Config>
 8002e16:	4603      	mov	r3, r0
 8002e18:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e1a:	e003      	b.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	74fb      	strb	r3, [r7, #19]
      break;
 8002e20:	e000      	b.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8002e22:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e24:	7cfb      	ldrb	r3, [r7, #19]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10b      	bne.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e2a:	4b52      	ldr	r3, [pc, #328]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e38:	494e      	ldr	r1, [pc, #312]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002e40:	e001      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e42:	7cfb      	ldrb	r3, [r7, #19]
 8002e44:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f000 809f 	beq.w	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e54:	2300      	movs	r3, #0
 8002e56:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e58:	4b46      	ldr	r3, [pc, #280]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002e64:	2301      	movs	r3, #1
 8002e66:	e000      	b.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002e68:	2300      	movs	r3, #0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00d      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e6e:	4b41      	ldr	r3, [pc, #260]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e72:	4a40      	ldr	r2, [pc, #256]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e78:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e82:	60bb      	str	r3, [r7, #8]
 8002e84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e86:	2301      	movs	r3, #1
 8002e88:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e8a:	4b3b      	ldr	r3, [pc, #236]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a3a      	ldr	r2, [pc, #232]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002e90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e94:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e96:	f7fe f8bf 	bl	8001018 <HAL_GetTick>
 8002e9a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e9c:	e009      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e9e:	f7fe f8bb 	bl	8001018 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d902      	bls.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	74fb      	strb	r3, [r7, #19]
        break;
 8002eb0:	e005      	b.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002eb2:	4b31      	ldr	r3, [pc, #196]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d0ef      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002ebe:	7cfb      	ldrb	r3, [r7, #19]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d15b      	bne.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ec4:	4b2b      	ldr	r3, [pc, #172]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ece:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d01f      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d019      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ee2:	4b24      	ldr	r3, [pc, #144]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002eec:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002eee:	4b21      	ldr	r3, [pc, #132]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ef6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002efa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002efe:	4b1d      	ldr	r3, [pc, #116]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f04:	4a1b      	ldr	r2, [pc, #108]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f0e:	4a19      	ldr	r2, [pc, #100]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d016      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f20:	f7fe f87a 	bl	8001018 <HAL_GetTick>
 8002f24:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f26:	e00b      	b.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f28:	f7fe f876 	bl	8001018 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d902      	bls.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	74fb      	strb	r3, [r7, #19]
            break;
 8002f3e:	e006      	b.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f40:	4b0c      	ldr	r3, [pc, #48]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0ec      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8002f4e:	7cfb      	ldrb	r3, [r7, #19]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d10c      	bne.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f54:	4b07      	ldr	r3, [pc, #28]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f5a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f64:	4903      	ldr	r1, [pc, #12]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002f6c:	e008      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f6e:	7cfb      	ldrb	r3, [r7, #19]
 8002f70:	74bb      	strb	r3, [r7, #18]
 8002f72:	e005      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002f74:	40021000 	.word	0x40021000
 8002f78:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f7c:	7cfb      	ldrb	r3, [r7, #19]
 8002f7e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f80:	7c7b      	ldrb	r3, [r7, #17]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d105      	bne.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f86:	4ba0      	ldr	r3, [pc, #640]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f8a:	4a9f      	ldr	r2, [pc, #636]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f90:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00a      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f9e:	4b9a      	ldr	r3, [pc, #616]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fa4:	f023 0203 	bic.w	r2, r3, #3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fac:	4996      	ldr	r1, [pc, #600]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00a      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fc0:	4b91      	ldr	r3, [pc, #580]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc6:	f023 020c 	bic.w	r2, r3, #12
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fce:	498e      	ldr	r1, [pc, #568]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0304 	and.w	r3, r3, #4
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d00a      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fe2:	4b89      	ldr	r3, [pc, #548]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fe8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff0:	4985      	ldr	r1, [pc, #532]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0308 	and.w	r3, r3, #8
 8003000:	2b00      	cmp	r3, #0
 8003002:	d00a      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003004:	4b80      	ldr	r3, [pc, #512]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800300a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003012:	497d      	ldr	r1, [pc, #500]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003014:	4313      	orrs	r3, r2
 8003016:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0310 	and.w	r3, r3, #16
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00a      	beq.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003026:	4b78      	ldr	r3, [pc, #480]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003034:	4974      	ldr	r1, [pc, #464]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003036:	4313      	orrs	r3, r2
 8003038:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0320 	and.w	r3, r3, #32
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00a      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003048:	4b6f      	ldr	r3, [pc, #444]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800304a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800304e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003056:	496c      	ldr	r1, [pc, #432]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003058:	4313      	orrs	r3, r2
 800305a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00a      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800306a:	4b67      	ldr	r3, [pc, #412]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800306c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003070:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003078:	4963      	ldr	r1, [pc, #396]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800307a:	4313      	orrs	r3, r2
 800307c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003088:	2b00      	cmp	r3, #0
 800308a:	d00a      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800308c:	4b5e      	ldr	r3, [pc, #376]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800308e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003092:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800309a:	495b      	ldr	r1, [pc, #364]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800309c:	4313      	orrs	r3, r2
 800309e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d00a      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030ae:	4b56      	ldr	r3, [pc, #344]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030bc:	4952      	ldr	r1, [pc, #328]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00a      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030d0:	4b4d      	ldr	r3, [pc, #308]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030de:	494a      	ldr	r1, [pc, #296]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00a      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030f2:	4b45      	ldr	r3, [pc, #276]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003100:	4941      	ldr	r1, [pc, #260]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00a      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003114:	4b3c      	ldr	r3, [pc, #240]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003116:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800311a:	f023 0203 	bic.w	r2, r3, #3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003122:	4939      	ldr	r1, [pc, #228]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003124:	4313      	orrs	r3, r2
 8003126:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d028      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003136:	4b34      	ldr	r3, [pc, #208]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800313c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003144:	4930      	ldr	r1, [pc, #192]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003146:	4313      	orrs	r3, r2
 8003148:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003150:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003154:	d106      	bne.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003156:	4b2c      	ldr	r3, [pc, #176]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	4a2b      	ldr	r2, [pc, #172]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800315c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003160:	60d3      	str	r3, [r2, #12]
 8003162:	e011      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003168:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800316c:	d10c      	bne.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	3304      	adds	r3, #4
 8003172:	2101      	movs	r1, #1
 8003174:	4618      	mov	r0, r3
 8003176:	f000 f8f9 	bl	800336c <RCCEx_PLLSAI1_Config>
 800317a:	4603      	mov	r3, r0
 800317c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800317e:	7cfb      	ldrb	r3, [r7, #19]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003184:	7cfb      	ldrb	r3, [r7, #19]
 8003186:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d04d      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003198:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800319c:	d108      	bne.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800319e:	4b1a      	ldr	r3, [pc, #104]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031a4:	4a18      	ldr	r2, [pc, #96]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031aa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80031ae:	e012      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80031b0:	4b15      	ldr	r3, [pc, #84]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031b6:	4a14      	ldr	r2, [pc, #80]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80031bc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80031c0:	4b11      	ldr	r3, [pc, #68]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031ce:	490e      	ldr	r1, [pc, #56]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031de:	d106      	bne.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031e0:	4b09      	ldr	r3, [pc, #36]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	4a08      	ldr	r2, [pc, #32]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031ea:	60d3      	str	r3, [r2, #12]
 80031ec:	e020      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031f6:	d109      	bne.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031f8:	4b03      	ldr	r3, [pc, #12]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	4a02      	ldr	r2, [pc, #8]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003202:	60d3      	str	r3, [r2, #12]
 8003204:	e014      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003206:	bf00      	nop
 8003208:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003210:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003214:	d10c      	bne.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	3304      	adds	r3, #4
 800321a:	2101      	movs	r1, #1
 800321c:	4618      	mov	r0, r3
 800321e:	f000 f8a5 	bl	800336c <RCCEx_PLLSAI1_Config>
 8003222:	4603      	mov	r3, r0
 8003224:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003226:	7cfb      	ldrb	r3, [r7, #19]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800322c:	7cfb      	ldrb	r3, [r7, #19]
 800322e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d028      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800323c:	4b4a      	ldr	r3, [pc, #296]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800323e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003242:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800324a:	4947      	ldr	r1, [pc, #284]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800324c:	4313      	orrs	r3, r2
 800324e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003256:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800325a:	d106      	bne.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800325c:	4b42      	ldr	r3, [pc, #264]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	4a41      	ldr	r2, [pc, #260]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003262:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003266:	60d3      	str	r3, [r2, #12]
 8003268:	e011      	b.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800326e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003272:	d10c      	bne.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	3304      	adds	r3, #4
 8003278:	2101      	movs	r1, #1
 800327a:	4618      	mov	r0, r3
 800327c:	f000 f876 	bl	800336c <RCCEx_PLLSAI1_Config>
 8003280:	4603      	mov	r3, r0
 8003282:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003284:	7cfb      	ldrb	r3, [r7, #19]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800328a:	7cfb      	ldrb	r3, [r7, #19]
 800328c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d01e      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800329a:	4b33      	ldr	r3, [pc, #204]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800329c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032a0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032aa:	492f      	ldr	r1, [pc, #188]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032bc:	d10c      	bne.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	3304      	adds	r3, #4
 80032c2:	2102      	movs	r1, #2
 80032c4:	4618      	mov	r0, r3
 80032c6:	f000 f851 	bl	800336c <RCCEx_PLLSAI1_Config>
 80032ca:	4603      	mov	r3, r0
 80032cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032ce:	7cfb      	ldrb	r3, [r7, #19]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d001      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80032d4:	7cfb      	ldrb	r3, [r7, #19]
 80032d6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00b      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80032e4:	4b20      	ldr	r3, [pc, #128]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032ea:	f023 0204 	bic.w	r2, r3, #4
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032f4:	491c      	ldr	r1, [pc, #112]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00b      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003308:	4b17      	ldr	r3, [pc, #92]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800330a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800330e:	f023 0218 	bic.w	r2, r3, #24
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003318:	4913      	ldr	r1, [pc, #76]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800331a:	4313      	orrs	r3, r2
 800331c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d017      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800332c:	4b0e      	ldr	r3, [pc, #56]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800332e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003332:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800333c:	490a      	ldr	r1, [pc, #40]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800333e:	4313      	orrs	r3, r2
 8003340:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800334a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800334e:	d105      	bne.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003350:	4b05      	ldr	r3, [pc, #20]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	4a04      	ldr	r2, [pc, #16]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003356:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800335a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800335c:	7cbb      	ldrb	r3, [r7, #18]
}
 800335e:	4618      	mov	r0, r3
 8003360:	3718      	adds	r7, #24
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	40021000 	.word	0x40021000

0800336c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003376:	2300      	movs	r3, #0
 8003378:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800337a:	4b72      	ldr	r3, [pc, #456]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	f003 0303 	and.w	r3, r3, #3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00e      	beq.n	80033a4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003386:	4b6f      	ldr	r3, [pc, #444]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	f003 0203 	and.w	r2, r3, #3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d103      	bne.n	800339e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
       ||
 800339a:	2b00      	cmp	r3, #0
 800339c:	d142      	bne.n	8003424 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	73fb      	strb	r3, [r7, #15]
 80033a2:	e03f      	b.n	8003424 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2b03      	cmp	r3, #3
 80033aa:	d018      	beq.n	80033de <RCCEx_PLLSAI1_Config+0x72>
 80033ac:	2b03      	cmp	r3, #3
 80033ae:	d825      	bhi.n	80033fc <RCCEx_PLLSAI1_Config+0x90>
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d002      	beq.n	80033ba <RCCEx_PLLSAI1_Config+0x4e>
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d009      	beq.n	80033cc <RCCEx_PLLSAI1_Config+0x60>
 80033b8:	e020      	b.n	80033fc <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033ba:	4b62      	ldr	r3, [pc, #392]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d11d      	bne.n	8003402 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ca:	e01a      	b.n	8003402 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033cc:	4b5d      	ldr	r3, [pc, #372]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d116      	bne.n	8003406 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033dc:	e013      	b.n	8003406 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033de:	4b59      	ldr	r3, [pc, #356]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d10f      	bne.n	800340a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80033ea:	4b56      	ldr	r3, [pc, #344]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d109      	bne.n	800340a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80033fa:	e006      	b.n	800340a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003400:	e004      	b.n	800340c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003402:	bf00      	nop
 8003404:	e002      	b.n	800340c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003406:	bf00      	nop
 8003408:	e000      	b.n	800340c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800340a:	bf00      	nop
    }

    if(status == HAL_OK)
 800340c:	7bfb      	ldrb	r3, [r7, #15]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d108      	bne.n	8003424 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003412:	4b4c      	ldr	r3, [pc, #304]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	f023 0203 	bic.w	r2, r3, #3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4949      	ldr	r1, [pc, #292]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003420:	4313      	orrs	r3, r2
 8003422:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003424:	7bfb      	ldrb	r3, [r7, #15]
 8003426:	2b00      	cmp	r3, #0
 8003428:	f040 8086 	bne.w	8003538 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800342c:	4b45      	ldr	r3, [pc, #276]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a44      	ldr	r2, [pc, #272]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003432:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003436:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003438:	f7fd fdee 	bl	8001018 <HAL_GetTick>
 800343c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800343e:	e009      	b.n	8003454 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003440:	f7fd fdea 	bl	8001018 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d902      	bls.n	8003454 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	73fb      	strb	r3, [r7, #15]
        break;
 8003452:	e005      	b.n	8003460 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003454:	4b3b      	ldr	r3, [pc, #236]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1ef      	bne.n	8003440 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003460:	7bfb      	ldrb	r3, [r7, #15]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d168      	bne.n	8003538 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d113      	bne.n	8003494 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800346c:	4b35      	ldr	r3, [pc, #212]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800346e:	691a      	ldr	r2, [r3, #16]
 8003470:	4b35      	ldr	r3, [pc, #212]	@ (8003548 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003472:	4013      	ands	r3, r2
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6892      	ldr	r2, [r2, #8]
 8003478:	0211      	lsls	r1, r2, #8
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	68d2      	ldr	r2, [r2, #12]
 800347e:	06d2      	lsls	r2, r2, #27
 8003480:	4311      	orrs	r1, r2
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	6852      	ldr	r2, [r2, #4]
 8003486:	3a01      	subs	r2, #1
 8003488:	0112      	lsls	r2, r2, #4
 800348a:	430a      	orrs	r2, r1
 800348c:	492d      	ldr	r1, [pc, #180]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800348e:	4313      	orrs	r3, r2
 8003490:	610b      	str	r3, [r1, #16]
 8003492:	e02d      	b.n	80034f0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d115      	bne.n	80034c6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800349a:	4b2a      	ldr	r3, [pc, #168]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800349c:	691a      	ldr	r2, [r3, #16]
 800349e:	4b2b      	ldr	r3, [pc, #172]	@ (800354c <RCCEx_PLLSAI1_Config+0x1e0>)
 80034a0:	4013      	ands	r3, r2
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	6892      	ldr	r2, [r2, #8]
 80034a6:	0211      	lsls	r1, r2, #8
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	6912      	ldr	r2, [r2, #16]
 80034ac:	0852      	lsrs	r2, r2, #1
 80034ae:	3a01      	subs	r2, #1
 80034b0:	0552      	lsls	r2, r2, #21
 80034b2:	4311      	orrs	r1, r2
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	6852      	ldr	r2, [r2, #4]
 80034b8:	3a01      	subs	r2, #1
 80034ba:	0112      	lsls	r2, r2, #4
 80034bc:	430a      	orrs	r2, r1
 80034be:	4921      	ldr	r1, [pc, #132]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	610b      	str	r3, [r1, #16]
 80034c4:	e014      	b.n	80034f0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034c6:	4b1f      	ldr	r3, [pc, #124]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80034c8:	691a      	ldr	r2, [r3, #16]
 80034ca:	4b21      	ldr	r3, [pc, #132]	@ (8003550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6892      	ldr	r2, [r2, #8]
 80034d2:	0211      	lsls	r1, r2, #8
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6952      	ldr	r2, [r2, #20]
 80034d8:	0852      	lsrs	r2, r2, #1
 80034da:	3a01      	subs	r2, #1
 80034dc:	0652      	lsls	r2, r2, #25
 80034de:	4311      	orrs	r1, r2
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	6852      	ldr	r2, [r2, #4]
 80034e4:	3a01      	subs	r2, #1
 80034e6:	0112      	lsls	r2, r2, #4
 80034e8:	430a      	orrs	r2, r1
 80034ea:	4916      	ldr	r1, [pc, #88]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80034f0:	4b14      	ldr	r3, [pc, #80]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a13      	ldr	r2, [pc, #76]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80034f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80034fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034fc:	f7fd fd8c 	bl	8001018 <HAL_GetTick>
 8003500:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003502:	e009      	b.n	8003518 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003504:	f7fd fd88 	bl	8001018 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d902      	bls.n	8003518 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	73fb      	strb	r3, [r7, #15]
          break;
 8003516:	e005      	b.n	8003524 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003518:	4b0a      	ldr	r3, [pc, #40]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d0ef      	beq.n	8003504 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003524:	7bfb      	ldrb	r3, [r7, #15]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d106      	bne.n	8003538 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800352a:	4b06      	ldr	r3, [pc, #24]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800352c:	691a      	ldr	r2, [r3, #16]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	4904      	ldr	r1, [pc, #16]	@ (8003544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003534:	4313      	orrs	r3, r2
 8003536:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003538:	7bfb      	ldrb	r3, [r7, #15]
}
 800353a:	4618      	mov	r0, r3
 800353c:	3710      	adds	r7, #16
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	40021000 	.word	0x40021000
 8003548:	07ff800f 	.word	0x07ff800f
 800354c:	ff9f800f 	.word	0xff9f800f
 8003550:	f9ff800f 	.word	0xf9ff800f

08003554 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800355e:	2300      	movs	r3, #0
 8003560:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003562:	4b72      	ldr	r3, [pc, #456]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	f003 0303 	and.w	r3, r3, #3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00e      	beq.n	800358c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800356e:	4b6f      	ldr	r3, [pc, #444]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	f003 0203 	and.w	r2, r3, #3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	429a      	cmp	r2, r3
 800357c:	d103      	bne.n	8003586 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
       ||
 8003582:	2b00      	cmp	r3, #0
 8003584:	d142      	bne.n	800360c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	73fb      	strb	r3, [r7, #15]
 800358a:	e03f      	b.n	800360c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2b03      	cmp	r3, #3
 8003592:	d018      	beq.n	80035c6 <RCCEx_PLLSAI2_Config+0x72>
 8003594:	2b03      	cmp	r3, #3
 8003596:	d825      	bhi.n	80035e4 <RCCEx_PLLSAI2_Config+0x90>
 8003598:	2b01      	cmp	r3, #1
 800359a:	d002      	beq.n	80035a2 <RCCEx_PLLSAI2_Config+0x4e>
 800359c:	2b02      	cmp	r3, #2
 800359e:	d009      	beq.n	80035b4 <RCCEx_PLLSAI2_Config+0x60>
 80035a0:	e020      	b.n	80035e4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035a2:	4b62      	ldr	r3, [pc, #392]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d11d      	bne.n	80035ea <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035b2:	e01a      	b.n	80035ea <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035b4:	4b5d      	ldr	r3, [pc, #372]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d116      	bne.n	80035ee <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035c4:	e013      	b.n	80035ee <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035c6:	4b59      	ldr	r3, [pc, #356]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10f      	bne.n	80035f2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80035d2:	4b56      	ldr	r3, [pc, #344]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d109      	bne.n	80035f2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80035e2:	e006      	b.n	80035f2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	73fb      	strb	r3, [r7, #15]
      break;
 80035e8:	e004      	b.n	80035f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80035ea:	bf00      	nop
 80035ec:	e002      	b.n	80035f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80035ee:	bf00      	nop
 80035f0:	e000      	b.n	80035f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80035f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d108      	bne.n	800360c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80035fa:	4b4c      	ldr	r3, [pc, #304]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	f023 0203 	bic.w	r2, r3, #3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4949      	ldr	r1, [pc, #292]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003608:	4313      	orrs	r3, r2
 800360a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800360c:	7bfb      	ldrb	r3, [r7, #15]
 800360e:	2b00      	cmp	r3, #0
 8003610:	f040 8086 	bne.w	8003720 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003614:	4b45      	ldr	r3, [pc, #276]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a44      	ldr	r2, [pc, #272]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 800361a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800361e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003620:	f7fd fcfa 	bl	8001018 <HAL_GetTick>
 8003624:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003626:	e009      	b.n	800363c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003628:	f7fd fcf6 	bl	8001018 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d902      	bls.n	800363c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	73fb      	strb	r3, [r7, #15]
        break;
 800363a:	e005      	b.n	8003648 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800363c:	4b3b      	ldr	r3, [pc, #236]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d1ef      	bne.n	8003628 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003648:	7bfb      	ldrb	r3, [r7, #15]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d168      	bne.n	8003720 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d113      	bne.n	800367c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003654:	4b35      	ldr	r3, [pc, #212]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003656:	695a      	ldr	r2, [r3, #20]
 8003658:	4b35      	ldr	r3, [pc, #212]	@ (8003730 <RCCEx_PLLSAI2_Config+0x1dc>)
 800365a:	4013      	ands	r3, r2
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	6892      	ldr	r2, [r2, #8]
 8003660:	0211      	lsls	r1, r2, #8
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	68d2      	ldr	r2, [r2, #12]
 8003666:	06d2      	lsls	r2, r2, #27
 8003668:	4311      	orrs	r1, r2
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	6852      	ldr	r2, [r2, #4]
 800366e:	3a01      	subs	r2, #1
 8003670:	0112      	lsls	r2, r2, #4
 8003672:	430a      	orrs	r2, r1
 8003674:	492d      	ldr	r1, [pc, #180]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003676:	4313      	orrs	r3, r2
 8003678:	614b      	str	r3, [r1, #20]
 800367a:	e02d      	b.n	80036d8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d115      	bne.n	80036ae <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003682:	4b2a      	ldr	r3, [pc, #168]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003684:	695a      	ldr	r2, [r3, #20]
 8003686:	4b2b      	ldr	r3, [pc, #172]	@ (8003734 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003688:	4013      	ands	r3, r2
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6892      	ldr	r2, [r2, #8]
 800368e:	0211      	lsls	r1, r2, #8
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	6912      	ldr	r2, [r2, #16]
 8003694:	0852      	lsrs	r2, r2, #1
 8003696:	3a01      	subs	r2, #1
 8003698:	0552      	lsls	r2, r2, #21
 800369a:	4311      	orrs	r1, r2
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	6852      	ldr	r2, [r2, #4]
 80036a0:	3a01      	subs	r2, #1
 80036a2:	0112      	lsls	r2, r2, #4
 80036a4:	430a      	orrs	r2, r1
 80036a6:	4921      	ldr	r1, [pc, #132]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	614b      	str	r3, [r1, #20]
 80036ac:	e014      	b.n	80036d8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036ae:	4b1f      	ldr	r3, [pc, #124]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 80036b0:	695a      	ldr	r2, [r3, #20]
 80036b2:	4b21      	ldr	r3, [pc, #132]	@ (8003738 <RCCEx_PLLSAI2_Config+0x1e4>)
 80036b4:	4013      	ands	r3, r2
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	6892      	ldr	r2, [r2, #8]
 80036ba:	0211      	lsls	r1, r2, #8
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	6952      	ldr	r2, [r2, #20]
 80036c0:	0852      	lsrs	r2, r2, #1
 80036c2:	3a01      	subs	r2, #1
 80036c4:	0652      	lsls	r2, r2, #25
 80036c6:	4311      	orrs	r1, r2
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6852      	ldr	r2, [r2, #4]
 80036cc:	3a01      	subs	r2, #1
 80036ce:	0112      	lsls	r2, r2, #4
 80036d0:	430a      	orrs	r2, r1
 80036d2:	4916      	ldr	r1, [pc, #88]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80036d8:	4b14      	ldr	r3, [pc, #80]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a13      	ldr	r2, [pc, #76]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 80036de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e4:	f7fd fc98 	bl	8001018 <HAL_GetTick>
 80036e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036ea:	e009      	b.n	8003700 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036ec:	f7fd fc94 	bl	8001018 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d902      	bls.n	8003700 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	73fb      	strb	r3, [r7, #15]
          break;
 80036fe:	e005      	b.n	800370c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003700:	4b0a      	ldr	r3, [pc, #40]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d0ef      	beq.n	80036ec <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800370c:	7bfb      	ldrb	r3, [r7, #15]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d106      	bne.n	8003720 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003712:	4b06      	ldr	r3, [pc, #24]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003714:	695a      	ldr	r2, [r3, #20]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	4904      	ldr	r1, [pc, #16]	@ (800372c <RCCEx_PLLSAI2_Config+0x1d8>)
 800371c:	4313      	orrs	r3, r2
 800371e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003720:	7bfb      	ldrb	r3, [r7, #15]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	40021000 	.word	0x40021000
 8003730:	07ff800f 	.word	0x07ff800f
 8003734:	ff9f800f 	.word	0xff9f800f
 8003738:	f9ff800f 	.word	0xf9ff800f

0800373c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d101      	bne.n	800374e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e042      	b.n	80037d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003754:	2b00      	cmp	r3, #0
 8003756:	d106      	bne.n	8003766 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f7fd fa9b 	bl	8000c9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2224      	movs	r2, #36	@ 0x24
 800376a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 0201 	bic.w	r2, r2, #1
 800377c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003782:	2b00      	cmp	r3, #0
 8003784:	d002      	beq.n	800378c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 ff6a 	bl	8004660 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f000 fc6b 	bl	8004068 <UART_SetConfig>
 8003792:	4603      	mov	r3, r0
 8003794:	2b01      	cmp	r3, #1
 8003796:	d101      	bne.n	800379c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e01b      	b.n	80037d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80037aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80037ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f042 0201 	orr.w	r2, r2, #1
 80037ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f000 ffe9 	bl	80047a4 <UART_CheckIdleState>
 80037d2:	4603      	mov	r3, r0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b08a      	sub	sp, #40	@ 0x28
 80037e0:	af02      	add	r7, sp, #8
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	603b      	str	r3, [r7, #0]
 80037e8:	4613      	mov	r3, r2
 80037ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f2:	2b20      	cmp	r3, #32
 80037f4:	d17b      	bne.n	80038ee <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d002      	beq.n	8003802 <HAL_UART_Transmit+0x26>
 80037fc:	88fb      	ldrh	r3, [r7, #6]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e074      	b.n	80038f0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2221      	movs	r2, #33	@ 0x21
 8003812:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003816:	f7fd fbff 	bl	8001018 <HAL_GetTick>
 800381a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	88fa      	ldrh	r2, [r7, #6]
 8003820:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	88fa      	ldrh	r2, [r7, #6]
 8003828:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003834:	d108      	bne.n	8003848 <HAL_UART_Transmit+0x6c>
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	691b      	ldr	r3, [r3, #16]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d104      	bne.n	8003848 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800383e:	2300      	movs	r3, #0
 8003840:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	61bb      	str	r3, [r7, #24]
 8003846:	e003      	b.n	8003850 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800384c:	2300      	movs	r3, #0
 800384e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003850:	e030      	b.n	80038b4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2200      	movs	r2, #0
 800385a:	2180      	movs	r1, #128	@ 0x80
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	f001 f84b 	bl	80048f8 <UART_WaitOnFlagUntilTimeout>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d005      	beq.n	8003874 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2220      	movs	r2, #32
 800386c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e03d      	b.n	80038f0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10b      	bne.n	8003892 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800387a:	69bb      	ldr	r3, [r7, #24]
 800387c:	881a      	ldrh	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003886:	b292      	uxth	r2, r2
 8003888:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	3302      	adds	r3, #2
 800388e:	61bb      	str	r3, [r7, #24]
 8003890:	e007      	b.n	80038a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	781a      	ldrb	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	3301      	adds	r3, #1
 80038a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	3b01      	subs	r3, #1
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1c8      	bne.n	8003852 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	2200      	movs	r2, #0
 80038c8:	2140      	movs	r1, #64	@ 0x40
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f001 f814 	bl	80048f8 <UART_WaitOnFlagUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d005      	beq.n	80038e2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2220      	movs	r2, #32
 80038da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e006      	b.n	80038f0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2220      	movs	r2, #32
 80038e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	e000      	b.n	80038f0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80038ee:	2302      	movs	r3, #2
  }
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3720      	adds	r7, #32
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08a      	sub	sp, #40	@ 0x28
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	4613      	mov	r3, r2
 8003904:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800390c:	2b20      	cmp	r3, #32
 800390e:	d137      	bne.n	8003980 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d002      	beq.n	800391c <HAL_UART_Receive_DMA+0x24>
 8003916:	88fb      	ldrh	r3, [r7, #6]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d101      	bne.n	8003920 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e030      	b.n	8003982 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a18      	ldr	r2, [pc, #96]	@ (800398c <HAL_UART_Receive_DMA+0x94>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d01f      	beq.n	8003970 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d018      	beq.n	8003970 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	e853 3f00 	ldrex	r3, [r3]
 800394a:	613b      	str	r3, [r7, #16]
   return(result);
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003952:	627b      	str	r3, [r7, #36]	@ 0x24
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	461a      	mov	r2, r3
 800395a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395c:	623b      	str	r3, [r7, #32]
 800395e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003960:	69f9      	ldr	r1, [r7, #28]
 8003962:	6a3a      	ldr	r2, [r7, #32]
 8003964:	e841 2300 	strex	r3, r2, [r1]
 8003968:	61bb      	str	r3, [r7, #24]
   return(result);
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1e6      	bne.n	800393e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003970:	88fb      	ldrh	r3, [r7, #6]
 8003972:	461a      	mov	r2, r3
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f001 f82c 	bl	80049d4 <UART_Start_Receive_DMA>
 800397c:	4603      	mov	r3, r0
 800397e:	e000      	b.n	8003982 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003980:	2302      	movs	r3, #2
  }
}
 8003982:	4618      	mov	r0, r3
 8003984:	3728      	adds	r7, #40	@ 0x28
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	40008000 	.word	0x40008000

08003990 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b0ba      	sub	sp, #232	@ 0xe8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80039b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80039ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 80039be:	4013      	ands	r3, r2
 80039c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80039c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d11b      	bne.n	8003a04 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80039cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039d0:	f003 0320 	and.w	r3, r3, #32
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d015      	beq.n	8003a04 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80039d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039dc:	f003 0320 	and.w	r3, r3, #32
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d105      	bne.n	80039f0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80039e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d009      	beq.n	8003a04 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 8300 	beq.w	8003ffa <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	4798      	blx	r3
      }
      return;
 8003a02:	e2fa      	b.n	8003ffa <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8003a04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 8123 	beq.w	8003c54 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003a0e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003a12:	4b8d      	ldr	r3, [pc, #564]	@ (8003c48 <HAL_UART_IRQHandler+0x2b8>)
 8003a14:	4013      	ands	r3, r2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d106      	bne.n	8003a28 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003a1a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003a1e:	4b8b      	ldr	r3, [pc, #556]	@ (8003c4c <HAL_UART_IRQHandler+0x2bc>)
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f000 8116 	beq.w	8003c54 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d011      	beq.n	8003a58 <HAL_UART_IRQHandler+0xc8>
 8003a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00b      	beq.n	8003a58 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2201      	movs	r2, #1
 8003a46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a4e:	f043 0201 	orr.w	r2, r3, #1
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d011      	beq.n	8003a88 <HAL_UART_IRQHandler+0xf8>
 8003a64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00b      	beq.n	8003a88 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2202      	movs	r2, #2
 8003a76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a7e:	f043 0204 	orr.w	r2, r3, #4
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d011      	beq.n	8003ab8 <HAL_UART_IRQHandler+0x128>
 8003a94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00b      	beq.n	8003ab8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2204      	movs	r2, #4
 8003aa6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aae:	f043 0202 	orr.w	r2, r3, #2
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003abc:	f003 0308 	and.w	r3, r3, #8
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d017      	beq.n	8003af4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ac8:	f003 0320 	and.w	r3, r3, #32
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d105      	bne.n	8003adc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003ad0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003ad4:	4b5c      	ldr	r3, [pc, #368]	@ (8003c48 <HAL_UART_IRQHandler+0x2b8>)
 8003ad6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00b      	beq.n	8003af4 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2208      	movs	r2, #8
 8003ae2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aea:	f043 0208 	orr.w	r2, r3, #8
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003af4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003af8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d012      	beq.n	8003b26 <HAL_UART_IRQHandler+0x196>
 8003b00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00c      	beq.n	8003b26 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1c:	f043 0220 	orr.w	r2, r3, #32
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 8266 	beq.w	8003ffe <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b36:	f003 0320 	and.w	r3, r3, #32
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d013      	beq.n	8003b66 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003b3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b42:	f003 0320 	and.w	r3, r3, #32
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d105      	bne.n	8003b56 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003b4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d007      	beq.n	8003b66 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d003      	beq.n	8003b66 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b7a:	2b40      	cmp	r3, #64	@ 0x40
 8003b7c:	d005      	beq.n	8003b8a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003b7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b82:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d054      	beq.n	8003c34 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f001 f809 	bl	8004ba2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9a:	2b40      	cmp	r3, #64	@ 0x40
 8003b9c:	d146      	bne.n	8003c2c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	3308      	adds	r3, #8
 8003ba4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ba8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003bac:	e853 3f00 	ldrex	r3, [r3]
 8003bb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003bb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003bb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	3308      	adds	r3, #8
 8003bc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003bca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003bce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003bd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003bda:	e841 2300 	strex	r3, r2, [r1]
 8003bde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003be2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1d9      	bne.n	8003b9e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d017      	beq.n	8003c24 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bfa:	4a15      	ldr	r2, [pc, #84]	@ (8003c50 <HAL_UART_IRQHandler+0x2c0>)
 8003bfc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7fd fca4 	bl	8001552 <HAL_DMA_Abort_IT>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d019      	beq.n	8003c44 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8003c1e:	4610      	mov	r0, r2
 8003c20:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c22:	e00f      	b.n	8003c44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f000 fa09 	bl	800403c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c2a:	e00b      	b.n	8003c44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 fa05 	bl	800403c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c32:	e007      	b.n	8003c44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fa01 	bl	800403c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8003c42:	e1dc      	b.n	8003ffe <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c44:	bf00      	nop
    return;
 8003c46:	e1da      	b.n	8003ffe <HAL_UART_IRQHandler+0x66e>
 8003c48:	10000001 	.word	0x10000001
 8003c4c:	04000120 	.word	0x04000120
 8003c50:	08004e59 	.word	0x08004e59

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	f040 8170 	bne.w	8003f3e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c62:	f003 0310 	and.w	r3, r3, #16
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f000 8169 	beq.w	8003f3e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c70:	f003 0310 	and.w	r3, r3, #16
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f000 8162 	beq.w	8003f3e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2210      	movs	r2, #16
 8003c80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c8c:	2b40      	cmp	r3, #64	@ 0x40
 8003c8e:	f040 80d8 	bne.w	8003e42 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003ca0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 80af 	beq.w	8003e08 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003cb0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	f080 80a7 	bcs.w	8003e08 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003cc0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0320 	and.w	r3, r3, #32
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f040 8087 	bne.w	8003de6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ce4:	e853 3f00 	ldrex	r3, [r3]
 8003ce8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003cec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003cf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cf4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003d02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d06:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003d0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d12:	e841 2300 	strex	r3, r2, [r1]
 8003d16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003d1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1da      	bne.n	8003cd8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	3308      	adds	r3, #8
 8003d28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d2c:	e853 3f00 	ldrex	r3, [r3]
 8003d30:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003d32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d34:	f023 0301 	bic.w	r3, r3, #1
 8003d38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	3308      	adds	r3, #8
 8003d42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003d46:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003d4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d4c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003d4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003d52:	e841 2300 	strex	r3, r2, [r1]
 8003d56:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003d58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1e1      	bne.n	8003d22 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	3308      	adds	r3, #8
 8003d64:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d68:	e853 3f00 	ldrex	r3, [r3]
 8003d6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	3308      	adds	r3, #8
 8003d7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003d82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d84:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d86:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003d88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d8a:	e841 2300 	strex	r3, r2, [r1]
 8003d8e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003d90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1e3      	bne.n	8003d5e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2220      	movs	r2, #32
 8003d9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003daa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dac:	e853 3f00 	ldrex	r3, [r3]
 8003db0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003db2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003db4:	f023 0310 	bic.w	r3, r3, #16
 8003db8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003dc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003dc8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003dcc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003dce:	e841 2300 	strex	r3, r2, [r1]
 8003dd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003dd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d1e4      	bne.n	8003da4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fd fb5a 	bl	800149a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2202      	movs	r2, #2
 8003dea:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	4619      	mov	r1, r3
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f000 f925 	bl	8004050 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003e06:	e0fc      	b.n	8004002 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003e0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e12:	429a      	cmp	r2, r3
 8003e14:	f040 80f5 	bne.w	8004002 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0320 	and.w	r3, r3, #32
 8003e26:	2b20      	cmp	r3, #32
 8003e28:	f040 80eb 	bne.w	8004002 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2202      	movs	r2, #2
 8003e30:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003e38:	4619      	mov	r1, r3
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f908 	bl	8004050 <HAL_UARTEx_RxEventCallback>
      return;
 8003e40:	e0df      	b.n	8004002 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	f000 80d1 	beq.w	8004006 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8003e64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f000 80cc 	beq.w	8004006 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e76:	e853 3f00 	ldrex	r3, [r3]
 8003e7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003e90:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e92:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e98:	e841 2300 	strex	r3, r2, [r1]
 8003e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1e4      	bne.n	8003e6e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	3308      	adds	r3, #8
 8003eaa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eae:	e853 3f00 	ldrex	r3, [r3]
 8003eb2:	623b      	str	r3, [r7, #32]
   return(result);
 8003eb4:	6a3b      	ldr	r3, [r7, #32]
 8003eb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003eba:	f023 0301 	bic.w	r3, r3, #1
 8003ebe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	3308      	adds	r3, #8
 8003ec8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003ecc:	633a      	str	r2, [r7, #48]	@ 0x30
 8003ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ed2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ed4:	e841 2300 	strex	r3, r2, [r1]
 8003ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1e1      	bne.n	8003ea4 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	e853 3f00 	ldrex	r3, [r3]
 8003f00:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f023 0310 	bic.w	r3, r3, #16
 8003f08:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	461a      	mov	r2, r3
 8003f12:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f16:	61fb      	str	r3, [r7, #28]
 8003f18:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f1a:	69b9      	ldr	r1, [r7, #24]
 8003f1c:	69fa      	ldr	r2, [r7, #28]
 8003f1e:	e841 2300 	strex	r3, r2, [r1]
 8003f22:	617b      	str	r3, [r7, #20]
   return(result);
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1e4      	bne.n	8003ef4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2202      	movs	r2, #2
 8003f2e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f34:	4619      	mov	r1, r3
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 f88a 	bl	8004050 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f3c:	e063      	b.n	8004006 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d00e      	beq.n	8003f68 <HAL_UART_IRQHandler+0x5d8>
 8003f4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d008      	beq.n	8003f68 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003f5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 ffba 	bl	8004eda <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f66:	e051      	b.n	800400c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d014      	beq.n	8003f9e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d105      	bne.n	8003f8c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003f80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d008      	beq.n	8003f9e <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d03a      	beq.n	800400a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	4798      	blx	r3
    }
    return;
 8003f9c:	e035      	b.n	800400a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d009      	beq.n	8003fbe <HAL_UART_IRQHandler+0x62e>
 8003faa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 ff64 	bl	8004e84 <UART_EndTransmit_IT>
    return;
 8003fbc:	e026      	b.n	800400c <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d009      	beq.n	8003fde <HAL_UART_IRQHandler+0x64e>
 8003fca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fce:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 ff93 	bl	8004f02 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003fdc:	e016      	b.n	800400c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fe2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d010      	beq.n	800400c <HAL_UART_IRQHandler+0x67c>
 8003fea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	da0c      	bge.n	800400c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 ff7b 	bl	8004eee <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003ff8:	e008      	b.n	800400c <HAL_UART_IRQHandler+0x67c>
      return;
 8003ffa:	bf00      	nop
 8003ffc:	e006      	b.n	800400c <HAL_UART_IRQHandler+0x67c>
    return;
 8003ffe:	bf00      	nop
 8004000:	e004      	b.n	800400c <HAL_UART_IRQHandler+0x67c>
      return;
 8004002:	bf00      	nop
 8004004:	e002      	b.n	800400c <HAL_UART_IRQHandler+0x67c>
      return;
 8004006:	bf00      	nop
 8004008:	e000      	b.n	800400c <HAL_UART_IRQHandler+0x67c>
    return;
 800400a:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800400c:	37e8      	adds	r7, #232	@ 0xe8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop

08004014 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800401c:	bf00      	nop
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004044:	bf00      	nop
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	460b      	mov	r3, r1
 800405a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004068:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800406c:	b08c      	sub	sp, #48	@ 0x30
 800406e:	af00      	add	r7, sp, #0
 8004070:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004072:	2300      	movs	r3, #0
 8004074:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	689a      	ldr	r2, [r3, #8]
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	691b      	ldr	r3, [r3, #16]
 8004080:	431a      	orrs	r2, r3
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	431a      	orrs	r2, r3
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	69db      	ldr	r3, [r3, #28]
 800408c:	4313      	orrs	r3, r2
 800408e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	4baa      	ldr	r3, [pc, #680]	@ (8004340 <UART_SetConfig+0x2d8>)
 8004098:	4013      	ands	r3, r2
 800409a:	697a      	ldr	r2, [r7, #20]
 800409c:	6812      	ldr	r2, [r2, #0]
 800409e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80040a0:	430b      	orrs	r3, r1
 80040a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	68da      	ldr	r2, [r3, #12]
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	430a      	orrs	r2, r1
 80040b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a9f      	ldr	r2, [pc, #636]	@ (8004344 <UART_SetConfig+0x2dc>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d004      	beq.n	80040d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	6a1b      	ldr	r3, [r3, #32]
 80040ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040d0:	4313      	orrs	r3, r2
 80040d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80040de:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	6812      	ldr	r2, [r2, #0]
 80040e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80040e8:	430b      	orrs	r3, r1
 80040ea:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f2:	f023 010f 	bic.w	r1, r3, #15
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	430a      	orrs	r2, r1
 8004100:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a90      	ldr	r2, [pc, #576]	@ (8004348 <UART_SetConfig+0x2e0>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d125      	bne.n	8004158 <UART_SetConfig+0xf0>
 800410c:	4b8f      	ldr	r3, [pc, #572]	@ (800434c <UART_SetConfig+0x2e4>)
 800410e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004112:	f003 0303 	and.w	r3, r3, #3
 8004116:	2b03      	cmp	r3, #3
 8004118:	d81a      	bhi.n	8004150 <UART_SetConfig+0xe8>
 800411a:	a201      	add	r2, pc, #4	@ (adr r2, 8004120 <UART_SetConfig+0xb8>)
 800411c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004120:	08004131 	.word	0x08004131
 8004124:	08004141 	.word	0x08004141
 8004128:	08004139 	.word	0x08004139
 800412c:	08004149 	.word	0x08004149
 8004130:	2301      	movs	r3, #1
 8004132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004136:	e116      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004138:	2302      	movs	r3, #2
 800413a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800413e:	e112      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004140:	2304      	movs	r3, #4
 8004142:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004146:	e10e      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004148:	2308      	movs	r3, #8
 800414a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800414e:	e10a      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004150:	2310      	movs	r3, #16
 8004152:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004156:	e106      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a7c      	ldr	r2, [pc, #496]	@ (8004350 <UART_SetConfig+0x2e8>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d138      	bne.n	80041d4 <UART_SetConfig+0x16c>
 8004162:	4b7a      	ldr	r3, [pc, #488]	@ (800434c <UART_SetConfig+0x2e4>)
 8004164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004168:	f003 030c 	and.w	r3, r3, #12
 800416c:	2b0c      	cmp	r3, #12
 800416e:	d82d      	bhi.n	80041cc <UART_SetConfig+0x164>
 8004170:	a201      	add	r2, pc, #4	@ (adr r2, 8004178 <UART_SetConfig+0x110>)
 8004172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004176:	bf00      	nop
 8004178:	080041ad 	.word	0x080041ad
 800417c:	080041cd 	.word	0x080041cd
 8004180:	080041cd 	.word	0x080041cd
 8004184:	080041cd 	.word	0x080041cd
 8004188:	080041bd 	.word	0x080041bd
 800418c:	080041cd 	.word	0x080041cd
 8004190:	080041cd 	.word	0x080041cd
 8004194:	080041cd 	.word	0x080041cd
 8004198:	080041b5 	.word	0x080041b5
 800419c:	080041cd 	.word	0x080041cd
 80041a0:	080041cd 	.word	0x080041cd
 80041a4:	080041cd 	.word	0x080041cd
 80041a8:	080041c5 	.word	0x080041c5
 80041ac:	2300      	movs	r3, #0
 80041ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041b2:	e0d8      	b.n	8004366 <UART_SetConfig+0x2fe>
 80041b4:	2302      	movs	r3, #2
 80041b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041ba:	e0d4      	b.n	8004366 <UART_SetConfig+0x2fe>
 80041bc:	2304      	movs	r3, #4
 80041be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041c2:	e0d0      	b.n	8004366 <UART_SetConfig+0x2fe>
 80041c4:	2308      	movs	r3, #8
 80041c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041ca:	e0cc      	b.n	8004366 <UART_SetConfig+0x2fe>
 80041cc:	2310      	movs	r3, #16
 80041ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041d2:	e0c8      	b.n	8004366 <UART_SetConfig+0x2fe>
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a5e      	ldr	r2, [pc, #376]	@ (8004354 <UART_SetConfig+0x2ec>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d125      	bne.n	800422a <UART_SetConfig+0x1c2>
 80041de:	4b5b      	ldr	r3, [pc, #364]	@ (800434c <UART_SetConfig+0x2e4>)
 80041e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80041e8:	2b30      	cmp	r3, #48	@ 0x30
 80041ea:	d016      	beq.n	800421a <UART_SetConfig+0x1b2>
 80041ec:	2b30      	cmp	r3, #48	@ 0x30
 80041ee:	d818      	bhi.n	8004222 <UART_SetConfig+0x1ba>
 80041f0:	2b20      	cmp	r3, #32
 80041f2:	d00a      	beq.n	800420a <UART_SetConfig+0x1a2>
 80041f4:	2b20      	cmp	r3, #32
 80041f6:	d814      	bhi.n	8004222 <UART_SetConfig+0x1ba>
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d002      	beq.n	8004202 <UART_SetConfig+0x19a>
 80041fc:	2b10      	cmp	r3, #16
 80041fe:	d008      	beq.n	8004212 <UART_SetConfig+0x1aa>
 8004200:	e00f      	b.n	8004222 <UART_SetConfig+0x1ba>
 8004202:	2300      	movs	r3, #0
 8004204:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004208:	e0ad      	b.n	8004366 <UART_SetConfig+0x2fe>
 800420a:	2302      	movs	r3, #2
 800420c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004210:	e0a9      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004212:	2304      	movs	r3, #4
 8004214:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004218:	e0a5      	b.n	8004366 <UART_SetConfig+0x2fe>
 800421a:	2308      	movs	r3, #8
 800421c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004220:	e0a1      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004222:	2310      	movs	r3, #16
 8004224:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004228:	e09d      	b.n	8004366 <UART_SetConfig+0x2fe>
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a4a      	ldr	r2, [pc, #296]	@ (8004358 <UART_SetConfig+0x2f0>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d125      	bne.n	8004280 <UART_SetConfig+0x218>
 8004234:	4b45      	ldr	r3, [pc, #276]	@ (800434c <UART_SetConfig+0x2e4>)
 8004236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800423a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800423e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004240:	d016      	beq.n	8004270 <UART_SetConfig+0x208>
 8004242:	2bc0      	cmp	r3, #192	@ 0xc0
 8004244:	d818      	bhi.n	8004278 <UART_SetConfig+0x210>
 8004246:	2b80      	cmp	r3, #128	@ 0x80
 8004248:	d00a      	beq.n	8004260 <UART_SetConfig+0x1f8>
 800424a:	2b80      	cmp	r3, #128	@ 0x80
 800424c:	d814      	bhi.n	8004278 <UART_SetConfig+0x210>
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <UART_SetConfig+0x1f0>
 8004252:	2b40      	cmp	r3, #64	@ 0x40
 8004254:	d008      	beq.n	8004268 <UART_SetConfig+0x200>
 8004256:	e00f      	b.n	8004278 <UART_SetConfig+0x210>
 8004258:	2300      	movs	r3, #0
 800425a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800425e:	e082      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004260:	2302      	movs	r3, #2
 8004262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004266:	e07e      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004268:	2304      	movs	r3, #4
 800426a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800426e:	e07a      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004270:	2308      	movs	r3, #8
 8004272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004276:	e076      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004278:	2310      	movs	r3, #16
 800427a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800427e:	e072      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a35      	ldr	r2, [pc, #212]	@ (800435c <UART_SetConfig+0x2f4>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d12a      	bne.n	80042e0 <UART_SetConfig+0x278>
 800428a:	4b30      	ldr	r3, [pc, #192]	@ (800434c <UART_SetConfig+0x2e4>)
 800428c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004290:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004294:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004298:	d01a      	beq.n	80042d0 <UART_SetConfig+0x268>
 800429a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800429e:	d81b      	bhi.n	80042d8 <UART_SetConfig+0x270>
 80042a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042a4:	d00c      	beq.n	80042c0 <UART_SetConfig+0x258>
 80042a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042aa:	d815      	bhi.n	80042d8 <UART_SetConfig+0x270>
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d003      	beq.n	80042b8 <UART_SetConfig+0x250>
 80042b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042b4:	d008      	beq.n	80042c8 <UART_SetConfig+0x260>
 80042b6:	e00f      	b.n	80042d8 <UART_SetConfig+0x270>
 80042b8:	2300      	movs	r3, #0
 80042ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042be:	e052      	b.n	8004366 <UART_SetConfig+0x2fe>
 80042c0:	2302      	movs	r3, #2
 80042c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042c6:	e04e      	b.n	8004366 <UART_SetConfig+0x2fe>
 80042c8:	2304      	movs	r3, #4
 80042ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042ce:	e04a      	b.n	8004366 <UART_SetConfig+0x2fe>
 80042d0:	2308      	movs	r3, #8
 80042d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042d6:	e046      	b.n	8004366 <UART_SetConfig+0x2fe>
 80042d8:	2310      	movs	r3, #16
 80042da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042de:	e042      	b.n	8004366 <UART_SetConfig+0x2fe>
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a17      	ldr	r2, [pc, #92]	@ (8004344 <UART_SetConfig+0x2dc>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d13a      	bne.n	8004360 <UART_SetConfig+0x2f8>
 80042ea:	4b18      	ldr	r3, [pc, #96]	@ (800434c <UART_SetConfig+0x2e4>)
 80042ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80042f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80042f8:	d01a      	beq.n	8004330 <UART_SetConfig+0x2c8>
 80042fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80042fe:	d81b      	bhi.n	8004338 <UART_SetConfig+0x2d0>
 8004300:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004304:	d00c      	beq.n	8004320 <UART_SetConfig+0x2b8>
 8004306:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800430a:	d815      	bhi.n	8004338 <UART_SetConfig+0x2d0>
 800430c:	2b00      	cmp	r3, #0
 800430e:	d003      	beq.n	8004318 <UART_SetConfig+0x2b0>
 8004310:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004314:	d008      	beq.n	8004328 <UART_SetConfig+0x2c0>
 8004316:	e00f      	b.n	8004338 <UART_SetConfig+0x2d0>
 8004318:	2300      	movs	r3, #0
 800431a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800431e:	e022      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004320:	2302      	movs	r3, #2
 8004322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004326:	e01e      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004328:	2304      	movs	r3, #4
 800432a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800432e:	e01a      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004330:	2308      	movs	r3, #8
 8004332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004336:	e016      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004338:	2310      	movs	r3, #16
 800433a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800433e:	e012      	b.n	8004366 <UART_SetConfig+0x2fe>
 8004340:	cfff69f3 	.word	0xcfff69f3
 8004344:	40008000 	.word	0x40008000
 8004348:	40013800 	.word	0x40013800
 800434c:	40021000 	.word	0x40021000
 8004350:	40004400 	.word	0x40004400
 8004354:	40004800 	.word	0x40004800
 8004358:	40004c00 	.word	0x40004c00
 800435c:	40005000 	.word	0x40005000
 8004360:	2310      	movs	r3, #16
 8004362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4aae      	ldr	r2, [pc, #696]	@ (8004624 <UART_SetConfig+0x5bc>)
 800436c:	4293      	cmp	r3, r2
 800436e:	f040 8097 	bne.w	80044a0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004372:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004376:	2b08      	cmp	r3, #8
 8004378:	d823      	bhi.n	80043c2 <UART_SetConfig+0x35a>
 800437a:	a201      	add	r2, pc, #4	@ (adr r2, 8004380 <UART_SetConfig+0x318>)
 800437c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004380:	080043a5 	.word	0x080043a5
 8004384:	080043c3 	.word	0x080043c3
 8004388:	080043ad 	.word	0x080043ad
 800438c:	080043c3 	.word	0x080043c3
 8004390:	080043b3 	.word	0x080043b3
 8004394:	080043c3 	.word	0x080043c3
 8004398:	080043c3 	.word	0x080043c3
 800439c:	080043c3 	.word	0x080043c3
 80043a0:	080043bb 	.word	0x080043bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043a4:	f7fe fbc6 	bl	8002b34 <HAL_RCC_GetPCLK1Freq>
 80043a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80043aa:	e010      	b.n	80043ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043ac:	4b9e      	ldr	r3, [pc, #632]	@ (8004628 <UART_SetConfig+0x5c0>)
 80043ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80043b0:	e00d      	b.n	80043ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043b2:	f7fe fb27 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 80043b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80043b8:	e009      	b.n	80043ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80043c0:	e005      	b.n	80043ce <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80043cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80043ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 8130 	beq.w	8004636 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043da:	4a94      	ldr	r2, [pc, #592]	@ (800462c <UART_SetConfig+0x5c4>)
 80043dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043e0:	461a      	mov	r2, r3
 80043e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80043e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	685a      	ldr	r2, [r3, #4]
 80043ee:	4613      	mov	r3, r2
 80043f0:	005b      	lsls	r3, r3, #1
 80043f2:	4413      	add	r3, r2
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d305      	bcc.n	8004406 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	429a      	cmp	r2, r3
 8004404:	d903      	bls.n	800440e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800440c:	e113      	b.n	8004636 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800440e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004410:	2200      	movs	r2, #0
 8004412:	60bb      	str	r3, [r7, #8]
 8004414:	60fa      	str	r2, [r7, #12]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441a:	4a84      	ldr	r2, [pc, #528]	@ (800462c <UART_SetConfig+0x5c4>)
 800441c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004420:	b29b      	uxth	r3, r3
 8004422:	2200      	movs	r2, #0
 8004424:	603b      	str	r3, [r7, #0]
 8004426:	607a      	str	r2, [r7, #4]
 8004428:	e9d7 2300 	ldrd	r2, r3, [r7]
 800442c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004430:	f7fb fee4 	bl	80001fc <__aeabi_uldivmod>
 8004434:	4602      	mov	r2, r0
 8004436:	460b      	mov	r3, r1
 8004438:	4610      	mov	r0, r2
 800443a:	4619      	mov	r1, r3
 800443c:	f04f 0200 	mov.w	r2, #0
 8004440:	f04f 0300 	mov.w	r3, #0
 8004444:	020b      	lsls	r3, r1, #8
 8004446:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800444a:	0202      	lsls	r2, r0, #8
 800444c:	6979      	ldr	r1, [r7, #20]
 800444e:	6849      	ldr	r1, [r1, #4]
 8004450:	0849      	lsrs	r1, r1, #1
 8004452:	2000      	movs	r0, #0
 8004454:	460c      	mov	r4, r1
 8004456:	4605      	mov	r5, r0
 8004458:	eb12 0804 	adds.w	r8, r2, r4
 800445c:	eb43 0905 	adc.w	r9, r3, r5
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	469a      	mov	sl, r3
 8004468:	4693      	mov	fp, r2
 800446a:	4652      	mov	r2, sl
 800446c:	465b      	mov	r3, fp
 800446e:	4640      	mov	r0, r8
 8004470:	4649      	mov	r1, r9
 8004472:	f7fb fec3 	bl	80001fc <__aeabi_uldivmod>
 8004476:	4602      	mov	r2, r0
 8004478:	460b      	mov	r3, r1
 800447a:	4613      	mov	r3, r2
 800447c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800447e:	6a3b      	ldr	r3, [r7, #32]
 8004480:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004484:	d308      	bcc.n	8004498 <UART_SetConfig+0x430>
 8004486:	6a3b      	ldr	r3, [r7, #32]
 8004488:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800448c:	d204      	bcs.n	8004498 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	6a3a      	ldr	r2, [r7, #32]
 8004494:	60da      	str	r2, [r3, #12]
 8004496:	e0ce      	b.n	8004636 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800449e:	e0ca      	b.n	8004636 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	69db      	ldr	r3, [r3, #28]
 80044a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044a8:	d166      	bne.n	8004578 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80044aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d827      	bhi.n	8004502 <UART_SetConfig+0x49a>
 80044b2:	a201      	add	r2, pc, #4	@ (adr r2, 80044b8 <UART_SetConfig+0x450>)
 80044b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044b8:	080044dd 	.word	0x080044dd
 80044bc:	080044e5 	.word	0x080044e5
 80044c0:	080044ed 	.word	0x080044ed
 80044c4:	08004503 	.word	0x08004503
 80044c8:	080044f3 	.word	0x080044f3
 80044cc:	08004503 	.word	0x08004503
 80044d0:	08004503 	.word	0x08004503
 80044d4:	08004503 	.word	0x08004503
 80044d8:	080044fb 	.word	0x080044fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044dc:	f7fe fb2a 	bl	8002b34 <HAL_RCC_GetPCLK1Freq>
 80044e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80044e2:	e014      	b.n	800450e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044e4:	f7fe fb3c 	bl	8002b60 <HAL_RCC_GetPCLK2Freq>
 80044e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80044ea:	e010      	b.n	800450e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044ec:	4b4e      	ldr	r3, [pc, #312]	@ (8004628 <UART_SetConfig+0x5c0>)
 80044ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80044f0:	e00d      	b.n	800450e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044f2:	f7fe fa87 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 80044f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80044f8:	e009      	b.n	800450e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004500:	e005      	b.n	800450e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004502:	2300      	movs	r3, #0
 8004504:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800450c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800450e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 8090 	beq.w	8004636 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451a:	4a44      	ldr	r2, [pc, #272]	@ (800462c <UART_SetConfig+0x5c4>)
 800451c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004520:	461a      	mov	r2, r3
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	fbb3 f3f2 	udiv	r3, r3, r2
 8004528:	005a      	lsls	r2, r3, #1
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	085b      	lsrs	r3, r3, #1
 8004530:	441a      	add	r2, r3
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	fbb2 f3f3 	udiv	r3, r2, r3
 800453a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800453c:	6a3b      	ldr	r3, [r7, #32]
 800453e:	2b0f      	cmp	r3, #15
 8004540:	d916      	bls.n	8004570 <UART_SetConfig+0x508>
 8004542:	6a3b      	ldr	r3, [r7, #32]
 8004544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004548:	d212      	bcs.n	8004570 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800454a:	6a3b      	ldr	r3, [r7, #32]
 800454c:	b29b      	uxth	r3, r3
 800454e:	f023 030f 	bic.w	r3, r3, #15
 8004552:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004554:	6a3b      	ldr	r3, [r7, #32]
 8004556:	085b      	lsrs	r3, r3, #1
 8004558:	b29b      	uxth	r3, r3
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	b29a      	uxth	r2, r3
 8004560:	8bfb      	ldrh	r3, [r7, #30]
 8004562:	4313      	orrs	r3, r2
 8004564:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	8bfa      	ldrh	r2, [r7, #30]
 800456c:	60da      	str	r2, [r3, #12]
 800456e:	e062      	b.n	8004636 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004576:	e05e      	b.n	8004636 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004578:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800457c:	2b08      	cmp	r3, #8
 800457e:	d828      	bhi.n	80045d2 <UART_SetConfig+0x56a>
 8004580:	a201      	add	r2, pc, #4	@ (adr r2, 8004588 <UART_SetConfig+0x520>)
 8004582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004586:	bf00      	nop
 8004588:	080045ad 	.word	0x080045ad
 800458c:	080045b5 	.word	0x080045b5
 8004590:	080045bd 	.word	0x080045bd
 8004594:	080045d3 	.word	0x080045d3
 8004598:	080045c3 	.word	0x080045c3
 800459c:	080045d3 	.word	0x080045d3
 80045a0:	080045d3 	.word	0x080045d3
 80045a4:	080045d3 	.word	0x080045d3
 80045a8:	080045cb 	.word	0x080045cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045ac:	f7fe fac2 	bl	8002b34 <HAL_RCC_GetPCLK1Freq>
 80045b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80045b2:	e014      	b.n	80045de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045b4:	f7fe fad4 	bl	8002b60 <HAL_RCC_GetPCLK2Freq>
 80045b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80045ba:	e010      	b.n	80045de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004628 <UART_SetConfig+0x5c0>)
 80045be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80045c0:	e00d      	b.n	80045de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045c2:	f7fe fa1f 	bl	8002a04 <HAL_RCC_GetSysClockFreq>
 80045c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80045c8:	e009      	b.n	80045de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80045d0:	e005      	b.n	80045de <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80045d2:	2300      	movs	r3, #0
 80045d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80045dc:	bf00      	nop
    }

    if (pclk != 0U)
 80045de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d028      	beq.n	8004636 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e8:	4a10      	ldr	r2, [pc, #64]	@ (800462c <UART_SetConfig+0x5c4>)
 80045ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045ee:	461a      	mov	r2, r3
 80045f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	085b      	lsrs	r3, r3, #1
 80045fc:	441a      	add	r2, r3
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	fbb2 f3f3 	udiv	r3, r2, r3
 8004606:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	2b0f      	cmp	r3, #15
 800460c:	d910      	bls.n	8004630 <UART_SetConfig+0x5c8>
 800460e:	6a3b      	ldr	r3, [r7, #32]
 8004610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004614:	d20c      	bcs.n	8004630 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004616:	6a3b      	ldr	r3, [r7, #32]
 8004618:	b29a      	uxth	r2, r3
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	60da      	str	r2, [r3, #12]
 8004620:	e009      	b.n	8004636 <UART_SetConfig+0x5ce>
 8004622:	bf00      	nop
 8004624:	40008000 	.word	0x40008000
 8004628:	00f42400 	.word	0x00f42400
 800462c:	080051d4 	.word	0x080051d4
      }
      else
      {
        ret = HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2201      	movs	r2, #1
 800463a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	2201      	movs	r2, #1
 8004642:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	2200      	movs	r2, #0
 800464a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	2200      	movs	r2, #0
 8004650:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004652:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004656:	4618      	mov	r0, r3
 8004658:	3730      	adds	r7, #48	@ 0x30
 800465a:	46bd      	mov	sp, r7
 800465c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004660 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466c:	f003 0308 	and.w	r3, r3, #8
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00a      	beq.n	800468a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800468e:	f003 0301 	and.w	r3, r3, #1
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00a      	beq.n	80046ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00a      	beq.n	80046ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d2:	f003 0304 	and.w	r3, r3, #4
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00a      	beq.n	80046f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	430a      	orrs	r2, r1
 80046ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f4:	f003 0310 	and.w	r3, r3, #16
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d00a      	beq.n	8004712 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004716:	f003 0320 	and.w	r3, r3, #32
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00a      	beq.n	8004734 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800473c:	2b00      	cmp	r3, #0
 800473e:	d01a      	beq.n	8004776 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	430a      	orrs	r2, r1
 8004754:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800475a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800475e:	d10a      	bne.n	8004776 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00a      	beq.n	8004798 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	430a      	orrs	r2, r1
 8004796:	605a      	str	r2, [r3, #4]
  }
}
 8004798:	bf00      	nop
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b098      	sub	sp, #96	@ 0x60
 80047a8:	af02      	add	r7, sp, #8
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80047b4:	f7fc fc30 	bl	8001018 <HAL_GetTick>
 80047b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0308 	and.w	r3, r3, #8
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d12f      	bne.n	8004828 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80047cc:	9300      	str	r3, [sp, #0]
 80047ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047d0:	2200      	movs	r2, #0
 80047d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f88e 	bl	80048f8 <UART_WaitOnFlagUntilTimeout>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d022      	beq.n	8004828 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ea:	e853 3f00 	ldrex	r3, [r3]
 80047ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	461a      	mov	r2, r3
 80047fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004800:	647b      	str	r3, [r7, #68]	@ 0x44
 8004802:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004804:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004806:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004808:	e841 2300 	strex	r3, r2, [r1]
 800480c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800480e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1e6      	bne.n	80047e2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2220      	movs	r2, #32
 8004818:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e063      	b.n	80048f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0304 	and.w	r3, r3, #4
 8004832:	2b04      	cmp	r3, #4
 8004834:	d149      	bne.n	80048ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004836:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800483a:	9300      	str	r3, [sp, #0]
 800483c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800483e:	2200      	movs	r2, #0
 8004840:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 f857 	bl	80048f8 <UART_WaitOnFlagUntilTimeout>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d03c      	beq.n	80048ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004858:	e853 3f00 	ldrex	r3, [r3]
 800485c:	623b      	str	r3, [r7, #32]
   return(result);
 800485e:	6a3b      	ldr	r3, [r7, #32]
 8004860:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004864:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	461a      	mov	r2, r3
 800486c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800486e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004870:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004872:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004874:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004876:	e841 2300 	strex	r3, r2, [r1]
 800487a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800487c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1e6      	bne.n	8004850 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	3308      	adds	r3, #8
 8004888:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	e853 3f00 	ldrex	r3, [r3]
 8004890:	60fb      	str	r3, [r7, #12]
   return(result);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f023 0301 	bic.w	r3, r3, #1
 8004898:	64bb      	str	r3, [r7, #72]	@ 0x48
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3308      	adds	r3, #8
 80048a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048a2:	61fa      	str	r2, [r7, #28]
 80048a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a6:	69b9      	ldr	r1, [r7, #24]
 80048a8:	69fa      	ldr	r2, [r7, #28]
 80048aa:	e841 2300 	strex	r3, r2, [r1]
 80048ae:	617b      	str	r3, [r7, #20]
   return(result);
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1e5      	bne.n	8004882 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2220      	movs	r2, #32
 80048ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e012      	b.n	80048f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2220      	movs	r2, #32
 80048ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2220      	movs	r2, #32
 80048d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3758      	adds	r7, #88	@ 0x58
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	603b      	str	r3, [r7, #0]
 8004904:	4613      	mov	r3, r2
 8004906:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004908:	e04f      	b.n	80049aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800490a:	69bb      	ldr	r3, [r7, #24]
 800490c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004910:	d04b      	beq.n	80049aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004912:	f7fc fb81 	bl	8001018 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	69ba      	ldr	r2, [r7, #24]
 800491e:	429a      	cmp	r2, r3
 8004920:	d302      	bcc.n	8004928 <UART_WaitOnFlagUntilTimeout+0x30>
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d101      	bne.n	800492c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e04e      	b.n	80049ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0304 	and.w	r3, r3, #4
 8004936:	2b00      	cmp	r3, #0
 8004938:	d037      	beq.n	80049aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	2b80      	cmp	r3, #128	@ 0x80
 800493e:	d034      	beq.n	80049aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	2b40      	cmp	r3, #64	@ 0x40
 8004944:	d031      	beq.n	80049aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	69db      	ldr	r3, [r3, #28]
 800494c:	f003 0308 	and.w	r3, r3, #8
 8004950:	2b08      	cmp	r3, #8
 8004952:	d110      	bne.n	8004976 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2208      	movs	r2, #8
 800495a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 f920 	bl	8004ba2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2208      	movs	r2, #8
 8004966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e029      	b.n	80049ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	69db      	ldr	r3, [r3, #28]
 800497c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004980:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004984:	d111      	bne.n	80049aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800498e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f000 f906 	bl	8004ba2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2220      	movs	r2, #32
 800499a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e00f      	b.n	80049ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	69da      	ldr	r2, [r3, #28]
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	4013      	ands	r3, r2
 80049b4:	68ba      	ldr	r2, [r7, #8]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	bf0c      	ite	eq
 80049ba:	2301      	moveq	r3, #1
 80049bc:	2300      	movne	r3, #0
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	461a      	mov	r2, r3
 80049c2:	79fb      	ldrb	r3, [r7, #7]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d0a0      	beq.n	800490a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3710      	adds	r7, #16
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
	...

080049d4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b096      	sub	sp, #88	@ 0x58
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	4613      	mov	r3, r2
 80049e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	68ba      	ldr	r2, [r7, #8]
 80049e6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	88fa      	ldrh	r2, [r7, #6]
 80049ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2222      	movs	r2, #34	@ 0x22
 80049fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d02d      	beq.n	8004a66 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a10:	4a40      	ldr	r2, [pc, #256]	@ (8004b14 <UART_Start_Receive_DMA+0x140>)
 8004a12:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a1a:	4a3f      	ldr	r2, [pc, #252]	@ (8004b18 <UART_Start_Receive_DMA+0x144>)
 8004a1c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a24:	4a3d      	ldr	r2, [pc, #244]	@ (8004b1c <UART_Start_Receive_DMA+0x148>)
 8004a26:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a2e:	2200      	movs	r2, #0
 8004a30:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	3324      	adds	r3, #36	@ 0x24
 8004a3e:	4619      	mov	r1, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a44:	461a      	mov	r2, r3
 8004a46:	88fb      	ldrh	r3, [r7, #6]
 8004a48:	f7fc fcac 	bl	80013a4 <HAL_DMA_Start_IT>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d009      	beq.n	8004a66 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2210      	movs	r2, #16
 8004a56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e051      	b.n	8004b0a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d018      	beq.n	8004aa0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a76:	e853 3f00 	ldrex	r3, [r3]
 8004a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a82:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	461a      	mov	r2, r3
 8004a8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a8e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a90:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004a92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a94:	e841 2300 	strex	r3, r2, [r1]
 8004a98:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d1e6      	bne.n	8004a6e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	3308      	adds	r3, #8
 8004aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aaa:	e853 3f00 	ldrex	r3, [r3]
 8004aae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab2:	f043 0301 	orr.w	r3, r3, #1
 8004ab6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	3308      	adds	r3, #8
 8004abe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004ac0:	637a      	str	r2, [r7, #52]	@ 0x34
 8004ac2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ac6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ac8:	e841 2300 	strex	r3, r2, [r1]
 8004acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1e5      	bne.n	8004aa0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	3308      	adds	r3, #8
 8004ada:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	e853 3f00 	ldrex	r3, [r3]
 8004ae2:	613b      	str	r3, [r7, #16]
   return(result);
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	3308      	adds	r3, #8
 8004af2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004af4:	623a      	str	r2, [r7, #32]
 8004af6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af8:	69f9      	ldr	r1, [r7, #28]
 8004afa:	6a3a      	ldr	r2, [r7, #32]
 8004afc:	e841 2300 	strex	r3, r2, [r1]
 8004b00:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1e5      	bne.n	8004ad4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3758      	adds	r7, #88	@ 0x58
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	08004c6f 	.word	0x08004c6f
 8004b18:	08004d9b 	.word	0x08004d9b
 8004b1c:	08004dd9 	.word	0x08004dd9

08004b20 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b08f      	sub	sp, #60	@ 0x3c
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	e853 3f00 	ldrex	r3, [r3]
 8004b34:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004b3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	461a      	mov	r2, r3
 8004b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b48:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b4e:	e841 2300 	strex	r3, r2, [r1]
 8004b52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d1e6      	bne.n	8004b28 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	3308      	adds	r3, #8
 8004b60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	e853 3f00 	ldrex	r3, [r3]
 8004b68:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004b70:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	3308      	adds	r3, #8
 8004b78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b7a:	61ba      	str	r2, [r7, #24]
 8004b7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b7e:	6979      	ldr	r1, [r7, #20]
 8004b80:	69ba      	ldr	r2, [r7, #24]
 8004b82:	e841 2300 	strex	r3, r2, [r1]
 8004b86:	613b      	str	r3, [r7, #16]
   return(result);
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1e5      	bne.n	8004b5a <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2220      	movs	r2, #32
 8004b92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8004b96:	bf00      	nop
 8004b98:	373c      	adds	r7, #60	@ 0x3c
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr

08004ba2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ba2:	b480      	push	{r7}
 8004ba4:	b095      	sub	sp, #84	@ 0x54
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb2:	e853 3f00 	ldrex	r3, [r3]
 8004bb6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bcc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bd0:	e841 2300 	strex	r3, r2, [r1]
 8004bd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1e6      	bne.n	8004baa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	3308      	adds	r3, #8
 8004be2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be4:	6a3b      	ldr	r3, [r7, #32]
 8004be6:	e853 3f00 	ldrex	r3, [r3]
 8004bea:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bf2:	f023 0301 	bic.w	r3, r3, #1
 8004bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	3308      	adds	r3, #8
 8004bfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c08:	e841 2300 	strex	r3, r2, [r1]
 8004c0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1e3      	bne.n	8004bdc <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d118      	bne.n	8004c4e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	e853 3f00 	ldrex	r3, [r3]
 8004c28:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f023 0310 	bic.w	r3, r3, #16
 8004c30:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	461a      	mov	r2, r3
 8004c38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c3a:	61bb      	str	r3, [r7, #24]
 8004c3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c3e:	6979      	ldr	r1, [r7, #20]
 8004c40:	69ba      	ldr	r2, [r7, #24]
 8004c42:	e841 2300 	strex	r3, r2, [r1]
 8004c46:	613b      	str	r3, [r7, #16]
   return(result);
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d1e6      	bne.n	8004c1c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2220      	movs	r2, #32
 8004c52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004c62:	bf00      	nop
 8004c64:	3754      	adds	r7, #84	@ 0x54
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr

08004c6e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b09c      	sub	sp, #112	@ 0x70
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c7a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0320 	and.w	r3, r3, #32
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d171      	bne.n	8004d6e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8004c8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c9a:	e853 3f00 	ldrex	r3, [r3]
 8004c9e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ca0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ca2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ca6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ca8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	461a      	mov	r2, r3
 8004cae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004cb0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cb2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004cb6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004cb8:	e841 2300 	strex	r3, r2, [r1]
 8004cbc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004cbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1e6      	bne.n	8004c92 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	3308      	adds	r3, #8
 8004cca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cce:	e853 3f00 	ldrex	r3, [r3]
 8004cd2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cd6:	f023 0301 	bic.w	r3, r3, #1
 8004cda:	667b      	str	r3, [r7, #100]	@ 0x64
 8004cdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	3308      	adds	r3, #8
 8004ce2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004ce4:	647a      	str	r2, [r7, #68]	@ 0x44
 8004ce6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cec:	e841 2300 	strex	r3, r2, [r1]
 8004cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1e5      	bne.n	8004cc4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	3308      	adds	r3, #8
 8004cfe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d02:	e853 3f00 	ldrex	r3, [r3]
 8004d06:	623b      	str	r3, [r7, #32]
   return(result);
 8004d08:	6a3b      	ldr	r3, [r7, #32]
 8004d0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	3308      	adds	r3, #8
 8004d16:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004d18:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d20:	e841 2300 	strex	r3, r2, [r1]
 8004d24:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1e5      	bne.n	8004cf8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d118      	bne.n	8004d6e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	e853 3f00 	ldrex	r3, [r3]
 8004d48:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f023 0310 	bic.w	r3, r3, #16
 8004d50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	461a      	mov	r2, r3
 8004d58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d5a:	61fb      	str	r3, [r7, #28]
 8004d5c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d5e:	69b9      	ldr	r1, [r7, #24]
 8004d60:	69fa      	ldr	r2, [r7, #28]
 8004d62:	e841 2300 	strex	r3, r2, [r1]
 8004d66:	617b      	str	r3, [r7, #20]
   return(result);
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1e6      	bne.n	8004d3c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d70:	2200      	movs	r2, #0
 8004d72:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d107      	bne.n	8004d8c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004d82:	4619      	mov	r1, r3
 8004d84:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004d86:	f7ff f963 	bl	8004050 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d8a:	e002      	b.n	8004d92 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004d8c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004d8e:	f7fb fbcb 	bl	8000528 <HAL_UART_RxCpltCallback>
}
 8004d92:	bf00      	nop
 8004d94:	3770      	adds	r7, #112	@ 0x70
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b084      	sub	sp, #16
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2201      	movs	r2, #1
 8004dac:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d109      	bne.n	8004dca <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004dbc:	085b      	lsrs	r3, r3, #1
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f7ff f944 	bl	8004050 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004dc8:	e002      	b.n	8004dd0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f7ff f92c 	bl	8004028 <HAL_UART_RxHalfCpltCallback>
}
 8004dd0:	bf00      	nop
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b086      	sub	sp, #24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dec:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004df4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e00:	2b80      	cmp	r3, #128	@ 0x80
 8004e02:	d109      	bne.n	8004e18 <UART_DMAError+0x40>
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	2b21      	cmp	r3, #33	@ 0x21
 8004e08:	d106      	bne.n	8004e18 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8004e12:	6978      	ldr	r0, [r7, #20]
 8004e14:	f7ff fe84 	bl	8004b20 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e22:	2b40      	cmp	r3, #64	@ 0x40
 8004e24:	d109      	bne.n	8004e3a <UART_DMAError+0x62>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2b22      	cmp	r3, #34	@ 0x22
 8004e2a:	d106      	bne.n	8004e3a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8004e34:	6978      	ldr	r0, [r7, #20]
 8004e36:	f7ff feb4 	bl	8004ba2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e40:	f043 0210 	orr.w	r2, r3, #16
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e4a:	6978      	ldr	r0, [r7, #20]
 8004e4c:	f7ff f8f6 	bl	800403c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e50:	bf00      	nop
 8004e52:	3718      	adds	r7, #24
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f7ff f8e0 	bl	800403c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e7c:	bf00      	nop
 8004e7e:	3710      	adds	r7, #16
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b088      	sub	sp, #32
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	e853 3f00 	ldrex	r3, [r3]
 8004e98:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ea0:	61fb      	str	r3, [r7, #28]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	61bb      	str	r3, [r7, #24]
 8004eac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eae:	6979      	ldr	r1, [r7, #20]
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	e841 2300 	strex	r3, r2, [r1]
 8004eb6:	613b      	str	r3, [r7, #16]
   return(result);
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1e6      	bne.n	8004e8c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f7ff f8a1 	bl	8004014 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ed2:	bf00      	nop
 8004ed4:	3720      	adds	r7, #32
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	b083      	sub	sp, #12
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004ef6:	bf00      	nop
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr

08004f02 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b083      	sub	sp, #12
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b085      	sub	sp, #20
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d101      	bne.n	8004f2c <HAL_UARTEx_DisableFifoMode+0x16>
 8004f28:	2302      	movs	r3, #2
 8004f2a:	e027      	b.n	8004f7c <HAL_UARTEx_DisableFifoMode+0x66>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2224      	movs	r2, #36	@ 0x24
 8004f38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0201 	bic.w	r2, r2, #1
 8004f52:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004f5a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2220      	movs	r2, #32
 8004f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3714      	adds	r7, #20
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d101      	bne.n	8004fa0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e02d      	b.n	8004ffc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2224      	movs	r2, #36	@ 0x24
 8004fac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f022 0201 	bic.w	r2, r2, #1
 8004fc6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	683a      	ldr	r2, [r7, #0]
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 f84f 	bl	8005080 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2220      	movs	r2, #32
 8004fee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3710      	adds	r7, #16
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005014:	2b01      	cmp	r3, #1
 8005016:	d101      	bne.n	800501c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005018:	2302      	movs	r3, #2
 800501a:	e02d      	b.n	8005078 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2224      	movs	r2, #36	@ 0x24
 8005028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 0201 	bic.w	r2, r2, #1
 8005042:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	430a      	orrs	r2, r1
 8005056:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 f811 	bl	8005080 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2220      	movs	r2, #32
 800506a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3710      	adds	r7, #16
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800508c:	2b00      	cmp	r3, #0
 800508e:	d108      	bne.n	80050a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80050a0:	e031      	b.n	8005106 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80050a2:	2308      	movs	r3, #8
 80050a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80050a6:	2308      	movs	r3, #8
 80050a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	0e5b      	lsrs	r3, r3, #25
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	f003 0307 	and.w	r3, r3, #7
 80050b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	0f5b      	lsrs	r3, r3, #29
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	f003 0307 	and.w	r3, r3, #7
 80050c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80050ca:	7bbb      	ldrb	r3, [r7, #14]
 80050cc:	7b3a      	ldrb	r2, [r7, #12]
 80050ce:	4911      	ldr	r1, [pc, #68]	@ (8005114 <UARTEx_SetNbDataToProcess+0x94>)
 80050d0:	5c8a      	ldrb	r2, [r1, r2]
 80050d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80050d6:	7b3a      	ldrb	r2, [r7, #12]
 80050d8:	490f      	ldr	r1, [pc, #60]	@ (8005118 <UARTEx_SetNbDataToProcess+0x98>)
 80050da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80050dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	7b7a      	ldrb	r2, [r7, #13]
 80050ec:	4909      	ldr	r1, [pc, #36]	@ (8005114 <UARTEx_SetNbDataToProcess+0x94>)
 80050ee:	5c8a      	ldrb	r2, [r1, r2]
 80050f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80050f4:	7b7a      	ldrb	r2, [r7, #13]
 80050f6:	4908      	ldr	r1, [pc, #32]	@ (8005118 <UARTEx_SetNbDataToProcess+0x98>)
 80050f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80050fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80050fe:	b29a      	uxth	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005106:	bf00      	nop
 8005108:	3714      	adds	r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	080051ec 	.word	0x080051ec
 8005118:	080051f4 	.word	0x080051f4

0800511c <memset>:
 800511c:	4402      	add	r2, r0
 800511e:	4603      	mov	r3, r0
 8005120:	4293      	cmp	r3, r2
 8005122:	d100      	bne.n	8005126 <memset+0xa>
 8005124:	4770      	bx	lr
 8005126:	f803 1b01 	strb.w	r1, [r3], #1
 800512a:	e7f9      	b.n	8005120 <memset+0x4>

0800512c <__libc_init_array>:
 800512c:	b570      	push	{r4, r5, r6, lr}
 800512e:	4d0d      	ldr	r5, [pc, #52]	@ (8005164 <__libc_init_array+0x38>)
 8005130:	4c0d      	ldr	r4, [pc, #52]	@ (8005168 <__libc_init_array+0x3c>)
 8005132:	1b64      	subs	r4, r4, r5
 8005134:	10a4      	asrs	r4, r4, #2
 8005136:	2600      	movs	r6, #0
 8005138:	42a6      	cmp	r6, r4
 800513a:	d109      	bne.n	8005150 <__libc_init_array+0x24>
 800513c:	4d0b      	ldr	r5, [pc, #44]	@ (800516c <__libc_init_array+0x40>)
 800513e:	4c0c      	ldr	r4, [pc, #48]	@ (8005170 <__libc_init_array+0x44>)
 8005140:	f000 f818 	bl	8005174 <_init>
 8005144:	1b64      	subs	r4, r4, r5
 8005146:	10a4      	asrs	r4, r4, #2
 8005148:	2600      	movs	r6, #0
 800514a:	42a6      	cmp	r6, r4
 800514c:	d105      	bne.n	800515a <__libc_init_array+0x2e>
 800514e:	bd70      	pop	{r4, r5, r6, pc}
 8005150:	f855 3b04 	ldr.w	r3, [r5], #4
 8005154:	4798      	blx	r3
 8005156:	3601      	adds	r6, #1
 8005158:	e7ee      	b.n	8005138 <__libc_init_array+0xc>
 800515a:	f855 3b04 	ldr.w	r3, [r5], #4
 800515e:	4798      	blx	r3
 8005160:	3601      	adds	r6, #1
 8005162:	e7f2      	b.n	800514a <__libc_init_array+0x1e>
 8005164:	08005204 	.word	0x08005204
 8005168:	08005204 	.word	0x08005204
 800516c:	08005204 	.word	0x08005204
 8005170:	08005208 	.word	0x08005208

08005174 <_init>:
 8005174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005176:	bf00      	nop
 8005178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800517a:	bc08      	pop	{r3}
 800517c:	469e      	mov	lr, r3
 800517e:	4770      	bx	lr

08005180 <_fini>:
 8005180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005182:	bf00      	nop
 8005184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005186:	bc08      	pop	{r3}
 8005188:	469e      	mov	lr, r3
 800518a:	4770      	bx	lr
