<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/kernel/cpu/zhaoxin.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/kernel/cpu</a> - zhaoxin.c<span style="font-size: 80%;"> (source / <a href="zhaoxin.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">44</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : #include &lt;linux/sched.h&gt;</a>
<a name="3"><span class="lineNum">       3 </span>            : #include &lt;linux/sched/clock.h&gt;</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;asm/cpu.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : #include &lt;asm/cpufeature.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span>            : #include &quot;cpu.h&quot;</a>
<a name="9"><span class="lineNum">       9 </span>            : </a>
<a name="10"><span class="lineNum">      10 </span>            : #define MSR_ZHAOXIN_FCR57 0x00001257</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : #define ACE_PRESENT     (1 &lt;&lt; 6)</a>
<a name="13"><span class="lineNum">      13 </span>            : #define ACE_ENABLED     (1 &lt;&lt; 7)</a>
<a name="14"><span class="lineNum">      14 </span>            : #define ACE_FCR         (1 &lt;&lt; 7)  /* MSR_ZHAOXIN_FCR */</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : #define RNG_PRESENT     (1 &lt;&lt; 2)</a>
<a name="17"><span class="lineNum">      17 </span>            : #define RNG_ENABLED     (1 &lt;&lt; 3)</a>
<a name="18"><span class="lineNum">      18 </span>            : #define RNG_ENABLE      (1 &lt;&lt; 8)  /* MSR_ZHAOXIN_RNG */</a>
<a name="19"><span class="lineNum">      19 </span>            : </a>
<a name="20"><span class="lineNum">      20 </span><span class="lineNoCov">          0 : static void init_zhaoxin_cap(struct cpuinfo_x86 *c)</span></a>
<a name="21"><span class="lineNum">      21 </span>            : {</a>
<a name="22"><span class="lineNum">      22 </span><span class="lineNoCov">          0 :         u32  lo, hi;</span></a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            :         /* Test for Extended Feature Flags presence */</a>
<a name="25"><span class="lineNum">      25 </span><span class="lineNoCov">          0 :         if (cpuid_eax(0xC0000000) &gt;= 0xC0000001) {</span></a>
<a name="26"><span class="lineNum">      26 </span><span class="lineNoCov">          0 :                 u32 tmp = cpuid_edx(0xC0000001);</span></a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            :                 /* Enable ACE unit, if present and disabled */</a>
<a name="29"><span class="lineNum">      29 </span><span class="lineNoCov">          0 :                 if ((tmp &amp; (ACE_PRESENT | ACE_ENABLED)) == ACE_PRESENT) {</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineNoCov">          0 :                         rdmsr(MSR_ZHAOXIN_FCR57, lo, hi);</span></a>
<a name="31"><span class="lineNum">      31 </span>            :                         /* Enable ACE unit */</a>
<a name="32"><span class="lineNum">      32 </span><span class="lineNoCov">          0 :                         lo |= ACE_FCR;</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineNoCov">          0 :                         wrmsr(MSR_ZHAOXIN_FCR57, lo, hi);</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineNoCov">          0 :                         pr_info(&quot;CPU: Enabled ACE h/w crypto\n&quot;);</span></a>
<a name="35"><span class="lineNum">      35 </span>            :                 }</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            :                 /* Enable RNG unit, if present and disabled */</a>
<a name="38"><span class="lineNum">      38 </span><span class="lineNoCov">          0 :                 if ((tmp &amp; (RNG_PRESENT | RNG_ENABLED)) == RNG_PRESENT) {</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 :                         rdmsr(MSR_ZHAOXIN_FCR57, lo, hi);</span></a>
<a name="40"><span class="lineNum">      40 </span>            :                         /* Enable RNG unit */</a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 :                         lo |= RNG_ENABLE;</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineNoCov">          0 :                         wrmsr(MSR_ZHAOXIN_FCR57, lo, hi);</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :                         pr_info(&quot;CPU: Enabled h/w RNG\n&quot;);</span></a>
<a name="44"><span class="lineNum">      44 </span>            :                 }</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            :                 /*</a>
<a name="47"><span class="lineNum">      47 </span>            :                  * Store Extended Feature Flags as word 5 of the CPU</a>
<a name="48"><span class="lineNum">      48 </span>            :                  * capability bit array</a>
<a name="49"><span class="lineNum">      49 </span>            :                  */</a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :                 c-&gt;x86_capability[CPUID_C000_0001_EDX] = cpuid_edx(0xC0000001);</span></a>
<a name="51"><span class="lineNum">      51 </span>            :         }</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &gt;= 0x6)</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_REP_GOOD);</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 : }</span></a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 : static void early_init_zhaoxin(struct cpuinfo_x86 *c)</span></a>
<a name="58"><span class="lineNum">      58 </span>            : {</a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &gt;= 0x6)</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);</span></a>
<a name="61"><span class="lineNum">      61 </span>            : #ifdef CONFIG_X86_64</a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_SYSENTER32);</span></a>
<a name="63"><span class="lineNum">      63 </span>            : #endif</a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :         if (c-&gt;x86_power &amp; (1 &lt;&lt; 8)) {</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_NONSTOP_TSC);</span></a>
<a name="67"><span class="lineNum">      67 </span>            :         }</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         if (c-&gt;cpuid_level &gt;= 0x00000001) {</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 u32 eax, ebx, ecx, edx;</span></a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :                 cpuid(0x00000001, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="73"><span class="lineNum">      73 </span>            :                 /*</a>
<a name="74"><span class="lineNum">      74 </span>            :                  * If HTT (EDX[28]) is set EBX[16:23] contain the number of</a>
<a name="75"><span class="lineNum">      75 </span>            :                  * apicids which are reserved per package. Store the resulting</a>
<a name="76"><span class="lineNum">      76 </span>            :                  * shift value for the package management code.</a>
<a name="77"><span class="lineNum">      77 </span>            :                  */</a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 if (edx &amp; (1U &lt;&lt; 28))</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :                         c-&gt;x86_coreid_bits = get_count_order((ebx &gt;&gt; 16) &amp; 0xff);</span></a>
<a name="80"><span class="lineNum">      80 </span>            :         }</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 : }</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 : static void init_zhaoxin(struct cpuinfo_x86 *c)</span></a>
<a name="85"><span class="lineNum">      85 </span>            : {</a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         early_init_zhaoxin(c);</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         init_intel_cacheinfo(c);</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :         detect_num_cpu_cores(c);</span></a>
<a name="89"><span class="lineNum">      89 </span>            : #ifdef CONFIG_X86_32</a>
<a name="90"><span class="lineNum">      90 </span>            :         detect_ht(c);</a>
<a name="91"><span class="lineNum">      91 </span>            : #endif</a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :         if (c-&gt;cpuid_level &gt; 9) {</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :                 unsigned int eax = cpuid_eax(10);</span></a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span>            :                 /*</a>
<a name="97"><span class="lineNum">      97 </span>            :                  * Check for version and the number of counters</a>
<a name="98"><span class="lineNum">      98 </span>            :                  * Version(eax[7:0]) can't be 0;</a>
<a name="99"><span class="lineNum">      99 </span>            :                  * Counters(eax[15:8]) should be greater than 1;</a>
<a name="100"><span class="lineNum">     100 </span>            :                  */</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :                 if ((eax &amp; 0xff) &amp;&amp; (((eax &gt;&gt; 8) &amp; 0xff) &gt; 1))</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :                         set_cpu_cap(c, X86_FEATURE_ARCH_PERFMON);</span></a>
<a name="103"><span class="lineNum">     103 </span>            :         }</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &gt;= 0x6)</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 init_zhaoxin_cap(c);</span></a>
<a name="107"><span class="lineNum">     107 </span>            : #ifdef CONFIG_X86_64</a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_LFENCE_RDTSC);</span></a>
<a name="109"><span class="lineNum">     109 </span>            : #endif</a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :         init_ia32_feat_ctl(c);</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 : }</span></a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span>            : #ifdef CONFIG_X86_32</a>
<a name="115"><span class="lineNum">     115 </span>            : static unsigned int</a>
<a name="116"><span class="lineNum">     116 </span>            : zhaoxin_size_cache(struct cpuinfo_x86 *c, unsigned int size)</a>
<a name="117"><span class="lineNum">     117 </span>            : {</a>
<a name="118"><span class="lineNum">     118 </span>            :         return size;</a>
<a name="119"><span class="lineNum">     119 </span>            : }</a>
<a name="120"><span class="lineNum">     120 </span>            : #endif</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            : static const struct cpu_dev zhaoxin_cpu_dev = {</a>
<a name="123"><span class="lineNum">     123 </span>            :         .c_vendor       = &quot;zhaoxin&quot;,</a>
<a name="124"><span class="lineNum">     124 </span>            :         .c_ident        = { &quot;  Shanghai  &quot; },</a>
<a name="125"><span class="lineNum">     125 </span>            :         .c_early_init   = early_init_zhaoxin,</a>
<a name="126"><span class="lineNum">     126 </span>            :         .c_init         = init_zhaoxin,</a>
<a name="127"><span class="lineNum">     127 </span>            : #ifdef CONFIG_X86_32</a>
<a name="128"><span class="lineNum">     128 </span>            :         .legacy_cache_size = zhaoxin_size_cache,</a>
<a name="129"><span class="lineNum">     129 </span>            : #endif</a>
<a name="130"><span class="lineNum">     130 </span>            :         .c_x86_vendor   = X86_VENDOR_ZHAOXIN,</a>
<a name="131"><span class="lineNum">     131 </span>            : };</a>
<a name="132"><span class="lineNum">     132 </span>            : </a>
<a name="133"><span class="lineNum">     133 </span>            : cpu_dev_register(zhaoxin_cpu_dev);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
