

================================================================
== Vitis HLS Report for 'task3_Pipeline_VITIS_LOOP_367_6'
================================================================
* Date:           Tue Sep 17 04:01:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      410|      410|  1.640 us|  1.640 us|  410|  410|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_367_6  |      408|      408|        10|          1|          1|   400|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       34|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       65|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|     1296|      544|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1296|      679|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance           |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_32_1_1_U10857  |sparsemux_33_4_32_1_1  |        0|   0|  0|  65|    0|
    +------------------------------+-----------------------+---------+----+---+----+-----+
    |Total                         |                       |        0|   0|  0|  65|    0|
    +------------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln367_fu_407_p2   |         +|   0|  0|  16|           9|           1|
    |icmp_ln367_fu_401_p2  |      icmp|   0|  0|  16|           9|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  34|          19|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i0_1    |   9|          2|    9|         18|
    |i0_fu_100                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_reg_655                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i0_fu_100                         |   9|   0|    9|          0|
    |tmp_reg_650                       |  32|   0|   32|          0|
    |trunc_ln367_reg_539               |   4|   0|    4|          0|
    |w_0_addr_reg_549                  |   5|   0|    5|          0|
    |w_10_addr_reg_609                 |   5|   0|    5|          0|
    |w_11_addr_reg_615                 |   5|   0|    5|          0|
    |w_12_addr_reg_621                 |   5|   0|    5|          0|
    |w_13_addr_reg_627                 |   5|   0|    5|          0|
    |w_14_addr_reg_633                 |   5|   0|    5|          0|
    |w_15_addr_reg_639                 |   5|   0|    5|          0|
    |w_1_addr_reg_555                  |   5|   0|    5|          0|
    |w_2_addr_reg_561                  |   5|   0|    5|          0|
    |w_3_addr_reg_567                  |   5|   0|    5|          0|
    |w_4_addr_reg_573                  |   5|   0|    5|          0|
    |w_5_addr_reg_579                  |   5|   0|    5|          0|
    |w_6_addr_reg_585                  |   5|   0|    5|          0|
    |w_7_addr_reg_591                  |   5|   0|    5|          0|
    |w_8_addr_reg_597                  |   5|   0|    5|          0|
    |w_9_addr_reg_603                  |   5|   0|    5|          0|
    |w_red_load_reg_645                |  32|   0|   32|          0|
    |trunc_ln367_reg_539               |  64|  32|    4|          0|
    |w_0_addr_reg_549                  |  64|  32|    5|          0|
    |w_10_addr_reg_609                 |  64|  32|    5|          0|
    |w_11_addr_reg_615                 |  64|  32|    5|          0|
    |w_12_addr_reg_621                 |  64|  32|    5|          0|
    |w_13_addr_reg_627                 |  64|  32|    5|          0|
    |w_14_addr_reg_633                 |  64|  32|    5|          0|
    |w_15_addr_reg_639                 |  64|  32|    5|          0|
    |w_1_addr_reg_555                  |  64|  32|    5|          0|
    |w_2_addr_reg_561                  |  64|  32|    5|          0|
    |w_3_addr_reg_567                  |  64|  32|    5|          0|
    |w_4_addr_reg_573                  |  64|  32|    5|          0|
    |w_5_addr_reg_579                  |  64|  32|    5|          0|
    |w_6_addr_reg_585                  |  64|  32|    5|          0|
    |w_7_addr_reg_591                  |  64|  32|    5|          0|
    |w_8_addr_reg_597                  |  64|  32|    5|          0|
    |w_9_addr_reg_603                  |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1296| 544|  292|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|grp_fu_7702_p_din0    |  out|   32|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|grp_fu_7702_p_din1    |  out|   32|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|grp_fu_7702_p_opcode  |  out|    2|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|grp_fu_7702_p_dout0   |   in|   32|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|grp_fu_7702_p_ce      |  out|    1|  ap_ctrl_hs|  task3_Pipeline_VITIS_LOOP_367_6|  return value|
|w_15_address0         |  out|    5|   ap_memory|                             w_15|         array|
|w_15_ce0              |  out|    1|   ap_memory|                             w_15|         array|
|w_15_we0              |  out|    1|   ap_memory|                             w_15|         array|
|w_15_d0               |  out|   32|   ap_memory|                             w_15|         array|
|w_15_address1         |  out|    5|   ap_memory|                             w_15|         array|
|w_15_ce1              |  out|    1|   ap_memory|                             w_15|         array|
|w_15_q1               |   in|   32|   ap_memory|                             w_15|         array|
|w_14_address0         |  out|    5|   ap_memory|                             w_14|         array|
|w_14_ce0              |  out|    1|   ap_memory|                             w_14|         array|
|w_14_we0              |  out|    1|   ap_memory|                             w_14|         array|
|w_14_d0               |  out|   32|   ap_memory|                             w_14|         array|
|w_14_address1         |  out|    5|   ap_memory|                             w_14|         array|
|w_14_ce1              |  out|    1|   ap_memory|                             w_14|         array|
|w_14_q1               |   in|   32|   ap_memory|                             w_14|         array|
|w_13_address0         |  out|    5|   ap_memory|                             w_13|         array|
|w_13_ce0              |  out|    1|   ap_memory|                             w_13|         array|
|w_13_we0              |  out|    1|   ap_memory|                             w_13|         array|
|w_13_d0               |  out|   32|   ap_memory|                             w_13|         array|
|w_13_address1         |  out|    5|   ap_memory|                             w_13|         array|
|w_13_ce1              |  out|    1|   ap_memory|                             w_13|         array|
|w_13_q1               |   in|   32|   ap_memory|                             w_13|         array|
|w_12_address0         |  out|    5|   ap_memory|                             w_12|         array|
|w_12_ce0              |  out|    1|   ap_memory|                             w_12|         array|
|w_12_we0              |  out|    1|   ap_memory|                             w_12|         array|
|w_12_d0               |  out|   32|   ap_memory|                             w_12|         array|
|w_12_address1         |  out|    5|   ap_memory|                             w_12|         array|
|w_12_ce1              |  out|    1|   ap_memory|                             w_12|         array|
|w_12_q1               |   in|   32|   ap_memory|                             w_12|         array|
|w_11_address0         |  out|    5|   ap_memory|                             w_11|         array|
|w_11_ce0              |  out|    1|   ap_memory|                             w_11|         array|
|w_11_we0              |  out|    1|   ap_memory|                             w_11|         array|
|w_11_d0               |  out|   32|   ap_memory|                             w_11|         array|
|w_11_address1         |  out|    5|   ap_memory|                             w_11|         array|
|w_11_ce1              |  out|    1|   ap_memory|                             w_11|         array|
|w_11_q1               |   in|   32|   ap_memory|                             w_11|         array|
|w_10_address0         |  out|    5|   ap_memory|                             w_10|         array|
|w_10_ce0              |  out|    1|   ap_memory|                             w_10|         array|
|w_10_we0              |  out|    1|   ap_memory|                             w_10|         array|
|w_10_d0               |  out|   32|   ap_memory|                             w_10|         array|
|w_10_address1         |  out|    5|   ap_memory|                             w_10|         array|
|w_10_ce1              |  out|    1|   ap_memory|                             w_10|         array|
|w_10_q1               |   in|   32|   ap_memory|                             w_10|         array|
|w_9_address0          |  out|    5|   ap_memory|                              w_9|         array|
|w_9_ce0               |  out|    1|   ap_memory|                              w_9|         array|
|w_9_we0               |  out|    1|   ap_memory|                              w_9|         array|
|w_9_d0                |  out|   32|   ap_memory|                              w_9|         array|
|w_9_address1          |  out|    5|   ap_memory|                              w_9|         array|
|w_9_ce1               |  out|    1|   ap_memory|                              w_9|         array|
|w_9_q1                |   in|   32|   ap_memory|                              w_9|         array|
|w_8_address0          |  out|    5|   ap_memory|                              w_8|         array|
|w_8_ce0               |  out|    1|   ap_memory|                              w_8|         array|
|w_8_we0               |  out|    1|   ap_memory|                              w_8|         array|
|w_8_d0                |  out|   32|   ap_memory|                              w_8|         array|
|w_8_address1          |  out|    5|   ap_memory|                              w_8|         array|
|w_8_ce1               |  out|    1|   ap_memory|                              w_8|         array|
|w_8_q1                |   in|   32|   ap_memory|                              w_8|         array|
|w_7_address0          |  out|    5|   ap_memory|                              w_7|         array|
|w_7_ce0               |  out|    1|   ap_memory|                              w_7|         array|
|w_7_we0               |  out|    1|   ap_memory|                              w_7|         array|
|w_7_d0                |  out|   32|   ap_memory|                              w_7|         array|
|w_7_address1          |  out|    5|   ap_memory|                              w_7|         array|
|w_7_ce1               |  out|    1|   ap_memory|                              w_7|         array|
|w_7_q1                |   in|   32|   ap_memory|                              w_7|         array|
|w_6_address0          |  out|    5|   ap_memory|                              w_6|         array|
|w_6_ce0               |  out|    1|   ap_memory|                              w_6|         array|
|w_6_we0               |  out|    1|   ap_memory|                              w_6|         array|
|w_6_d0                |  out|   32|   ap_memory|                              w_6|         array|
|w_6_address1          |  out|    5|   ap_memory|                              w_6|         array|
|w_6_ce1               |  out|    1|   ap_memory|                              w_6|         array|
|w_6_q1                |   in|   32|   ap_memory|                              w_6|         array|
|w_5_address0          |  out|    5|   ap_memory|                              w_5|         array|
|w_5_ce0               |  out|    1|   ap_memory|                              w_5|         array|
|w_5_we0               |  out|    1|   ap_memory|                              w_5|         array|
|w_5_d0                |  out|   32|   ap_memory|                              w_5|         array|
|w_5_address1          |  out|    5|   ap_memory|                              w_5|         array|
|w_5_ce1               |  out|    1|   ap_memory|                              w_5|         array|
|w_5_q1                |   in|   32|   ap_memory|                              w_5|         array|
|w_4_address0          |  out|    5|   ap_memory|                              w_4|         array|
|w_4_ce0               |  out|    1|   ap_memory|                              w_4|         array|
|w_4_we0               |  out|    1|   ap_memory|                              w_4|         array|
|w_4_d0                |  out|   32|   ap_memory|                              w_4|         array|
|w_4_address1          |  out|    5|   ap_memory|                              w_4|         array|
|w_4_ce1               |  out|    1|   ap_memory|                              w_4|         array|
|w_4_q1                |   in|   32|   ap_memory|                              w_4|         array|
|w_3_address0          |  out|    5|   ap_memory|                              w_3|         array|
|w_3_ce0               |  out|    1|   ap_memory|                              w_3|         array|
|w_3_we0               |  out|    1|   ap_memory|                              w_3|         array|
|w_3_d0                |  out|   32|   ap_memory|                              w_3|         array|
|w_3_address1          |  out|    5|   ap_memory|                              w_3|         array|
|w_3_ce1               |  out|    1|   ap_memory|                              w_3|         array|
|w_3_q1                |   in|   32|   ap_memory|                              w_3|         array|
|w_2_address0          |  out|    5|   ap_memory|                              w_2|         array|
|w_2_ce0               |  out|    1|   ap_memory|                              w_2|         array|
|w_2_we0               |  out|    1|   ap_memory|                              w_2|         array|
|w_2_d0                |  out|   32|   ap_memory|                              w_2|         array|
|w_2_address1          |  out|    5|   ap_memory|                              w_2|         array|
|w_2_ce1               |  out|    1|   ap_memory|                              w_2|         array|
|w_2_q1                |   in|   32|   ap_memory|                              w_2|         array|
|w_1_address0          |  out|    5|   ap_memory|                              w_1|         array|
|w_1_ce0               |  out|    1|   ap_memory|                              w_1|         array|
|w_1_we0               |  out|    1|   ap_memory|                              w_1|         array|
|w_1_d0                |  out|   32|   ap_memory|                              w_1|         array|
|w_1_address1          |  out|    5|   ap_memory|                              w_1|         array|
|w_1_ce1               |  out|    1|   ap_memory|                              w_1|         array|
|w_1_q1                |   in|   32|   ap_memory|                              w_1|         array|
|w_0_address0          |  out|    5|   ap_memory|                              w_0|         array|
|w_0_ce0               |  out|    1|   ap_memory|                              w_0|         array|
|w_0_we0               |  out|    1|   ap_memory|                              w_0|         array|
|w_0_d0                |  out|   32|   ap_memory|                              w_0|         array|
|w_0_address1          |  out|    5|   ap_memory|                              w_0|         array|
|w_0_ce1               |  out|    1|   ap_memory|                              w_0|         array|
|w_0_q1                |   in|   32|   ap_memory|                              w_0|         array|
|w_red_address0        |  out|    9|   ap_memory|                            w_red|         array|
|w_red_ce0             |  out|    1|   ap_memory|                            w_red|         array|
|w_red_q0              |   in|   32|   ap_memory|                            w_red|         array|
+----------------------+-----+-----+------------+---------------------------------+--------------+

