####### SW Files (routines to access FPGA IP) ##########

MAIN_FPGA_SRCS:=$(wildcard $(MAIN_FPGA_SRC_DIR)/*.c)
filters=
SRCS:=$(filter-out $(filters),$(notdir $(MAIN_FPGA_SRCS)))
OBJS:=$(addprefix $(OUTPUT_PATH)/,$(SRCS:.c=.o))
SRC_PATH:= $(MAIN_FPGA_SRC_DIR)

######### RTL Files #####################################

FPGA_ALL_RTL_SRCS:=$(wildcard $(MAIN_FPGA_RTL_DIR)/*.v)
filters=
FPGA_RTL_SRCS:=$(filter-out $(filters),$(notdir $(FPGA_ALL_RTL_SRCS)))
FPGA_RTL_OBJ:=$(RTL_TOP_MODULE)_bit.h


include $(COMMON_STUB)


