
---------- Begin Simulation Statistics ----------
final_tick                                23364785000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    545                       # Simulator instruction rate (inst/s)
host_mem_usage                                9660460                       # Number of bytes of host memory used
host_op_rate                                      559                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26324.01                       # Real time elapsed on the host
host_tick_rate                                 466230                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14349754                       # Number of instructions simulated
sim_ops                                      14708534                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012273                       # Number of seconds simulated
sim_ticks                                 12273035000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.163374                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   73124                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                92371                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                835                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7733                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             98725                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9092                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1701                       # Number of indirect misses.
system.cpu.branchPred.lookups                  164356                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   24583                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1299                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      997273                       # Number of instructions committed
system.cpu.committedOps                       1058931                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.356159                       # CPI: cycles per instruction
system.cpu.discardedOps                         20370                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             708036                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            160210                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75323                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1151821                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.424420                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      628                       # number of quiesce instructions executed
system.cpu.numCycles                          2349734                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       628                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  781132     73.77%     73.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2449      0.23%     74.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::MemRead                 168689     15.93%     89.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                106661     10.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1058931                       # Class of committed instruction
system.cpu.quiesceCycles                     17287122                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1197913                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           50                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              253843                       # Transaction distribution
system.membus.trans_dist::ReadResp             254906                       # Transaction distribution
system.membus.trans_dist::WriteReq              98377                       # Transaction distribution
system.membus.trans_dist::WriteResp             98377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          593                       # Transaction distribution
system.membus.trans_dist::CleanEvict              518                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              324                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       691236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       691236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 708325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        25024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        25024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       100032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14107                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       120931                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22265247                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            353755                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000189                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013761                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  353688     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      67      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              353755                       # Request fanout histogram
system.membus.reqLayer6.occupancy           816977875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13448000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              941890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2543625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12936150                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1504994964                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1990250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5339836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1334959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6674796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1334959                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5339836                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6674796                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6674796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6674796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13349591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       212992                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       212992                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       539882                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       539882                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1388546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1417218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1505748                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14107                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22216708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22675460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23935639                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2563776125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1624939                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          714                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2116803333                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1179626000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10679673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4004877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5339836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20024387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5339836                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4004877                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9344714                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10679673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9344714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9344714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29369101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4004877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9344714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13349591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4004877                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1377003                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5381880                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4004877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13349591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1377003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18731471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       253202                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       253202                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92416                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92416                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679938                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       691236                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       406902                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       406902    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       406902                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    873079000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1358415000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    976264469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21359346                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     37378855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1035002670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26699182                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26729493                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     53428675                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1002963652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48088839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     37378855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1088431346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37224452                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16646148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34603012                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8030209                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       520193                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5009409                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     16019509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2557781999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    453886101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5339836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3033027446                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1463115195                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1356318792                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2819433987                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     16019509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4020897195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1810204892                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5339836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5852461433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        25024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        25024                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        25024                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          391                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          417                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2038941                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       135582                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2174523                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2038941                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2038941                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2038941                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       135582                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2174523                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16187396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16266748                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5952576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       252929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        30310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1318939936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1377003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5058244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1325405493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3092308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21359346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    453886101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5339836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1334959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            485012550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3092308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21389656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1772826037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5339836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1334959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1377003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5058244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1810418042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003333681250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              458341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99133                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93009                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93009                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    254                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5811                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8199500515                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1269590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14864848015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32291.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58541.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       142                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   236696                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254170                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  223560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    289                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.906386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.941281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.714190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          823      3.44%      3.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          665      2.78%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          360      1.50%      7.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          357      1.49%      9.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          500      2.09%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          289      1.21%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          317      1.32%     13.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          385      1.61%     15.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20232     84.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23928                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1295.556122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1869.682036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           115     58.67%     58.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.51%     59.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      9.69%     68.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.51%     69.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.51%     69.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      1.53%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      2.04%     73.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     14.80%     88.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.02%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.51%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      3.06%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     474.571429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    140.129680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    490.783236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             92     46.94%     46.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      3.57%     50.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             1      0.51%     51.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.02%     52.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.51%     52.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.02%     53.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.53%     55.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      1.02%     56.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.51%     56.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.51%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.55%     59.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     40.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16250752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5953024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16266748                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5952576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1324.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       485.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1325.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    485.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12272817500                       # Total gap between requests
system.mem_ctrls.avgGap                      35349.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16171332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30310.351107122242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1317631050.510326147079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1377002.509974101791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5042599.487412853166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3207030.697785837110                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21359345.915659818798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 453886100.707771122456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5339836.478914954700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1256738.858807132812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       252929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          593                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       428625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14806883450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16576250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40959690                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20332738565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29543519375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 178408607000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3503811960                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     85566000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53578.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58541.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62551.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42226.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34287923.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7212773.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2049731.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3421691.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    334242.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11808647.100000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8240803.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        461826093.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          129268986                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     117474455.700006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     134261253.599995                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138531548.099999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1001411787.450010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         81.594470                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7207744820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    663810000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4402081555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1256                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17204945.063694                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    102875953.913991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          628    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       736750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545293625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12560079500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10804705500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       328342                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           328342                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       328342                       # number of overall hits
system.cpu.icache.overall_hits::total          328342                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          391                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            391                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          391                       # number of overall misses
system.cpu.icache.overall_misses::total           391                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17045625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17045625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17045625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17045625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       328733                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       328733                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       328733                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       328733                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001189                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001189                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001189                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001189                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43594.948849                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43594.948849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43594.948849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43594.948849                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          391                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16432875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16432875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16432875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16432875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001189                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001189                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001189                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001189                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42027.813299                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42027.813299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42027.813299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42027.813299                       # average overall mshr miss latency
system.cpu.icache.replacements                    197                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       328342                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          328342                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          391                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           391                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17045625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17045625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       328733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       328733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001189                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001189                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43594.948849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43594.948849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16432875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16432875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42027.813299                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42027.813299                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.779329                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1151056                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               197                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5842.923858                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.779329                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.929257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            657857                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           657857                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       268883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           268883                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       268883                       # number of overall hits
system.cpu.dcache.overall_hits::total          268883                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1297                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1297                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1297                       # number of overall misses
system.cpu.dcache.overall_misses::total          1297                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99941875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99941875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99941875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99941875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       270180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       270180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       270180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       270180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004801                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004801                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004801                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77056.187355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77056.187355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77056.187355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77056.187355                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          593                       # number of writebacks
system.cpu.dcache.writebacks::total               593                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6602                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6602                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73586625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73586625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73586625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73586625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13951625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13951625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73882.153614                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73882.153614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73882.153614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73882.153614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.242199                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.242199                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    914                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       169574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          169574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48720250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48720250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       170247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       170247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72392.644874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72392.644874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47640875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47640875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13951625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13951625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70894.159226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70894.159226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21765.405616                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21765.405616                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        99309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          99309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     51221625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     51221625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        99933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        99933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82085.937500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82085.937500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25945750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25945750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80079.475309                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80079.475309                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.029829                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              306415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            335.246171                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.029829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1081716                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1081716                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23364785000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23364871250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    545                       # Simulator instruction rate (inst/s)
host_mem_usage                                9660460                       # Number of bytes of host memory used
host_op_rate                                      559                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26324.11                       # Real time elapsed on the host
host_tick_rate                                 466231                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14349763                       # Number of instructions simulated
sim_ops                                      14708549                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012273                       # Number of seconds simulated
sim_ticks                                 12273121250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.162111                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   73126                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                92375                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                836                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7735                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             98725                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9092                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1701                       # Number of indirect misses.
system.cpu.branchPred.lookups                  164362                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   24585                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1299                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      997282                       # Number of instructions committed
system.cpu.committedOps                       1058946                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.356276                       # CPI: cycles per instruction
system.cpu.discardedOps                         20377                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             708053                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            160210                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75326                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1151915                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.424398                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      628                       # number of quiesce instructions executed
system.cpu.numCycles                          2349872                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       628                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  781140     73.77%     73.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2449      0.23%     74.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.00% # Class of committed instruction
system.cpu.op_class_0::MemRead                 168695     15.93%     89.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                106661     10.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1058946                       # Class of committed instruction
system.cpu.quiesceCycles                     17287122                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1197957                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           50                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              253843                       # Transaction distribution
system.membus.trans_dist::ReadResp             254907                       # Transaction distribution
system.membus.trans_dist::WriteReq              98377                       # Transaction distribution
system.membus.trans_dist::WriteResp             98377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          593                       # Transaction distribution
system.membus.trans_dist::CleanEvict              519                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              324                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           673                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       691236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       691236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 708328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        25024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        25024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       100096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14107                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       120995                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22265311                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            353756                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000189                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013761                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  353689     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      67      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              353756                       # Request fanout histogram
system.membus.reqLayer6.occupancy           816981250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13448000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              941890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2543625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12941900                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1504994964                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1990250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5339799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1334950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6674749                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1334950                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5339799                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6674749                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6674749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6674749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13349497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       212992                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       212992                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       539882                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       539882                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1388546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1417218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1505748                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14107                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22216708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22675460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23935639                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2563776125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1624939                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          714                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2116803333                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1179626000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10679598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4004849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5339799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20024246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5339799                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4004849                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9344648                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10679598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9344648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9344648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29368894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4004849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9344648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13349497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4004849                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1376993                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5381842                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4004849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13349497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1376993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18731339                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       253202                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       253202                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92416                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92416                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679938                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       691236                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22119292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       406902                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       406902    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       406902                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    873079000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1358415000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    976257608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21359196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     37378593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1034995397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26698995                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26729305                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     53428300                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1002956603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48088501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     37378593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1088423697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37224452                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16646148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34603012                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8030209                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       520193                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5009409                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     16019397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2557764024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    453882911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5339799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3033006131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1463104913                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1356309260                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2819414173                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     16019397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4020868937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1810192171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5339799                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5852420304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        25024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        25024                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        25024                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          391                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          417                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2038927                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       135581                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2174508                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2038927                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2038927                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2038927                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       135581                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2174508                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16187396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16266812                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5952576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       252929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        30310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1318930667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1376993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5063423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1325401393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3092286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21359196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    453882911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5339799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1334950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            485009141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3092286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21389506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1772813578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5339799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1334950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1376993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5063423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1810410534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003333681250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              458343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99133                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254173                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93009                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254173                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93009                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    254                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5811                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8199500515                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1269595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14864874265                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32291.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58541.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       142                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   236697                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254171                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  223560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    289                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.906386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.941281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.714190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          823      3.44%      3.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          665      2.78%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          360      1.50%      7.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          357      1.49%      9.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          500      2.09%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          289      1.21%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          317      1.32%     13.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          385      1.61%     15.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20232     84.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23928                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1295.556122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1869.682036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           115     58.67%     58.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.51%     59.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      9.69%     68.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.51%     69.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.51%     69.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      1.53%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      2.04%     73.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     14.80%     88.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.02%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.51%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      3.06%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     474.571429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    140.129680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    490.783236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             92     46.94%     46.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      3.57%     50.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             1      0.51%     51.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.02%     52.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.51%     52.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.02%     53.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.53%     55.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      1.02%     56.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.51%     56.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.51%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.55%     59.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     40.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16250816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5953024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16266812                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5952576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1324.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       485.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1325.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    485.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12273097500                       # Total gap between requests
system.mem_ctrls.avgGap                      35350.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16171332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30310.138099548232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1317621790.789364337921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1376992.833017110592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5047778.697696806863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3207008.160210264381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21359195.811741858721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 453882910.999514520168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5339798.952935464680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1256730.027009225683                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       252929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          593                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       428625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14806883450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16576250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40985940                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20332738565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29543519375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 178408607000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3503811960                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     85566000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53578.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58541.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62551.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42210.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34287923.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7212773.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2049731.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3421691.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    334242.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11808647.100000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8240803.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        461827912.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          129268986                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     117474455.700006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     134263584.937495                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138531548.099999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1001415937.537510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         81.594235                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7207744820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    663810000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4402167805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1256                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17204945.063694                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    102875953.913991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          628    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       736750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545293625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12560165750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10804705500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       328354                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           328354                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       328354                       # number of overall hits
system.cpu.icache.overall_hits::total          328354                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          391                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            391                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          391                       # number of overall misses
system.cpu.icache.overall_misses::total           391                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17045625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17045625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17045625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17045625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       328745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       328745                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       328745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       328745                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001189                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001189                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001189                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001189                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43594.948849                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43594.948849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43594.948849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43594.948849                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          391                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16432875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16432875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16432875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16432875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001189                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001189                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001189                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001189                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42027.813299                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42027.813299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42027.813299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42027.813299                       # average overall mshr miss latency
system.cpu.icache.replacements                    197                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       328354                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          328354                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          391                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           391                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17045625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17045625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       328745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       328745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001189                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001189                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43594.948849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43594.948849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16432875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16432875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42027.813299                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42027.813299                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.779359                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4339180                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6409.423929                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.779359                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.929257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            657881                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           657881                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       268887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           268887                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       268887                       # number of overall hits
system.cpu.dcache.overall_hits::total          268887                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1298                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1298                       # number of overall misses
system.cpu.dcache.overall_misses::total          1298                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    100002500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    100002500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    100002500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    100002500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       270185                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       270185                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       270185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       270185                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004804                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77043.528505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77043.528505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77043.528505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77043.528505                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          593                       # number of writebacks
system.cpu.dcache.writebacks::total               593                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6602                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6602                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73645750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73645750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73645750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73645750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13951625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13951625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003690                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003690                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003690                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003690                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73867.352056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73867.352056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73867.352056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73867.352056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.242199                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.242199                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    915                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       169578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          169578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48780875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48780875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       170252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       170252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72375.185460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72375.185460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13951625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13951625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70876.671620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70876.671620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21765.405616                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21765.405616                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        99309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          99309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     51221625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     51221625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        99933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        99933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82085.937500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82085.937500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25945750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25945750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80079.475309                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80079.475309                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.029892                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              551908                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1425                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            387.303860                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.029892                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1081737                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1081737                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23364871250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
