/*
 * Generated by Bluespec Compiler (build 7d25cde)
 * 
 * On Sat Mar 23 16:47:21 EDT 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mktop_bsv.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_15("", 0u);
static std::string const __str_literal_25("\n", 1u);
static std::string const __str_literal_40("  \033[0;31mFAIL\033[0m (%0d)", 23u);
static std::string const __str_literal_39("  \033[0;32mPASS\033[0m", 17u);
static std::string const __str_literal_24(" }", 2u);
static std::string const __str_literal_37("%0d", 3u);
static std::string const __str_literal_38("%c", 2u);
static std::string const __str_literal_23("'h%h", 4u);
static std::string const __str_literal_9(", ", 2u);
static std::string const __str_literal_5("DecodedInst { ", 14u);
static std::string const __str_literal_2("ERROR: %m: mkBRAMSeverAdapter overrun", 37u);
static std::string const __str_literal_7("False", 5u);
static std::string const __str_literal_3("Fetch %x", 8u);
static std::string const __str_literal_19("ImmB", 4u);
static std::string const __str_literal_17("ImmI", 4u);
static std::string const __str_literal_21("ImmJ", 4u);
static std::string const __str_literal_18("ImmS", 4u);
static std::string const __str_literal_20("ImmU", 4u);
static std::string const __str_literal_29("Mem { ", 6u);
static std::string const __str_literal_33("REDIRECT ", 9u);
static std::string const __str_literal_26("REG ", 4u);
static std::string const __str_literal_8("True", 4u);
static std::string const __str_literal_36("WR REG", 6u);
static std::string const __str_literal_4("[Decode] ", 9u);
static std::string const __str_literal_27("[Execute] ", 10u);
static std::string const __str_literal_28("[Execute] MMIO", 14u);
static std::string const __str_literal_34("[Writeback]", 11u);
static std::string const __str_literal_35("[Writeback] Illegal Inst, Drop and fault: ", 42u);
static std::string const __str_literal_31("addr: ", 6u);
static std::string const __str_literal_30("byte_en: ", 9u);
static std::string const __str_literal_32("data: ", 6u);
static std::string const __str_literal_13("immediateType: ", 15u);
static std::string const __str_literal_22("inst: ", 6u);
static std::string const __str_literal_6("legal: ", 7u);
static std::string const __str_literal_1("mem.vmh", 7u);
static std::string const __str_literal_14("tagged Invalid ", 15u);
static std::string const __str_literal_16("tagged Valid ", 13u);
static std::string const __str_literal_12("valid_rd: ", 10u);
static std::string const __str_literal_10("valid_rs1: ", 11u);
static std::string const __str_literal_11("valid_rs2: ", 11u);


/* Constructor */
MOD_mktop_bsv::MOD_mktop_bsv(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_bram_memory(simHdl,
		     "bram_memory",
		     this,
		     __str_literal_1,
		     (tUInt8)0u,
		     12u,
		     32u,
		     8u,
		     4u,
		     4096u,
		     (tUInt8)0u,
		     2u),
    INST_bram_serverAdapterA_cnt(simHdl, "bram_serverAdapterA_cnt", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_1(simHdl, "bram_serverAdapterA_cnt_1", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_2(simHdl, "bram_serverAdapterA_cnt_2", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_3(simHdl, "bram_serverAdapterA_cnt_3", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_outDataCore(simHdl,
					 "bram_serverAdapterA_outDataCore",
					 this,
					 32u,
					 3u,
					 (tUInt8)1u,
					 0u),
    INST_bram_serverAdapterA_outData_deqCalled(simHdl,
					       "bram_serverAdapterA_outData_deqCalled",
					       this,
					       0u),
    INST_bram_serverAdapterA_outData_enqData(simHdl,
					     "bram_serverAdapterA_outData_enqData",
					     this,
					     32u,
					     (tUInt8)0u),
    INST_bram_serverAdapterA_outData_outData(simHdl,
					     "bram_serverAdapterA_outData_outData",
					     this,
					     32u,
					     (tUInt8)0u),
    INST_bram_serverAdapterA_s1(simHdl, "bram_serverAdapterA_s1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterA_s1_1(simHdl, "bram_serverAdapterA_s1_1", this, 2u, (tUInt8)0u),
    INST_bram_serverAdapterA_writeWithResp(simHdl,
					   "bram_serverAdapterA_writeWithResp",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_bram_serverAdapterB_cnt(simHdl, "bram_serverAdapterB_cnt", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_1(simHdl, "bram_serverAdapterB_cnt_1", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_2(simHdl, "bram_serverAdapterB_cnt_2", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_3(simHdl, "bram_serverAdapterB_cnt_3", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_outDataCore(simHdl,
					 "bram_serverAdapterB_outDataCore",
					 this,
					 32u,
					 3u,
					 (tUInt8)1u,
					 0u),
    INST_bram_serverAdapterB_outData_deqCalled(simHdl,
					       "bram_serverAdapterB_outData_deqCalled",
					       this,
					       0u),
    INST_bram_serverAdapterB_outData_enqData(simHdl,
					     "bram_serverAdapterB_outData_enqData",
					     this,
					     32u,
					     (tUInt8)0u),
    INST_bram_serverAdapterB_outData_outData(simHdl,
					     "bram_serverAdapterB_outData_outData",
					     this,
					     32u,
					     (tUInt8)0u),
    INST_bram_serverAdapterB_s1(simHdl, "bram_serverAdapterB_s1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterB_s1_1(simHdl, "bram_serverAdapterB_s1_1", this, 2u, (tUInt8)0u),
    INST_bram_serverAdapterB_writeWithResp(simHdl,
					   "bram_serverAdapterB_writeWithResp",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_cycle_count(simHdl, "cycle_count", this, 32u, 0u, (tUInt8)0u),
    INST_dreq(simHdl, "dreq", this, 68u),
    INST_ireq(simHdl, "ireq", this, 68u),
    INST_mmioreq(simHdl, "mmioreq", this, 68u, 2u, (tUInt8)1u, 0u),
    INST_rv_core_dInst(simHdl, "rv_core_dInst", this, 40u, 8589934592llu, (tUInt8)0u),
    INST_rv_core_fromDmem_rv(simHdl,
			     "rv_core_fromDmem_rv",
			     this,
			     69u,
			     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														     0u,
														     5u),
							       2u,
							       0u,
							       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												     0u),
			     (tUInt8)0u),
    INST_rv_core_fromImem_rv(simHdl,
			     "rv_core_fromImem_rv",
			     this,
			     69u,
			     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														     0u,
														     5u),
							       2u,
							       0u,
							       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												     0u),
			     (tUInt8)0u),
    INST_rv_core_fromMMIO_rv(simHdl,
			     "rv_core_fromMMIO_rv",
			     this,
			     69u,
			     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														     0u,
														     5u),
							       2u,
							       0u,
							       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												     0u),
			     (tUInt8)0u),
    INST_rv_core_lfh(simHdl, "rv_core_lfh", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_mem_business(simHdl, "rv_core_mem_business", this, 6u, (tUInt8)42u, (tUInt8)0u),
    INST_rv_core_pc(simHdl, "rv_core_pc", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_0(simHdl, "rv_core_rf_0", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_1(simHdl, "rv_core_rf_1", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_10(simHdl, "rv_core_rf_10", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_11(simHdl, "rv_core_rf_11", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_12(simHdl, "rv_core_rf_12", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_13(simHdl, "rv_core_rf_13", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_14(simHdl, "rv_core_rf_14", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_15(simHdl, "rv_core_rf_15", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_16(simHdl, "rv_core_rf_16", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_17(simHdl, "rv_core_rf_17", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_18(simHdl, "rv_core_rf_18", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_19(simHdl, "rv_core_rf_19", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_2(simHdl, "rv_core_rf_2", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_20(simHdl, "rv_core_rf_20", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_21(simHdl, "rv_core_rf_21", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_22(simHdl, "rv_core_rf_22", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_23(simHdl, "rv_core_rf_23", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_24(simHdl, "rv_core_rf_24", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_25(simHdl, "rv_core_rf_25", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_26(simHdl, "rv_core_rf_26", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_27(simHdl, "rv_core_rf_27", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_28(simHdl, "rv_core_rf_28", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_29(simHdl, "rv_core_rf_29", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_3(simHdl, "rv_core_rf_3", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_30(simHdl, "rv_core_rf_30", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_31(simHdl, "rv_core_rf_31", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_4(simHdl, "rv_core_rf_4", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_5(simHdl, "rv_core_rf_5", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_6(simHdl, "rv_core_rf_6", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_7(simHdl, "rv_core_rf_7", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_8(simHdl, "rv_core_rf_8", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_9(simHdl, "rv_core_rf_9", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rv1(simHdl, "rv_core_rv1", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rv2(simHdl, "rv_core_rv2", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rvd(simHdl, "rv_core_rvd", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_starting(simHdl, "rv_core_starting", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rv_core_state(simHdl, "rv_core_state", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_rv_core_toDmem_rv(simHdl,
			   "rv_core_toDmem_rv",
			   this,
			   69u,
			   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														   0u,
														   5u),
							     2u,
							     0u,
							     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												   0u),
			   (tUInt8)0u),
    INST_rv_core_toImem_rv(simHdl,
			   "rv_core_toImem_rv",
			   this,
			   69u,
			   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														   0u,
														   5u),
							     2u,
							     0u,
							     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												   0u),
			   (tUInt8)0u),
    INST_rv_core_toMMIO_rv(simHdl,
			   "rv_core_toMMIO_rv",
			   this,
			   69u,
			   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														   0u,
														   5u),
							     2u,
							     0u,
							     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												   0u),
			   (tUInt8)0u),
    INST_status(simHdl, "status", this, 32u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_rv_core_fromMMIO_rv_port1__read____d598(69u),
    DEF_rv_core_fromMMIO_rv_port0__read____d781(69u),
    DEF_rv_core_toMMIO_rv_port1__read____d761(69u),
    DEF_rv_core_toMMIO_rv_port0__read____d457(69u),
    DEF_rv_core_fromDmem_rv_port1__read____d600(69u),
    DEF_rv_core_fromDmem_rv_port0__read____d752(69u),
    DEF_rv_core_toDmem_rv_port1__read____d739(69u),
    DEF_rv_core_toDmem_rv_port0__read____d460(69u),
    DEF_rv_core_fromImem_rv_port1__read____d130(69u),
    DEF_rv_core_fromImem_rv_port0__read____d730(69u),
    DEF_rv_core_toImem_rv_port1__read____d717(69u),
    DEF_rv_core_toImem_rv_port0__read____d119(69u),
    DEF_mmioreq_first____d785(68u),
    DEF_dreq___d757(68u),
    DEF_ireq___d735(68u),
    DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779(68u),
    DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743(68u),
    DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721(68u),
    DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129(69u),
    DEF__1_CONCAT_mmioreq_first__85___d786(69u),
    DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738(69u),
    DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760(69u),
    DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507(69u),
    DEF__0_CONCAT_DONTCARE___d135(69u)
{
  PORT_EN_getStatus = false;
  symbol_count = 116u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mktop_bsv::init_symbols_0()
{
  init_symbol(&symbols[0u], "b__h2173", SYM_DEF, &DEF_b__h2173, 3u);
  init_symbol(&symbols[1u], "b__h927", SYM_DEF, &DEF_b__h927, 3u);
  init_symbol(&symbols[2u], "bram_memory", SYM_MODULE, &INST_bram_memory);
  init_symbol(&symbols[3u], "bram_serverAdapterA_cnt", SYM_MODULE, &INST_bram_serverAdapterA_cnt);
  init_symbol(&symbols[4u], "bram_serverAdapterA_cnt_1", SYM_MODULE, &INST_bram_serverAdapterA_cnt_1);
  init_symbol(&symbols[5u], "bram_serverAdapterA_cnt_2", SYM_MODULE, &INST_bram_serverAdapterA_cnt_2);
  init_symbol(&symbols[6u], "bram_serverAdapterA_cnt_3", SYM_MODULE, &INST_bram_serverAdapterA_cnt_3);
  init_symbol(&symbols[7u],
	      "bram_serverAdapterA_outData_deqCalled",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_deqCalled);
  init_symbol(&symbols[8u],
	      "bram_serverAdapterA_outData_enqData",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_enqData);
  init_symbol(&symbols[9u],
	      "bram_serverAdapterA_outData_outData",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_outData);
  init_symbol(&symbols[10u],
	      "bram_serverAdapterA_outDataCore",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outDataCore);
  init_symbol(&symbols[11u], "bram_serverAdapterA_s1", SYM_MODULE, &INST_bram_serverAdapterA_s1);
  init_symbol(&symbols[12u], "bram_serverAdapterA_s1_1", SYM_MODULE, &INST_bram_serverAdapterA_s1_1);
  init_symbol(&symbols[13u],
	      "bram_serverAdapterA_writeWithResp",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_writeWithResp);
  init_symbol(&symbols[14u], "bram_serverAdapterB_cnt", SYM_MODULE, &INST_bram_serverAdapterB_cnt);
  init_symbol(&symbols[15u],
	      "bram_serverAdapterB_cnt_1",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_1);
  init_symbol(&symbols[16u],
	      "bram_serverAdapterB_cnt_2",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_2);
  init_symbol(&symbols[17u],
	      "bram_serverAdapterB_cnt_3",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_3);
  init_symbol(&symbols[18u],
	      "bram_serverAdapterB_outData_deqCalled",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_deqCalled);
  init_symbol(&symbols[19u],
	      "bram_serverAdapterB_outData_enqData",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_enqData);
  init_symbol(&symbols[20u],
	      "bram_serverAdapterB_outData_outData",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_outData);
  init_symbol(&symbols[21u],
	      "bram_serverAdapterB_outDataCore",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outDataCore);
  init_symbol(&symbols[22u], "bram_serverAdapterB_s1", SYM_MODULE, &INST_bram_serverAdapterB_s1);
  init_symbol(&symbols[23u], "bram_serverAdapterB_s1_1", SYM_MODULE, &INST_bram_serverAdapterB_s1_1);
  init_symbol(&symbols[24u],
	      "bram_serverAdapterB_writeWithResp",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_writeWithResp);
  init_symbol(&symbols[25u], "cycle_count", SYM_MODULE, &INST_cycle_count);
  init_symbol(&symbols[26u], "dreq", SYM_MODULE, &INST_dreq);
  init_symbol(&symbols[27u], "EN_getStatus", SYM_PORT, &PORT_EN_getStatus, 1u);
  init_symbol(&symbols[28u], "imm__h9534", SYM_DEF, &DEF_imm__h9534, 32u);
  init_symbol(&symbols[29u], "ireq", SYM_MODULE, &INST_ireq);
  init_symbol(&symbols[30u], "mmioreq", SYM_MODULE, &INST_mmioreq);
  init_symbol(&symbols[31u], "RL_bram_serverAdapterA_cnt_finalAdd", SYM_RULE);
  init_symbol(&symbols[32u], "RL_bram_serverAdapterA_moveToOutFIFO", SYM_RULE);
  init_symbol(&symbols[33u], "RL_bram_serverAdapterA_outData_deqOnly", SYM_RULE);
  init_symbol(&symbols[34u], "RL_bram_serverAdapterA_outData_enqAndDeq", SYM_RULE);
  init_symbol(&symbols[35u], "RL_bram_serverAdapterA_outData_enqOnly", SYM_RULE);
  init_symbol(&symbols[36u], "RL_bram_serverAdapterA_outData_setFirstCore", SYM_RULE);
  init_symbol(&symbols[37u], "RL_bram_serverAdapterA_outData_setFirstEnq", SYM_RULE);
  init_symbol(&symbols[38u], "RL_bram_serverAdapterA_overRun", SYM_RULE);
  init_symbol(&symbols[39u], "RL_bram_serverAdapterA_s1__dreg_update", SYM_RULE);
  init_symbol(&symbols[40u], "RL_bram_serverAdapterA_stageReadResponseAlways", SYM_RULE);
  init_symbol(&symbols[41u], "RL_bram_serverAdapterB_cnt_finalAdd", SYM_RULE);
  init_symbol(&symbols[42u], "RL_bram_serverAdapterB_moveToOutFIFO", SYM_RULE);
  init_symbol(&symbols[43u], "RL_bram_serverAdapterB_outData_deqOnly", SYM_RULE);
  init_symbol(&symbols[44u], "RL_bram_serverAdapterB_outData_enqAndDeq", SYM_RULE);
  init_symbol(&symbols[45u], "RL_bram_serverAdapterB_outData_enqOnly", SYM_RULE);
  init_symbol(&symbols[46u], "RL_bram_serverAdapterB_outData_setFirstCore", SYM_RULE);
  init_symbol(&symbols[47u], "RL_bram_serverAdapterB_outData_setFirstEnq", SYM_RULE);
  init_symbol(&symbols[48u], "RL_bram_serverAdapterB_overRun", SYM_RULE);
  init_symbol(&symbols[49u], "RL_bram_serverAdapterB_s1__dreg_update", SYM_RULE);
  init_symbol(&symbols[50u], "RL_bram_serverAdapterB_stageReadResponseAlways", SYM_RULE);
  init_symbol(&symbols[51u], "RL_requestD", SYM_RULE);
  init_symbol(&symbols[52u], "RL_requestI", SYM_RULE);
  init_symbol(&symbols[53u], "RL_requestMMIO", SYM_RULE);
  init_symbol(&symbols[54u], "RL_responseD", SYM_RULE);
  init_symbol(&symbols[55u], "RL_responseI", SYM_RULE);
  init_symbol(&symbols[56u], "RL_responseMMIO", SYM_RULE);
  init_symbol(&symbols[57u], "RL_rv_core_decode", SYM_RULE);
  init_symbol(&symbols[58u], "RL_rv_core_execute", SYM_RULE);
  init_symbol(&symbols[59u], "RL_rv_core_fetch", SYM_RULE);
  init_symbol(&symbols[60u], "RL_rv_core_writeback", SYM_RULE);
  init_symbol(&symbols[61u], "RL_tic", SYM_RULE);
  init_symbol(&symbols[62u], "rs1_val__h10940", SYM_DEF, &DEF_rs1_val__h10940, 32u);
  init_symbol(&symbols[63u], "rv_core_dInst", SYM_MODULE, &INST_rv_core_dInst);
  init_symbol(&symbols[64u], "rv_core_fromDmem_rv", SYM_MODULE, &INST_rv_core_fromDmem_rv);
  init_symbol(&symbols[65u], "rv_core_fromImem_rv", SYM_MODULE, &INST_rv_core_fromImem_rv);
  init_symbol(&symbols[66u], "rv_core_fromMMIO_rv", SYM_MODULE, &INST_rv_core_fromMMIO_rv);
  init_symbol(&symbols[67u], "rv_core_lfh", SYM_MODULE, &INST_rv_core_lfh);
  init_symbol(&symbols[68u], "rv_core_mem_business", SYM_MODULE, &INST_rv_core_mem_business);
  init_symbol(&symbols[69u], "rv_core_pc", SYM_MODULE, &INST_rv_core_pc);
  init_symbol(&symbols[70u], "rv_core_rf_0", SYM_MODULE, &INST_rv_core_rf_0);
  init_symbol(&symbols[71u], "rv_core_rf_1", SYM_MODULE, &INST_rv_core_rf_1);
  init_symbol(&symbols[72u], "rv_core_rf_10", SYM_MODULE, &INST_rv_core_rf_10);
  init_symbol(&symbols[73u], "rv_core_rf_11", SYM_MODULE, &INST_rv_core_rf_11);
  init_symbol(&symbols[74u], "rv_core_rf_12", SYM_MODULE, &INST_rv_core_rf_12);
  init_symbol(&symbols[75u], "rv_core_rf_13", SYM_MODULE, &INST_rv_core_rf_13);
  init_symbol(&symbols[76u], "rv_core_rf_14", SYM_MODULE, &INST_rv_core_rf_14);
  init_symbol(&symbols[77u], "rv_core_rf_15", SYM_MODULE, &INST_rv_core_rf_15);
  init_symbol(&symbols[78u], "rv_core_rf_16", SYM_MODULE, &INST_rv_core_rf_16);
  init_symbol(&symbols[79u], "rv_core_rf_17", SYM_MODULE, &INST_rv_core_rf_17);
  init_symbol(&symbols[80u], "rv_core_rf_18", SYM_MODULE, &INST_rv_core_rf_18);
  init_symbol(&symbols[81u], "rv_core_rf_19", SYM_MODULE, &INST_rv_core_rf_19);
  init_symbol(&symbols[82u], "rv_core_rf_2", SYM_MODULE, &INST_rv_core_rf_2);
  init_symbol(&symbols[83u], "rv_core_rf_20", SYM_MODULE, &INST_rv_core_rf_20);
  init_symbol(&symbols[84u], "rv_core_rf_21", SYM_MODULE, &INST_rv_core_rf_21);
  init_symbol(&symbols[85u], "rv_core_rf_22", SYM_MODULE, &INST_rv_core_rf_22);
  init_symbol(&symbols[86u], "rv_core_rf_23", SYM_MODULE, &INST_rv_core_rf_23);
  init_symbol(&symbols[87u], "rv_core_rf_24", SYM_MODULE, &INST_rv_core_rf_24);
  init_symbol(&symbols[88u], "rv_core_rf_25", SYM_MODULE, &INST_rv_core_rf_25);
  init_symbol(&symbols[89u], "rv_core_rf_26", SYM_MODULE, &INST_rv_core_rf_26);
  init_symbol(&symbols[90u], "rv_core_rf_27", SYM_MODULE, &INST_rv_core_rf_27);
  init_symbol(&symbols[91u], "rv_core_rf_28", SYM_MODULE, &INST_rv_core_rf_28);
  init_symbol(&symbols[92u], "rv_core_rf_29", SYM_MODULE, &INST_rv_core_rf_29);
  init_symbol(&symbols[93u], "rv_core_rf_3", SYM_MODULE, &INST_rv_core_rf_3);
  init_symbol(&symbols[94u], "rv_core_rf_30", SYM_MODULE, &INST_rv_core_rf_30);
  init_symbol(&symbols[95u], "rv_core_rf_31", SYM_MODULE, &INST_rv_core_rf_31);
  init_symbol(&symbols[96u], "rv_core_rf_4", SYM_MODULE, &INST_rv_core_rf_4);
  init_symbol(&symbols[97u], "rv_core_rf_5", SYM_MODULE, &INST_rv_core_rf_5);
  init_symbol(&symbols[98u], "rv_core_rf_6", SYM_MODULE, &INST_rv_core_rf_6);
  init_symbol(&symbols[99u], "rv_core_rf_7", SYM_MODULE, &INST_rv_core_rf_7);
  init_symbol(&symbols[100u], "rv_core_rf_8", SYM_MODULE, &INST_rv_core_rf_8);
  init_symbol(&symbols[101u], "rv_core_rf_9", SYM_MODULE, &INST_rv_core_rf_9);
  init_symbol(&symbols[102u], "rv_core_rv1", SYM_MODULE, &INST_rv_core_rv1);
  init_symbol(&symbols[103u], "rv_core_rv2", SYM_MODULE, &INST_rv_core_rv2);
  init_symbol(&symbols[104u], "rv_core_rvd", SYM_MODULE, &INST_rv_core_rvd);
  init_symbol(&symbols[105u], "rv_core_starting", SYM_MODULE, &INST_rv_core_starting);
  init_symbol(&symbols[106u], "rv_core_state", SYM_MODULE, &INST_rv_core_state);
  init_symbol(&symbols[107u], "rv_core_toDmem_rv", SYM_MODULE, &INST_rv_core_toDmem_rv);
  init_symbol(&symbols[108u], "rv_core_toImem_rv", SYM_MODULE, &INST_rv_core_toImem_rv);
  init_symbol(&symbols[109u], "rv_core_toMMIO_rv", SYM_MODULE, &INST_rv_core_toMMIO_rv);
  init_symbol(&symbols[110u], "status", SYM_MODULE, &INST_status);
  init_symbol(&symbols[111u], "WILL_FIRE_getStatus", SYM_DEF, &DEF_WILL_FIRE_getStatus, 1u);
  init_symbol(&symbols[112u], "x__h9677", SYM_DEF, &DEF_x__h9677, 12u);
  init_symbol(&symbols[113u], "x__h9724", SYM_DEF, &DEF_x__h9724, 12u);
  init_symbol(&symbols[114u], "x__h9793", SYM_DEF, &DEF_x__h9793, 13u);
  init_symbol(&symbols[115u], "x__h9954", SYM_DEF, &DEF_x__h9954, 21u);
}


/* Rule actions */

void MOD_mktop_bsv::RL_bram_serverAdapterA_outData_setFirstCore()
{
  tUInt32 DEF_x__h482;
  DEF_x__h482 = INST_bram_serverAdapterA_outDataCore.METH_first();
  INST_bram_serverAdapterA_outData_outData.METH_wset(DEF_x__h482);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_outData_setFirstEnq()
{
  DEF_x__h565 = INST_bram_serverAdapterA_outData_enqData.METH_wget();
  INST_bram_serverAdapterA_outData_outData.METH_wset(DEF_x__h565);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_outData_enqOnly()
{
  DEF_x__h565 = INST_bram_serverAdapterA_outData_enqData.METH_wget();
  INST_bram_serverAdapterA_outDataCore.METH_enq(DEF_x__h565);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_outData_deqOnly()
{
  INST_bram_serverAdapterA_outDataCore.METH_deq();
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_outData_enqAndDeq()
{
  DEF_x__h565 = INST_bram_serverAdapterA_outData_enqData.METH_wget();
  INST_bram_serverAdapterA_outDataCore.METH_enq(DEF_x__h565);
  INST_bram_serverAdapterA_outDataCore.METH_deq();
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_cnt_finalAdd()
{
  tUInt8 DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d33;
  tUInt8 DEF_b__h907;
  DEF_b__h907 = INST_bram_serverAdapterA_cnt_3.METH_wget();
  DEF_b__h927 = INST_bram_serverAdapterA_cnt.METH_read();
  DEF_bram_serverAdapterA_cnt_3_whas____d23 = INST_bram_serverAdapterA_cnt_3.METH_whas();
  DEF_bram_serverAdapterA_cnt_2_whas____d21 = INST_bram_serverAdapterA_cnt_2.METH_whas();
  DEF_bram_serverAdapterA_cnt_1_whas____d20 = INST_bram_serverAdapterA_cnt_1.METH_whas();
  DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d33 = DEF_bram_serverAdapterA_cnt_3_whas____d23 ? DEF_b__h907 : (tUInt8)7u & (((tUInt8)7u & (DEF_b__h927 + (DEF_bram_serverAdapterA_cnt_1_whas____d20 ? INST_bram_serverAdapterA_cnt_1.METH_wget() : (tUInt8)0u))) + (DEF_bram_serverAdapterA_cnt_2_whas____d21 ? INST_bram_serverAdapterA_cnt_2.METH_wget() : (tUInt8)0u));
  INST_bram_serverAdapterA_cnt.METH_write(DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d33);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_s1__dreg_update()
{
  tUInt8 DEF_bram_serverAdapterA_s1_1_whas__4_AND_0_OR_bram_ETC___d42;
  tUInt8 DEF_bram_serverAdapterA_s1_1_wget____d35;
  DEF_bram_serverAdapterA_s1_1_wget____d35 = INST_bram_serverAdapterA_s1_1.METH_wget();
  DEF_bram_serverAdapterA_s1_1_whas__4_AND_0_OR_bram_ETC___d42 = (tUInt8)3u & (((INST_bram_serverAdapterA_s1_1.METH_whas() && (tUInt8)(DEF_bram_serverAdapterA_s1_1_wget____d35 >> 1u)) << 1u) | (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterA_s1_1_wget____d35));
  INST_bram_serverAdapterA_s1.METH_write(DEF_bram_serverAdapterA_s1_1_whas__4_AND_0_OR_bram_ETC___d42);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_stageReadResponseAlways()
{
  tUInt8 DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d49;
  tUInt8 DEF_NOT_bram_serverAdapterA_writeWithResp_wget__4__ETC___d48;
  tUInt8 DEF_bram_serverAdapterA_writeWithResp_wget____d44;
  DEF_bram_serverAdapterA_writeWithResp_wget____d44 = INST_bram_serverAdapterA_writeWithResp.METH_wget();
  DEF_NOT_bram_serverAdapterA_writeWithResp_wget__4__ETC___d48 = !((tUInt8)(DEF_bram_serverAdapterA_writeWithResp_wget____d44 >> 1u)) || (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterA_writeWithResp_wget____d44);
  DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d49 = (tUInt8)3u & (((tUInt8)1u << 1u) | DEF_NOT_bram_serverAdapterA_writeWithResp_wget__4__ETC___d48);
  INST_bram_serverAdapterA_s1_1.METH_wset(DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d49);
  if (DEF_NOT_bram_serverAdapterA_writeWithResp_wget__4__ETC___d48)
    INST_bram_serverAdapterA_cnt_1.METH_wset((tUInt8)1u);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_moveToOutFIFO()
{
  tUInt32 DEF_v__h1418;
  DEF_v__h1418 = INST_bram_memory.METH_a_read();
  DEF_bram_serverAdapterA_s1___d50 = INST_bram_serverAdapterA_s1.METH_read();
  DEF_bram_serverAdapterA_s1_0_BIT_0___d51 = (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterA_s1___d50);
  if (DEF_bram_serverAdapterA_s1_0_BIT_0___d51)
    INST_bram_serverAdapterA_outData_enqData.METH_wset(DEF_v__h1418);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_overRun()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_outData_setFirstCore()
{
  tUInt32 DEF_x__h1736;
  DEF_x__h1736 = INST_bram_serverAdapterB_outDataCore.METH_first();
  INST_bram_serverAdapterB_outData_outData.METH_wset(DEF_x__h1736);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_outData_setFirstEnq()
{
  DEF_x__h1813 = INST_bram_serverAdapterB_outData_enqData.METH_wget();
  INST_bram_serverAdapterB_outData_outData.METH_wset(DEF_x__h1813);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_outData_enqOnly()
{
  DEF_x__h1813 = INST_bram_serverAdapterB_outData_enqData.METH_wget();
  INST_bram_serverAdapterB_outDataCore.METH_enq(DEF_x__h1813);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_outData_deqOnly()
{
  INST_bram_serverAdapterB_outDataCore.METH_deq();
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_outData_enqAndDeq()
{
  DEF_x__h1813 = INST_bram_serverAdapterB_outData_enqData.METH_wget();
  INST_bram_serverAdapterB_outDataCore.METH_enq(DEF_x__h1813);
  INST_bram_serverAdapterB_outDataCore.METH_deq();
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_cnt_finalAdd()
{
  tUInt8 DEF_IF_bram_serverAdapterB_cnt_3_whas__2_THEN_bram_ETC___d92;
  tUInt8 DEF_b__h2153;
  DEF_b__h2153 = INST_bram_serverAdapterB_cnt_3.METH_wget();
  DEF_b__h2173 = INST_bram_serverAdapterB_cnt.METH_read();
  DEF_bram_serverAdapterB_cnt_3_whas____d82 = INST_bram_serverAdapterB_cnt_3.METH_whas();
  DEF_bram_serverAdapterB_cnt_2_whas____d80 = INST_bram_serverAdapterB_cnt_2.METH_whas();
  DEF_bram_serverAdapterB_cnt_1_whas____d79 = INST_bram_serverAdapterB_cnt_1.METH_whas();
  DEF_IF_bram_serverAdapterB_cnt_3_whas__2_THEN_bram_ETC___d92 = DEF_bram_serverAdapterB_cnt_3_whas____d82 ? DEF_b__h2153 : (tUInt8)7u & (((tUInt8)7u & (DEF_b__h2173 + (DEF_bram_serverAdapterB_cnt_1_whas____d79 ? INST_bram_serverAdapterB_cnt_1.METH_wget() : (tUInt8)0u))) + (DEF_bram_serverAdapterB_cnt_2_whas____d80 ? INST_bram_serverAdapterB_cnt_2.METH_wget() : (tUInt8)0u));
  INST_bram_serverAdapterB_cnt.METH_write(DEF_IF_bram_serverAdapterB_cnt_3_whas__2_THEN_bram_ETC___d92);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_s1__dreg_update()
{
  tUInt8 DEF_bram_serverAdapterB_s1_1_whas__3_AND_0_OR_bram_ETC___d101;
  tUInt8 DEF_bram_serverAdapterB_s1_1_wget____d94;
  DEF_bram_serverAdapterB_s1_1_wget____d94 = INST_bram_serverAdapterB_s1_1.METH_wget();
  DEF_bram_serverAdapterB_s1_1_whas__3_AND_0_OR_bram_ETC___d101 = (tUInt8)3u & (((INST_bram_serverAdapterB_s1_1.METH_whas() && (tUInt8)(DEF_bram_serverAdapterB_s1_1_wget____d94 >> 1u)) << 1u) | (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterB_s1_1_wget____d94));
  INST_bram_serverAdapterB_s1.METH_write(DEF_bram_serverAdapterB_s1_1_whas__3_AND_0_OR_bram_ETC___d101);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_stageReadResponseAlways()
{
  tUInt8 DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d108;
  tUInt8 DEF_NOT_bram_serverAdapterB_writeWithResp_wget__03_ETC___d107;
  tUInt8 DEF_bram_serverAdapterB_writeWithResp_wget____d103;
  DEF_bram_serverAdapterB_writeWithResp_wget____d103 = INST_bram_serverAdapterB_writeWithResp.METH_wget();
  DEF_NOT_bram_serverAdapterB_writeWithResp_wget__03_ETC___d107 = !((tUInt8)(DEF_bram_serverAdapterB_writeWithResp_wget____d103 >> 1u)) || (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterB_writeWithResp_wget____d103);
  DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d108 = (tUInt8)3u & (((tUInt8)1u << 1u) | DEF_NOT_bram_serverAdapterB_writeWithResp_wget__03_ETC___d107);
  INST_bram_serverAdapterB_s1_1.METH_wset(DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d108);
  if (DEF_NOT_bram_serverAdapterB_writeWithResp_wget__03_ETC___d107)
    INST_bram_serverAdapterB_cnt_1.METH_wset((tUInt8)1u);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_moveToOutFIFO()
{
  tUInt32 DEF_v__h2664;
  DEF_v__h2664 = INST_bram_memory.METH_b_read();
  DEF_bram_serverAdapterB_s1___d109 = INST_bram_serverAdapterB_s1.METH_read();
  DEF_bram_serverAdapterB_s1_09_BIT_0___d110 = (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterB_s1___d109);
  if (DEF_bram_serverAdapterB_s1_09_BIT_0___d110)
    INST_bram_serverAdapterB_outData_enqData.METH_wset(DEF_v__h2664);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_overRun()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
}

void MOD_mktop_bsv::RL_rv_core_fetch()
{
  DEF_pc__h10942 = INST_rv_core_pc.METH_read();
  DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129.set_bits_in_word((tUInt8)16u,
								2u,
								0u,
								5u).set_whole_word(DEF_pc__h10942,
										   1u).set_whole_word(0u, 0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_3, DEF_pc__h10942);
  INST_rv_core_state.METH_write((tUInt8)1u);
  INST_rv_core_toImem_rv.METH_port0__write(DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129);
}

void MOD_mktop_bsv::RL_rv_core_decode()
{
  tUInt64 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d282;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BIT_25_59___d160;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d253;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d262;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d265;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d348;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d268;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d350;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d267;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d263;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d356;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d264;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d256;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d260;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d273;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d358;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d360;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d261;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d269;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d284;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d286;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d285;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d293;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d288;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d296;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d298;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d343;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d365;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d141;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d230;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d228;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d239;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d252;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d300;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d290;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d309;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d142;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d150;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d144;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d146;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d153;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d155;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_11_TO_ETC___d193;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d219;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d240;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d223;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d233;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d243;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d220;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d247;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d221;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d231;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d222;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d232;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d158;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d162;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d168;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d183;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d190;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d191;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d173;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d174;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d202;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d140;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d311;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d175;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_31_ETC___d204;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d327;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_31_ETC___d330;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d139;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d283;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d336;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d210;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_14_ETC___d318;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_14_ETC___d182;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d143;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d213;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d287;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d339;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d342;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d216;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d218;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d248;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d246;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d245;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d277;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BITS_19_TO_ETC___d201;
  tUInt32 DEF_rs1__h8165;
  tUInt32 DEF_rs2__h8166;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__30_BIT_25___d159;
  tUInt8 DEF_x__h6709;
  tUInt8 DEF_x__h7241;
  tUInt8 DEF_x__h7110;
  tUInt8 DEF_x__h6795;
  tUInt8 DEF_x__h6644;
  tUInt8 DEF_x__h6998;
  tUInt32 DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_20___d194;
  tUInt32 DEF_instr__h6606;
  tUInt32 DEF__read__h4946;
  tUInt32 DEF__read__h4977;
  tUInt32 DEF__read__h5008;
  tUInt32 DEF__read__h5039;
  tUInt32 DEF__read__h5070;
  tUInt32 DEF__read__h5101;
  tUInt32 DEF__read__h5132;
  tUInt32 DEF__read__h5163;
  tUInt32 DEF__read__h5194;
  tUInt32 DEF__read__h5225;
  tUInt32 DEF__read__h5256;
  tUInt32 DEF__read__h5287;
  tUInt32 DEF__read__h5318;
  tUInt32 DEF__read__h5349;
  tUInt32 DEF__read__h5380;
  tUInt32 DEF__read__h5411;
  tUInt32 DEF__read__h5442;
  tUInt32 DEF__read__h5473;
  tUInt32 DEF__read__h5504;
  tUInt32 DEF__read__h5535;
  tUInt32 DEF__read__h5566;
  tUInt32 DEF__read__h5597;
  tUInt32 DEF__read__h5628;
  tUInt32 DEF__read__h5659;
  tUInt32 DEF__read__h5690;
  tUInt32 DEF__read__h5721;
  tUInt32 DEF__read__h5752;
  tUInt32 DEF__read__h5783;
  tUInt32 DEF__read__h5814;
  tUInt32 DEF__read__h5845;
  tUInt32 DEF__read__h5876;
  tUInt8 DEF_rs2_idx__h8164;
  tUInt8 DEF_x__h7162;
  DEF_rv_core_fromImem_rv_port1__read____d130 = INST_rv_core_fromImem_rv.METH_port1__read();
  DEF_x__h7162 = DEF_rv_core_fromImem_rv_port1__read____d130.get_bits_in_word8(0u, 15u, 5u);
  DEF_rs2_idx__h8164 = DEF_rv_core_fromImem_rv_port1__read____d130.get_bits_in_word8(0u, 20u, 5u);
  DEF__read__h5876 = INST_rv_core_rf_31.METH_read();
  DEF__read__h5814 = INST_rv_core_rf_29.METH_read();
  DEF__read__h5845 = INST_rv_core_rf_30.METH_read();
  DEF__read__h5783 = INST_rv_core_rf_28.METH_read();
  DEF__read__h5752 = INST_rv_core_rf_27.METH_read();
  DEF__read__h5721 = INST_rv_core_rf_26.METH_read();
  DEF__read__h5690 = INST_rv_core_rf_25.METH_read();
  DEF__read__h5659 = INST_rv_core_rf_24.METH_read();
  DEF__read__h5628 = INST_rv_core_rf_23.METH_read();
  DEF__read__h5566 = INST_rv_core_rf_21.METH_read();
  DEF__read__h5597 = INST_rv_core_rf_22.METH_read();
  DEF__read__h5535 = INST_rv_core_rf_20.METH_read();
  DEF__read__h5473 = INST_rv_core_rf_18.METH_read();
  DEF__read__h5504 = INST_rv_core_rf_19.METH_read();
  DEF__read__h5442 = INST_rv_core_rf_17.METH_read();
  DEF__read__h5411 = INST_rv_core_rf_16.METH_read();
  DEF__read__h5380 = INST_rv_core_rf_15.METH_read();
  DEF__read__h5349 = INST_rv_core_rf_14.METH_read();
  DEF__read__h5318 = INST_rv_core_rf_13.METH_read();
  DEF__read__h5287 = INST_rv_core_rf_12.METH_read();
  DEF__read__h5256 = INST_rv_core_rf_11.METH_read();
  DEF__read__h5225 = INST_rv_core_rf_10.METH_read();
  DEF__read__h5194 = INST_rv_core_rf_9.METH_read();
  DEF__read__h5132 = INST_rv_core_rf_7.METH_read();
  DEF__read__h5163 = INST_rv_core_rf_8.METH_read();
  DEF__read__h5101 = INST_rv_core_rf_6.METH_read();
  DEF__read__h5070 = INST_rv_core_rf_5.METH_read();
  DEF__read__h5039 = INST_rv_core_rf_4.METH_read();
  DEF__read__h5008 = INST_rv_core_rf_3.METH_read();
  DEF__read__h4977 = INST_rv_core_rf_2.METH_read();
  DEF__read__h4946 = INST_rv_core_rf_1.METH_read();
  DEF_instr__h6606 = DEF_rv_core_fromImem_rv_port1__read____d130.get_whole_word(0u);
  DEF_pc__h10942 = INST_rv_core_pc.METH_read();
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_20___d194 = DEF_rv_core_fromImem_rv_port1__read____d130.get_bits_in_word32(0u,
																20u,
																12u);
  DEF_x__h6998 = DEF_rv_core_fromImem_rv_port1__read____d130.get_bits_in_word8(0u, 25u, 7u);
  DEF_x__h6644 = DEF_rv_core_fromImem_rv_port1__read____d130.get_bits_in_word8(0u, 0u, 7u);
  DEF_x__h6795 = DEF_rv_core_fromImem_rv_port1__read____d130.get_bits_in_word8(0u, 26u, 6u);
  DEF_x__h7110 = DEF_rv_core_fromImem_rv_port1__read____d130.get_bits_in_word8(0u, 7u, 5u);
  DEF_x__h7241 = DEF_rv_core_fromImem_rv_port1__read____d130.get_bits_in_word8(0u, 2u, 5u);
  DEF_x__h6709 = DEF_rv_core_fromImem_rv_port1__read____d130.get_bits_in_word8(0u, 12u, 3u);
  DEF_rv_core_fromImem_rv_port1__read__30_BIT_25___d159 = DEF_rv_core_fromImem_rv_port1__read____d130.get_bits_in_word8(0u,
															25u,
															1u);
  switch (DEF_x__h7162) {
  case (tUInt8)0u:
    DEF_rs1__h8165 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs1__h8165 = DEF__read__h4946;
    break;
  case (tUInt8)2u:
    DEF_rs1__h8165 = DEF__read__h4977;
    break;
  case (tUInt8)3u:
    DEF_rs1__h8165 = DEF__read__h5008;
    break;
  case (tUInt8)4u:
    DEF_rs1__h8165 = DEF__read__h5039;
    break;
  case (tUInt8)5u:
    DEF_rs1__h8165 = DEF__read__h5070;
    break;
  case (tUInt8)6u:
    DEF_rs1__h8165 = DEF__read__h5101;
    break;
  case (tUInt8)7u:
    DEF_rs1__h8165 = DEF__read__h5132;
    break;
  case (tUInt8)8u:
    DEF_rs1__h8165 = DEF__read__h5163;
    break;
  case (tUInt8)9u:
    DEF_rs1__h8165 = DEF__read__h5194;
    break;
  case (tUInt8)10u:
    DEF_rs1__h8165 = DEF__read__h5225;
    break;
  case (tUInt8)11u:
    DEF_rs1__h8165 = DEF__read__h5256;
    break;
  case (tUInt8)12u:
    DEF_rs1__h8165 = DEF__read__h5287;
    break;
  case (tUInt8)13u:
    DEF_rs1__h8165 = DEF__read__h5318;
    break;
  case (tUInt8)14u:
    DEF_rs1__h8165 = DEF__read__h5349;
    break;
  case (tUInt8)15u:
    DEF_rs1__h8165 = DEF__read__h5380;
    break;
  case (tUInt8)16u:
    DEF_rs1__h8165 = DEF__read__h5411;
    break;
  case (tUInt8)17u:
    DEF_rs1__h8165 = DEF__read__h5442;
    break;
  case (tUInt8)18u:
    DEF_rs1__h8165 = DEF__read__h5473;
    break;
  case (tUInt8)19u:
    DEF_rs1__h8165 = DEF__read__h5504;
    break;
  case (tUInt8)20u:
    DEF_rs1__h8165 = DEF__read__h5535;
    break;
  case (tUInt8)21u:
    DEF_rs1__h8165 = DEF__read__h5566;
    break;
  case (tUInt8)22u:
    DEF_rs1__h8165 = DEF__read__h5597;
    break;
  case (tUInt8)23u:
    DEF_rs1__h8165 = DEF__read__h5628;
    break;
  case (tUInt8)24u:
    DEF_rs1__h8165 = DEF__read__h5659;
    break;
  case (tUInt8)25u:
    DEF_rs1__h8165 = DEF__read__h5690;
    break;
  case (tUInt8)26u:
    DEF_rs1__h8165 = DEF__read__h5721;
    break;
  case (tUInt8)27u:
    DEF_rs1__h8165 = DEF__read__h5752;
    break;
  case (tUInt8)28u:
    DEF_rs1__h8165 = DEF__read__h5783;
    break;
  case (tUInt8)29u:
    DEF_rs1__h8165 = DEF__read__h5814;
    break;
  case (tUInt8)30u:
    DEF_rs1__h8165 = DEF__read__h5845;
    break;
  case (tUInt8)31u:
    DEF_rs1__h8165 = DEF__read__h5876;
    break;
  default:
    DEF_rs1__h8165 = 2863311530u;
  }
  switch (DEF_rs2_idx__h8164) {
  case (tUInt8)0u:
    DEF_rs2__h8166 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs2__h8166 = DEF__read__h4946;
    break;
  case (tUInt8)2u:
    DEF_rs2__h8166 = DEF__read__h4977;
    break;
  case (tUInt8)3u:
    DEF_rs2__h8166 = DEF__read__h5008;
    break;
  case (tUInt8)4u:
    DEF_rs2__h8166 = DEF__read__h5039;
    break;
  case (tUInt8)5u:
    DEF_rs2__h8166 = DEF__read__h5070;
    break;
  case (tUInt8)6u:
    DEF_rs2__h8166 = DEF__read__h5101;
    break;
  case (tUInt8)7u:
    DEF_rs2__h8166 = DEF__read__h5132;
    break;
  case (tUInt8)8u:
    DEF_rs2__h8166 = DEF__read__h5163;
    break;
  case (tUInt8)9u:
    DEF_rs2__h8166 = DEF__read__h5194;
    break;
  case (tUInt8)10u:
    DEF_rs2__h8166 = DEF__read__h5225;
    break;
  case (tUInt8)11u:
    DEF_rs2__h8166 = DEF__read__h5256;
    break;
  case (tUInt8)12u:
    DEF_rs2__h8166 = DEF__read__h5287;
    break;
  case (tUInt8)13u:
    DEF_rs2__h8166 = DEF__read__h5318;
    break;
  case (tUInt8)14u:
    DEF_rs2__h8166 = DEF__read__h5349;
    break;
  case (tUInt8)15u:
    DEF_rs2__h8166 = DEF__read__h5380;
    break;
  case (tUInt8)16u:
    DEF_rs2__h8166 = DEF__read__h5411;
    break;
  case (tUInt8)17u:
    DEF_rs2__h8166 = DEF__read__h5442;
    break;
  case (tUInt8)18u:
    DEF_rs2__h8166 = DEF__read__h5473;
    break;
  case (tUInt8)19u:
    DEF_rs2__h8166 = DEF__read__h5504;
    break;
  case (tUInt8)20u:
    DEF_rs2__h8166 = DEF__read__h5535;
    break;
  case (tUInt8)21u:
    DEF_rs2__h8166 = DEF__read__h5566;
    break;
  case (tUInt8)22u:
    DEF_rs2__h8166 = DEF__read__h5597;
    break;
  case (tUInt8)23u:
    DEF_rs2__h8166 = DEF__read__h5628;
    break;
  case (tUInt8)24u:
    DEF_rs2__h8166 = DEF__read__h5659;
    break;
  case (tUInt8)25u:
    DEF_rs2__h8166 = DEF__read__h5690;
    break;
  case (tUInt8)26u:
    DEF_rs2__h8166 = DEF__read__h5721;
    break;
  case (tUInt8)27u:
    DEF_rs2__h8166 = DEF__read__h5752;
    break;
  case (tUInt8)28u:
    DEF_rs2__h8166 = DEF__read__h5783;
    break;
  case (tUInt8)29u:
    DEF_rs2__h8166 = DEF__read__h5814;
    break;
  case (tUInt8)30u:
    DEF_rs2__h8166 = DEF__read__h5845;
    break;
  case (tUInt8)31u:
    DEF_rs2__h8166 = DEF__read__h5876;
    break;
  default:
    DEF_rs2__h8166 = 2863311530u;
  }
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_19_TO_ETC___d201 = DEF_x__h7162 == (tUInt8)0u;
  switch (DEF_x__h7241) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)25u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d277 = (tUInt8)0u;
    break;
  case (tUInt8)5u:
  case (tUInt8)13u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d277 = (tUInt8)3u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d277 = (tUInt8)1u;
    break;
  case (tUInt8)24u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d277 = (tUInt8)2u;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d277 = (tUInt8)4u;
  }
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d218 = DEF_x__h7241 == (tUInt8)24u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d139 = DEF_x__h6709 == (tUInt8)0u;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d283 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d139;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d327 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_19_TO_ETC___d201;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d140 = DEF_x__h6709 == (tUInt8)1u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d202 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_20___d194 == 261u;
  switch (DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_20___d194) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_31_ETC___d330 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d327;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_31_ETC___d330 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d202 || DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d327;
  }
  switch (DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_20___d194) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_31_ETC___d204 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_19_TO_ETC___d201;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_31_ETC___d204 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d202 && DEF_rv_core_fromImem_rv_port1__read__30_BITS_19_TO_ETC___d201;
  }
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d174 = DEF_x__h6998 == (tUInt8)32u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d173 = DEF_x__h6998 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d175 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d173 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d174;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d190 = DEF_x__h6644 == (tUInt8)111u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d191 = DEF_x__h6644 == (tUInt8)115u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d183 = DEF_x__h6644 == (tUInt8)55u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d168 = DEF_x__h6644 == (tUInt8)23u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d158 = DEF_x__h6795 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d162 = DEF_x__h6795 == (tUInt8)16u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d232 = DEF_x__h7241 == (tUInt8)27u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d222 = DEF_x__h7241 == (tUInt8)25u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d231 = DEF_x__h7241 == (tUInt8)13u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d221 = DEF_x__h7241 == (tUInt8)12u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d220 = DEF_x__h7241 == (tUInt8)8u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d247 = DEF_x__h7241 == (tUInt8)9u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d248 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d220 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d247;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d243 = DEF_x__h7241 == (tUInt8)6u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d233 = DEF_x__h7241 == (tUInt8)5u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d246 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d233 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d231;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d223 = DEF_x__h7241 == (tUInt8)4u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d240 = DEF_x__h7241 == (tUInt8)1u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d219 = DEF_x__h7241 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d245 = (((DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d219 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d240) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d223) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d243) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d222;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d155 = DEF_x__h6709 == (tUInt8)7u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_11_TO_ETC___d193 = DEF_x__h7110 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d153 = DEF_x__h6709 == (tUInt8)6u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d146 = DEF_x__h6709 == (tUInt8)5u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d144 = DEF_x__h6709 == (tUInt8)4u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d150 = DEF_x__h6709 == (tUInt8)3u;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d142 = DEF_x__h6709 == (tUInt8)2u;
  switch (DEF_x__h6709) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_14_ETC___d182 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d175;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_14_ETC___d182 = (((((DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d140 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d142) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d150) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d144) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d153) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d155) && DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d173;
  }
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d309 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d173;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d311 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d309 && !DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d174;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d300 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d158;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d290 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d146;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d252 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d245 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d246 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d248 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d218 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d232)));
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d228 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d218 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d219 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d220 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d221 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d222 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d223))));
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d239 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d231 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d232 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d219 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d221 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d222 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d223 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d233)))));
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d230 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d218 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d220 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d221);
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d141 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d139 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d140;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d143 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d141 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d142;
  switch (DEF_x__h6644) {
  case (tUInt8)99u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d210 = (((DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d141 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d144) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d146) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d153) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d155;
    break;
  case (tUInt8)103u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d210 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d139;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d210 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d190 || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d191 && (DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d139 && (DEF_rv_core_fromImem_rv_port1__read__30_BITS_11_TO_ETC___d193 && DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_31_ETC___d204)));
  }
  switch (DEF_x__h6644) {
  case (tUInt8)35u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d213 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d143;
    break;
  case (tUInt8)51u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d213 = DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_14_ETC___d182;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d213 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d183 || DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d210;
  }
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d343 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d221;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d298 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d155;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d296 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d153;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d288 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d144;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d293 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d150;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d286 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d142;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d284 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d140;
  switch (DEF_x__h6709) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_14_ETC___d318 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d311;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_14_ETC___d318 = (((((DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d284 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d286) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d293) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d288) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d296) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d298) || DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d309;
  }
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d285 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d283 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d284;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d287 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d285 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d286;
  switch (DEF_x__h6644) {
  case (tUInt8)99u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d336 = (((DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d285 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d288) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d290) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d296) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d298;
    break;
  case (tUInt8)103u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d336 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d283;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d336 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d190 && (!DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d191 || (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d283 || (!DEF_rv_core_fromImem_rv_port1__read__30_BITS_11_TO_ETC___d193 || DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_31_ETC___d330)));
  }
  switch (DEF_x__h6644) {
  case (tUInt8)35u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d339 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d287;
    break;
  case (tUInt8)51u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d339 = DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_14_ETC___d318;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d339 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d183 && DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d336;
  }
  switch (DEF_x__h6644) {
  case (tUInt8)3u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d342 = (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d287 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d288) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d290;
    break;
  case (tUInt8)19u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d342 = (((((DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d283 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d286) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d293) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d288) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d296) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d298) && (DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d140 ? DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d300 || DEF_rv_core_fromImem_rv_port1__read__30_BIT_25___d159 : DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_1_ETC___d290 || ((DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_3_ETC___d300 && !DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d162) || DEF_rv_core_fromImem_rv_port1__read__30_BIT_25___d159));
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d342 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d168 && DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d339;
  }
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d269 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d232;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d260 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d222;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d256 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d223;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d263 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d231;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d268 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d218;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d265 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d220;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d267 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d265 && !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d247;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d350 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d268 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d265 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d343);
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d262 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d233;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d264 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d262 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d263;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d253 = !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d219;
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d261 = (((DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d253 && !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d240) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d256) && !DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d243) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d260;
  DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d365 = (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d248 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d232) && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d261 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d267 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d268 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d264)));
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d360 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d261 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d268 && DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d246);
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d358 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d261 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d264 && DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d248);
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d356 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d263 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d269 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d253 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d343 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d260 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d256 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d262)))));
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d273 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d261 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d264 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d267 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d268 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d269)));
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d348 = DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d268 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d253 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d265 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d343 && (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d260 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d256))));
  DEF_NOT_rv_core_fromImem_rv_port1__read__30_BIT_25_59___d160 = !DEF_rv_core_fromImem_rv_port1__read__30_BIT_25___d159;
  switch (DEF_x__h6644) {
  case (tUInt8)3u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d216 = (DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d143 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d144) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d146;
    break;
  case (tUInt8)19u:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d216 = (((((DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d139 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d142) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d150) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d144) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d153) || DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d155) || (DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d140 ? DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d158 && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BIT_25_59___d160 : DEF_rv_core_fromImem_rv_port1__read__30_BITS_14_TO_ETC___d146 && ((DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d158 || DEF_rv_core_fromImem_rv_port1__read__30_BITS_31_TO_ETC___d162) && DEF_NOT_rv_core_fromImem_rv_port1__read__30_BIT_25_59___d160));
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d216 = DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d168 || DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d213;
  }
  DEF__0_CONCAT_DONTCARE___d135.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d282 = 1099511627775llu & (((((((((tUInt64)(DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d216)) << 39u) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d228)) << 38u)) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d230)) << 37u)) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d239)) << 36u)) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d252)) << 35u)) | (((tUInt64)(DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d277)) << 32u)) | (tUInt64)(DEF_instr__h6606));
  INST_rv_core_fromImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d135);
  INST_rv_core_dInst.METH_write(DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d282);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_4);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d342)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_IF_rv_core_fromImem_rv_port1__read__30_BITS_6__ETC___d216)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d348)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d228)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_11);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d350)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d230)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_12);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d356)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d239)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_13);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d273)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_14, &__str_literal_15);
    if (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d252)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d273)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d245)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d358)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d218)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_rv_core_fromImem_rv_port1__read__30_BITS_6_ETC___d360)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_rv_core_fromImem_rv_port1__read__30_BITS_6_TO__ETC___d365)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_22);
    dollar_write(sim_hdl, this, "s,32,s", &__str_literal_23, DEF_instr__h6606, &__str_literal_24);
    dollar_write(sim_hdl, this, "s", &__str_literal_25);
    dollar_write(sim_hdl, this, "s", &__str_literal_26);
    dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_pc__h10942);
    dollar_write(sim_hdl, this, "s,5", &__str_literal_23, DEF_x__h7162);
    dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_rs1__h8165);
    dollar_write(sim_hdl, this, "s,5", &__str_literal_23, DEF_rs2_idx__h8164);
    dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_rs2__h8166);
    dollar_write(sim_hdl, this, "s", &__str_literal_25);
  }
  INST_rv_core_rv1.METH_write(DEF_rs1__h8165);
  INST_rv_core_rv2.METH_write(DEF_rs2__h8166);
  INST_rv_core_state.METH_write((tUInt8)2u);
}

void MOD_mktop_bsv::RL_rv_core_execute()
{
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d587;
  tUInt32 DEF_value__h10294;
  tUInt8 DEF_shift_amount__h9604;
  tUInt8 DEF_x__h11224;
  tUInt8 DEF_x__h11217;
  tUInt8 DEF_NOT_IF_rv_core_dInst_05_BITS_6_TO_4_14_EQ_0b11_ETC___d547;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d513;
  tUInt8 DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d452;
  tUInt8 DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d453;
  tUInt8 DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d454;
  tUInt8 DEF_rv_core_rv1_11_ULT_rv_core_rv2_03___d534;
  tUInt8 DEF_rv_core_rv1_11_SLT_rv_core_rv2_03___d530;
  tUInt8 DEF_rv_core_rv1_11_EQ_rv_core_rv2_03___d526;
  tUInt8 DEF_IF_rv_core_dInst_05_BITS_13_TO_12_90_EQ_0b0_91_ETC___d500;
  tUInt8 DEF_req_byte_en__h10101;
  tUInt32 DEF_value__h10296;
  tUInt32 DEF_x__h10899;
  tUInt8 DEF_IF_rv_core_dInst_05_BITS_14_TO_12_24_EQ_0b0_25_ETC___d540;
  tUInt32 DEF__theResult___snd__h10754;
  tUInt32 DEF_nextPC__h10737;
  tUInt32 DEF__theResult___snd__h10735;
  tUInt32 DEF_incPC__h10571;
  tUInt32 DEF__theResult___snd__h10669;
  tUInt8 DEF_rv_core_dInst_05_BITS_6_TO_4_14_EQ_0b110___d515;
  tUInt32 DEF_nextPc__h10554;
  tUInt32 DEF_rd_val__h11066;
  tUInt32 DEF_nextPC__h10671;
  tUInt32 DEF_data__h9536;
  tUInt8 DEF_rv_core_dInst_05_BIT_2___d516;
  tUInt8 DEF_rv_core_dInst_05_BIT_3___d517;
  tUInt8 DEF_rv_core_dInst_05_BIT_5___d489;
  tUInt8 DEF_rv_core_dInst_05_BIT_30___d551;
  tUInt8 DEF_offset__h9541;
  tUInt8 DEF_size__h9539;
  tUInt8 DEF_funct3__h10572;
  tUInt32 DEF_alu_src2__h11063;
  tUInt8 DEF_shamt__h11069;
  tUInt32 DEF_rs2_val__h10941;
  DEF_rv_core_dInst___d405 = INST_rv_core_dInst.METH_read();
  DEF_rv_core_dInst_05_BIT_6___d406 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 6u));
  DEF_rs2_val__h10941 = INST_rv_core_rv2.METH_read();
  DEF_rs1_val__h10940 = INST_rv_core_rv1.METH_read();
  DEF_pc__h10942 = INST_rv_core_pc.METH_read();
  DEF__read_inst__h9392 = (tUInt32)(DEF_rv_core_dInst___d405);
  DEF_x__h9677 = (tUInt32)(4095u & (DEF_rv_core_dInst___d405 >> 20u));
  DEF_rv_core_dInst_05_BITS_11_TO_7___d421 = (tUInt8)((tUInt8)31u & (DEF_rv_core_dInst___d405 >> 7u));
  DEF_rv_core_dInst_05_BITS_34_TO_32___d413 = (tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d405 >> 32u));
  DEF_funct3__h10572 = (tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d405 >> 12u));
  DEF_size__h9539 = (tUInt8)((tUInt8)3u & (DEF_rv_core_dInst___d405 >> 12u));
  DEF_rv_core_dInst_05_BIT_39___d468 = (tUInt8)(DEF_rv_core_dInst___d405 >> 39u);
  DEF_rv_core_dInst_05_BIT_38___d470 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 38u));
  DEF_rv_core_dInst_05_BIT_37___d472 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 37u));
  DEF_rv_core_dInst_05_BIT_36___d474 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 36u));
  DEF_rv_core_dInst_05_BIT_35___d412 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 35u));
  DEF_rv_core_dInst_05_BIT_31___d426 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 31u));
  DEF_rv_core_dInst_05_BIT_30___d551 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 30u));
  DEF_rv_core_dInst_05_BIT_5___d489 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 5u));
  DEF_rv_core_dInst_05_BIT_3___d517 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 3u));
  DEF_rv_core_dInst_05_BIT_2___d516 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 2u));
  DEF_rv_core_dInst_05_BITS_6_TO_4_14_EQ_0b110___d515 = ((tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d405 >> 4u))) == (tUInt8)6u;
  DEF_incPC__h10571 = DEF_pc__h10942 + 4u;
  DEF_rv_core_rv1_11_EQ_rv_core_rv2_03___d526 = DEF_rs1_val__h10940 == DEF_rs2_val__h10941;
  DEF_rv_core_rv1_11_SLT_rv_core_rv2_03___d530 = primSLT8(1u,
							  32u,
							  (tUInt32)(DEF_rs1_val__h10940),
							  32u,
							  (tUInt32)(DEF_rs2_val__h10941));
  DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433 = DEF_rv_core_dInst_05_BITS_34_TO_32___d413 == (tUInt8)3u;
  DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434 = DEF_rv_core_dInst_05_BIT_35___d412 && DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433;
  DEF_rv_core_rv1_11_ULT_rv_core_rv2_03___d534 = DEF_rs1_val__h10940 < DEF_rs2_val__h10941;
  switch (DEF_funct3__h10572) {
  case (tUInt8)0u:
    DEF_IF_rv_core_dInst_05_BITS_14_TO_12_24_EQ_0b0_25_ETC___d540 = DEF_rv_core_rv1_11_EQ_rv_core_rv2_03___d526;
    break;
  case (tUInt8)1u:
    DEF_IF_rv_core_dInst_05_BITS_14_TO_12_24_EQ_0b0_25_ETC___d540 = !DEF_rv_core_rv1_11_EQ_rv_core_rv2_03___d526;
    break;
  case (tUInt8)4u:
    DEF_IF_rv_core_dInst_05_BITS_14_TO_12_24_EQ_0b0_25_ETC___d540 = DEF_rv_core_rv1_11_SLT_rv_core_rv2_03___d530;
    break;
  case (tUInt8)5u:
    DEF_IF_rv_core_dInst_05_BITS_14_TO_12_24_EQ_0b0_25_ETC___d540 = !DEF_rv_core_rv1_11_SLT_rv_core_rv2_03___d530;
    break;
  case (tUInt8)6u:
    DEF_IF_rv_core_dInst_05_BITS_14_TO_12_24_EQ_0b0_25_ETC___d540 = DEF_rv_core_rv1_11_ULT_rv_core_rv2_03___d534;
    break;
  default:
    DEF_IF_rv_core_dInst_05_BITS_14_TO_12_24_EQ_0b0_25_ETC___d540 = !DEF_rv_core_rv1_11_ULT_rv_core_rv2_03___d534;
  }
  DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424 = DEF_rv_core_dInst_05_BITS_34_TO_32___d413 == (tUInt8)2u;
  DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425 = DEF_rv_core_dInst_05_BIT_35___d412 && DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424;
  DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408 = ((tUInt8)((tUInt8)3u & (DEF_rv_core_dInst___d405 >> 3u))) == (tUInt8)0u;
  DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 = !DEF_rv_core_dInst_05_BIT_6___d406 && DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408;
  DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418 = DEF_rv_core_dInst_05_BITS_34_TO_32___d413 == (tUInt8)1u;
  DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419 = DEF_rv_core_dInst_05_BIT_35___d412 && DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418;
  DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414 = DEF_rv_core_dInst_05_BITS_34_TO_32___d413 == (tUInt8)0u;
  DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415 = DEF_rv_core_dInst_05_BIT_35___d412 && DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414;
  DEF_NOT_rv_core_dInst_05_BIT_36_74___d475 = !DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 = !DEF_rv_core_dInst_05_BIT_39___d468;
  DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484 = DEF_rv_core_dInst_05_BIT_35___d412 && (!DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414 && (!DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418 && (!DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424 && !DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433)));
  DEF_NOT_rv_core_dInst_05_BIT_35_12___d476 = !DEF_rv_core_dInst_05_BIT_35___d412;
  DEF_NOT_rv_core_dInst_05_BIT_37_72___d473 = !DEF_rv_core_dInst_05_BIT_37___d472;
  DEF_NOT_rv_core_dInst_05_BIT_38_70___d471 = !DEF_rv_core_dInst_05_BIT_38___d470;
  DEF_x__h9954 = 2097151u & (((((((tUInt32)(DEF_rv_core_dInst_05_BIT_31___d426)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_rv_core_dInst___d405 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_rv_core_dInst___d405 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h9793 = 8191u & (((((((tUInt32)(DEF_rv_core_dInst_05_BIT_31___d426)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_rv_core_dInst___d405 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_rv_core_dInst___d405 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h9724 = 4095u & ((((tUInt32)((tUInt8)((tUInt8)127u & (DEF_rv_core_dInst___d405 >> 25u)))) << 5u) | (tUInt32)(DEF_rv_core_dInst_05_BITS_11_TO_7___d421));
  DEF_imm__h9534 = DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415 ? primSignExt32(32u,
												 12u,
												 (tUInt32)(DEF_x__h9677)) : (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419 ? primSignExt32(32u,
																									   12u,
																									   (tUInt32)(DEF_x__h9724)) : (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425 ? primSignExt32(32u,
																																						     13u,
																																						     (tUInt32)(DEF_x__h9793)) : (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434 ? ((tUInt32)(1048575u & (DEF_rv_core_dInst___d405 >> 12u))) << 12u : (DEF_rv_core_dInst_05_BIT_35___d412 && DEF_rv_core_dInst_05_BITS_34_TO_32___d413 == (tUInt8)4u ? primSignExt32(32u,
																																																																								   21u,
																																																																								   (tUInt32)(DEF_x__h9954)) : 0u))));
  DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450 = DEF_rs1_val__h10940 + DEF_imm__h9534;
  DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451 = (tUInt32)(DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450 >> 2u);
  DEF_alu_src2__h11063 = DEF_rv_core_dInst_05_BIT_5___d489 ? DEF_rs2_val__h10941 : DEF_imm__h9534;
  DEF_shamt__h11069 = (tUInt8)((tUInt8)31u & DEF_alu_src2__h11063);
  DEF_offset__h9541 = (tUInt8)((tUInt8)3u & DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450);
  DEF_nextPC__h10671 = DEF_pc__h10942 + DEF_imm__h9534;
  DEF_nextPC__h10737 = (((tUInt32)(DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF__theResult___snd__h10754 = DEF_IF_rv_core_dInst_05_BITS_14_TO_12_24_EQ_0b0_25_ETC___d540 ? DEF_nextPC__h10671 : DEF_incPC__h10571;
  DEF__theResult___snd__h10735 = DEF_rv_core_dInst_05_BIT_2___d516 && !DEF_rv_core_dInst_05_BIT_3___d517 ? DEF_nextPC__h10737 : DEF__theResult___snd__h10754;
  DEF__theResult___snd__h10669 = DEF_rv_core_dInst_05_BIT_2___d516 && DEF_rv_core_dInst_05_BIT_3___d517 ? DEF_nextPC__h10671 : DEF__theResult___snd__h10735;
  DEF_nextPc__h10554 = DEF_rv_core_dInst_05_BITS_6_TO_4_14_EQ_0b110___d515 ? DEF__theResult___snd__h10669 : DEF_incPC__h10571;
  switch (DEF_size__h9539) {
  case (tUInt8)0u:
    DEF_IF_rv_core_dInst_05_BITS_13_TO_12_90_EQ_0b0_91_ETC___d500 = primShiftL8(4u,
										4u,
										(tUInt8)1u,
										2u,
										(tUInt8)(DEF_offset__h9541));
    break;
  case (tUInt8)1u:
    DEF_IF_rv_core_dInst_05_BITS_13_TO_12_90_EQ_0b0_91_ETC___d500 = primShiftL8(4u,
										4u,
										(tUInt8)3u,
										2u,
										(tUInt8)(DEF_offset__h9541));
    break;
  case (tUInt8)2u:
    DEF_IF_rv_core_dInst_05_BITS_13_TO_12_90_EQ_0b0_91_ETC___d500 = primShiftL8(4u,
										4u,
										(tUInt8)15u,
										2u,
										(tUInt8)(DEF_offset__h9541));
    break;
  default:
    DEF_IF_rv_core_dInst_05_BITS_13_TO_12_90_EQ_0b0_91_ETC___d500 = (tUInt8)0u;
  }
  DEF_req_byte_en__h10101 = DEF_rv_core_dInst_05_BIT_5___d489 ? DEF_IF_rv_core_dInst_05_BITS_13_TO_12_90_EQ_0b0_91_ETC___d500 : (tUInt8)0u;
  DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d454 = DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451 == 1006649342u;
  DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d452 = DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451 == 1006649340u;
  DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d453 = DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451 == 1006649341u;
  DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d513 = DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 && (!DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d452 && (!DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d453 && !DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d454));
  DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488 = DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 && (DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d452 || (DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d453 || DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d454));
  DEF_NOT_IF_rv_core_dInst_05_BITS_6_TO_4_14_EQ_0b11_ETC___d547 = !(DEF_nextPc__h10554 == DEF_incPC__h10571);
  DEF_x__h11217 = primSLT8(1u,
			   32u,
			   (tUInt32)(DEF_rs1_val__h10940),
			   32u,
			   (tUInt32)(DEF_alu_src2__h11063));
  DEF_x__h11224 = DEF_rs1_val__h10940 < DEF_alu_src2__h11063;
  switch (DEF_funct3__h10572) {
  case (tUInt8)0u:
    DEF_rd_val__h11066 = DEF_rv_core_dInst_05_BIT_5___d489 && DEF_rv_core_dInst_05_BIT_30___d551 ? DEF_rs1_val__h10940 - DEF_alu_src2__h11063 : DEF_rs1_val__h10940 + DEF_alu_src2__h11063;
    break;
  case (tUInt8)1u:
    DEF_rd_val__h11066 = primShiftL32(32u,
				      32u,
				      (tUInt32)(DEF_rs1_val__h10940),
				      5u,
				      (tUInt8)(DEF_shamt__h11069));
    break;
  case (tUInt8)2u:
    DEF_rd_val__h11066 = (tUInt32)(DEF_x__h11217);
    break;
  case (tUInt8)3u:
    DEF_rd_val__h11066 = (tUInt32)(DEF_x__h11224);
    break;
  case (tUInt8)4u:
    DEF_rd_val__h11066 = DEF_rs1_val__h10940 ^ DEF_alu_src2__h11063;
    break;
  case (tUInt8)5u:
    DEF_rd_val__h11066 = DEF_rv_core_dInst_05_BIT_30___d551 ? primShiftRA32(32u,
									    32u,
									    (tUInt32)(DEF_rs1_val__h10940),
									    5u,
									    (tUInt8)(DEF_shamt__h11069)) : primShiftR32(32u,
															32u,
															(tUInt32)(DEF_rs1_val__h10940),
															5u,
															(tUInt8)(DEF_shamt__h11069));
    break;
  case (tUInt8)6u:
    DEF_rd_val__h11066 = DEF_rs1_val__h10940 | DEF_alu_src2__h11063;
    break;
  case (tUInt8)7u:
    DEF_rd_val__h11066 = DEF_rs1_val__h10940 & DEF_alu_src2__h11063;
    break;
  default:
    DEF_rd_val__h11066 = 0u;
  }
  DEF_data__h9536 = DEF_rv_core_dInst_05_BIT_2___d516 && DEF_rv_core_dInst_05_BIT_5___d489 ? DEF_imm__h9534 : (DEF_rv_core_dInst_05_BIT_2___d516 && !DEF_rv_core_dInst_05_BIT_5___d489 ? DEF_nextPC__h10671 : DEF_rd_val__h11066);
  DEF_shift_amount__h9604 = (tUInt8)31u & (DEF_offset__h9541 << 3u);
  DEF_value__h10296 = primShiftL32(32u,
				   32u,
				   (tUInt32)(DEF_rs2_val__h10941),
				   5u,
				   (tUInt8)(DEF_shift_amount__h9604));
  DEF_x__h10899 = DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 ? DEF_value__h10296 : (DEF_rv_core_dInst_05_BITS_6_TO_4_14_EQ_0b110___d515 ? DEF_incPC__h10571 : DEF_data__h9536);
  DEF_value__h10294 = (DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451 << 2u) | (tUInt32)((tUInt8)0u);
  DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507.set_bits_in_word((tUInt8)1u,
										  2u,
										  4u,
										  1u).set_bits_in_word(DEF_req_byte_en__h10101,
												       2u,
												       0u,
												       4u).set_whole_word(DEF_value__h10294,
															  1u).set_whole_word(DEF_value__h10296,
																	     0u);
  DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d587 = (tUInt8)63u & (((((DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 && (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 14u))) << 5u) | (DEF_size__h9539 << 3u)) | (DEF_offset__h9541 << 1u)) | DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_27);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_rv_core_dInst_05_BIT_39___d468)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_rv_core_dInst_05_BIT_38___d470)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_38_70___d471)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_11);
    if (DEF_rv_core_dInst_05_BIT_37___d472)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_37_72___d473)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_12);
    if (DEF_rv_core_dInst_05_BIT_36___d474)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_36_74___d475)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_13);
    if (DEF_rv_core_dInst_05_BIT_35___d412)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_rv_core_dInst_05_BIT_35_12___d476)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_14, &__str_literal_15);
    if (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_rv_core_dInst_05_BIT_35_12___d476)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_22);
    dollar_write(sim_hdl, this, "s,32,s", &__str_literal_23, DEF__read_inst__h9392, &__str_literal_24);
    dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_29, &__str_literal_30);
    if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_23, DEF_req_byte_en__h10101);
    if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_31);
    if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_value__h10294);
    if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_32);
    if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488)
      dollar_write(sim_hdl, this, "s,32,s", &__str_literal_23, DEF_value__h10296, &__str_literal_24);
    if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
  }
  if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d488)
    INST_rv_core_toMMIO_rv.METH_port0__write(DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507);
  if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d513)
    INST_rv_core_toDmem_rv.METH_port0__write(DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_rv_core_dInst_05_BITS_6_TO_4_14_EQ_0b11_ETC___d547)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_NOT_IF_rv_core_dInst_05_BITS_6_TO_4_14_EQ_0b11_ETC___d547)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_nextPc__h10554);
    if (DEF_NOT_IF_rv_core_dInst_05_BITS_6_TO_4_14_EQ_0b11_ETC___d547)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_pc__h10942);
    if (DEF_NOT_IF_rv_core_dInst_05_BITS_6_TO_4_14_EQ_0b11_ETC___d547)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
  }
  INST_rv_core_pc.METH_write(DEF_nextPc__h10554);
  INST_rv_core_rvd.METH_write(DEF_x__h10899);
  INST_rv_core_state.METH_write((tUInt8)3u);
  INST_rv_core_mem_business.METH_write(DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d587);
}

void MOD_mktop_bsv::RL_rv_core_writeback()
{
  tUInt8 DEF_x__h11746;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d614;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d616;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d623;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d628;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d627;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d626;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d625;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d617;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d619;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d621;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d622;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d618;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d620;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d624;
  tUInt8 DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d629;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_0_49_AND_r_ETC___d652;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_1_53_AND_r_ETC___d654;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_2_55_AND_r_ETC___d656;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_3_57_AND_r_ETC___d658;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_4_59_AND_r_ETC___d660;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_5_61_AND_r_ETC___d662;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_6_63_AND_r_ETC___d664;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_7_65_AND_r_ETC___d666;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_8_67_AND_r_ETC___d668;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_9_69_AND_r_ETC___d670;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_10_71_AND__ETC___d672;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_11_73_AND__ETC___d674;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_12_75_AND__ETC___d676;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_13_77_AND__ETC___d678;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_14_79_AND__ETC___d680;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_15_81_AND__ETC___d682;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_16_83_AND__ETC___d684;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_17_85_AND__ETC___d686;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_18_87_AND__ETC___d688;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_19_89_AND__ETC___d690;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_20_91_AND__ETC___d692;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_21_93_AND__ETC___d694;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_22_95_AND__ETC___d696;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_23_97_AND__ETC___d698;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_24_99_AND__ETC___d700;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_25_01_AND__ETC___d702;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_26_03_AND__ETC___d704;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_27_05_AND__ETC___d706;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_28_07_AND__ETC___d708;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_29_09_AND__ETC___d710;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_30_11_AND__ETC___d712;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_31_13_AND__ETC___d714;
  tUInt8 DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_0___d649;
  tUInt32 DEF_v__h11369;
  tUInt32 DEF_v__h11425;
  tUInt32 DEF_mem_data__h11697;
  tUInt8 DEF__read_offset__h11441;
  tUInt8 DEF_x__h11716;
  tUInt32 DEF_mem_data__h11698;
  tUInt32 DEF_x__h11774;
  tUInt32 DEF_x_first_data__h11566;
  tUInt32 DEF_x_first_data__h11681;
  tUInt32 DEF_data__h11364;
  DEF_rv_core_fromMMIO_rv_port1__read____d598 = INST_rv_core_fromMMIO_rv.METH_port1__read();
  DEF_rv_core_fromDmem_rv_port1__read____d600 = INST_rv_core_fromDmem_rv.METH_port1__read();
  DEF_rv_core_dInst___d405 = INST_rv_core_dInst.METH_read();
  DEF_rv_core_dInst_05_BIT_6___d406 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 6u));
  DEF_data__h11364 = INST_rv_core_rvd.METH_read();
  DEF_rv_core_mem_business___d588 = INST_rv_core_mem_business.METH_read();
  DEF_rv_core_mem_business_88_BIT_0___d597 = (tUInt8)((tUInt8)1u & DEF_rv_core_mem_business___d588);
  DEF_x_first_data__h11681 = DEF_rv_core_fromDmem_rv_port1__read____d600.get_whole_word(0u);
  DEF_x_first_data__h11566 = DEF_rv_core_fromMMIO_rv_port1__read____d598.get_whole_word(0u);
  DEF__read_inst__h9392 = (tUInt32)(DEF_rv_core_dInst___d405);
  DEF_rv_core_dInst_05_BITS_11_TO_7___d421 = (tUInt8)((tUInt8)31u & (DEF_rv_core_dInst___d405 >> 7u));
  DEF_rv_core_dInst_05_BITS_34_TO_32___d413 = (tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d405 >> 32u));
  DEF_rv_core_mem_business_88_BITS_5_TO_3___d589 = (tUInt8)(DEF_rv_core_mem_business___d588 >> 3u);
  DEF__read_offset__h11441 = (tUInt8)((tUInt8)3u & (DEF_rv_core_mem_business___d588 >> 1u));
  DEF_rv_core_dInst_05_BIT_39___d468 = (tUInt8)(DEF_rv_core_dInst___d405 >> 39u);
  DEF_rv_core_dInst_05_BIT_38___d470 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 38u));
  DEF_rv_core_dInst_05_BIT_37___d472 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 37u));
  DEF_rv_core_dInst_05_BIT_36___d474 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 36u));
  DEF_rv_core_dInst_05_BIT_35___d412 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d405 >> 35u));
  DEF_mem_data__h11697 = DEF_rv_core_mem_business_88_BIT_0___d597 ? DEF_x_first_data__h11566 : DEF_x_first_data__h11681;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_0___d649 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)0u;
  DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433 = DEF_rv_core_dInst_05_BITS_34_TO_32___d413 == (tUInt8)3u;
  DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434 = DEF_rv_core_dInst_05_BIT_35___d412 && DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433;
  DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424 = DEF_rv_core_dInst_05_BITS_34_TO_32___d413 == (tUInt8)2u;
  DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425 = DEF_rv_core_dInst_05_BIT_35___d412 && DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424;
  DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418 = DEF_rv_core_dInst_05_BITS_34_TO_32___d413 == (tUInt8)1u;
  DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419 = DEF_rv_core_dInst_05_BIT_35___d412 && DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418;
  DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414 = DEF_rv_core_dInst_05_BITS_34_TO_32___d413 == (tUInt8)0u;
  DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415 = DEF_rv_core_dInst_05_BIT_35___d412 && DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414;
  DEF_NOT_rv_core_dInst_05_BIT_36_74___d475 = !DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408 = ((tUInt8)((tUInt8)3u & (DEF_rv_core_dInst___d405 >> 3u))) == (tUInt8)0u;
  DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 = !DEF_rv_core_dInst_05_BIT_6___d406 && DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_31_13_AND__ETC___d714 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)31u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_29_09_AND__ETC___d710 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)29u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_30_11_AND__ETC___d712 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)30u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_28_07_AND__ETC___d708 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)28u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_27_05_AND__ETC___d706 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)27u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_26_03_AND__ETC___d704 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)26u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_25_01_AND__ETC___d702 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)25u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_24_99_AND__ETC___d700 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)24u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_23_97_AND__ETC___d698 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)23u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_22_95_AND__ETC___d696 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)22u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_21_93_AND__ETC___d694 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)21u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_17_85_AND__ETC___d686 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)17u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_20_91_AND__ETC___d692 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)20u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_19_89_AND__ETC___d690 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)19u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_18_87_AND__ETC___d688 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)18u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_16_83_AND__ETC___d684 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)16u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_15_81_AND__ETC___d682 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)15u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_14_79_AND__ETC___d680 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)14u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_12_75_AND__ETC___d676 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)12u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_13_77_AND__ETC___d678 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)13u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_11_73_AND__ETC___d674 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)11u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_10_71_AND__ETC___d672 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)10u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_9_69_AND_r_ETC___d670 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)9u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_5_61_AND_r_ETC___d662 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)5u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_8_67_AND_r_ETC___d668 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)8u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_7_65_AND_r_ETC___d666 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)7u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_6_63_AND_r_ETC___d664 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)6u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_4_59_AND_r_ETC___d660 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)4u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_3_57_AND_r_ETC___d658 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)3u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_2_55_AND_r_ETC___d656 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)2u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_1_53_AND_r_ETC___d654 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421 == (tUInt8)1u && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_0_49_AND_r_ETC___d652 = DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_0___d649 && (DEF_rv_core_dInst_05_BIT_36___d474 && !DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_0___d649);
  DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 = !DEF_rv_core_dInst_05_BIT_39___d468;
  DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484 = DEF_rv_core_dInst_05_BIT_35___d412 && (!DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414 && (!DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418 && (!DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424 && !DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433)));
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d629 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484;
  DEF_NOT_rv_core_dInst_05_BIT_35_12___d476 = !DEF_rv_core_dInst_05_BIT_35___d412;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d624 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_NOT_rv_core_dInst_05_BIT_35_12___d476;
  DEF_NOT_rv_core_dInst_05_BIT_37_72___d473 = !DEF_rv_core_dInst_05_BIT_37___d472;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d620 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_NOT_rv_core_dInst_05_BIT_37_72___d473;
  DEF_NOT_rv_core_dInst_05_BIT_38_70___d471 = !DEF_rv_core_dInst_05_BIT_38___d470;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d618 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_NOT_rv_core_dInst_05_BIT_38_70___d471;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d622 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_NOT_rv_core_dInst_05_BIT_36_74___d475;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d625 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d621 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_rv_core_dInst_05_BIT_36___d474;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d619 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_rv_core_dInst_05_BIT_37___d472;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d617 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_rv_core_dInst_05_BIT_38___d470;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d626 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d627 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d628 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434;
  DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d623 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 && DEF_rv_core_dInst_05_BIT_35___d412;
  DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d616 = DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 && !DEF_rv_core_mem_business_88_BIT_0___d597;
  DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d614 = DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 && DEF_rv_core_mem_business_88_BIT_0___d597;
  DEF_x__h11746 = (tUInt8)31u & (DEF__read_offset__h11441 << 3u);
  DEF_mem_data__h11698 = primShiftR32(32u,
				      32u,
				      (tUInt32)(DEF_mem_data__h11697),
				      5u,
				      (tUInt8)(DEF_x__h11746));
  DEF_x__h11774 = (tUInt32)(65535u & DEF_mem_data__h11698);
  DEF_x__h11716 = (tUInt8)((tUInt8)255u & DEF_mem_data__h11698);
  switch (DEF_rv_core_mem_business_88_BITS_5_TO_3___d589) {
  case (tUInt8)0u:
    DEF_v__h11425 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h11716));
    break;
  case (tUInt8)1u:
    DEF_v__h11425 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h11774));
    break;
  case (tUInt8)4u:
    DEF_v__h11425 = (tUInt32)(DEF_x__h11716);
    break;
  case (tUInt8)5u:
    DEF_v__h11425 = DEF_x__h11774;
    break;
  case (tUInt8)2u:
    DEF_v__h11425 = DEF_mem_data__h11698;
    break;
  default:
    DEF_v__h11425 = DEF_data__h11364;
  }
  DEF_v__h11369 = DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 ? DEF_v__h11425 : DEF_data__h11364;
  DEF__0_CONCAT_DONTCARE___d135.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  INST_rv_core_state.METH_write((tUInt8)0u);
  if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d614)
    INST_rv_core_fromMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d135);
  if (DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d616)
    INST_rv_core_fromDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d135);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s", &__str_literal_34);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_rv_core_dInst_05_BIT_39___d468)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_rv_core_dInst_05_BIT_38___d470)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_38_70___d471)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_11);
    if (DEF_rv_core_dInst_05_BIT_37___d472)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_37_72___d473)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_12);
    if (DEF_rv_core_dInst_05_BIT_36___d474)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_36_74___d475)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_13);
    if (DEF_rv_core_dInst_05_BIT_35___d412)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_rv_core_dInst_05_BIT_35_12___d476)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_14, &__str_literal_15);
    if (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_rv_core_dInst_05_BIT_35_12___d476)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_22);
    dollar_write(sim_hdl, this, "s,32,s", &__str_literal_23, DEF__read_inst__h9392, &__str_literal_24);
    dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d617)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d618)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_11);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d619)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d620)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_12);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d621)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d622)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_13);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d623)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d624)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_14, &__str_literal_15);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d625)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d626)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d627)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d628)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_rv_core__ETC___d629)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68_69_AND_NOT_rv_c_ETC___d624)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_22);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s,32,s", &__str_literal_23, DEF__read_inst__h9392, &__str_literal_24);
    if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
  }
  if (DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
    INST_rv_core_pc.METH_write(0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rv_core_dInst_05_BIT_36___d474)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_rv_core_dInst_05_BIT_36___d474)
      dollar_write(sim_hdl, this, "s,5", &__str_literal_23, DEF_rv_core_dInst_05_BITS_11_TO_7___d421);
    if (DEF_rv_core_dInst_05_BIT_36___d474)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_23, DEF_v__h11369);
    if (DEF_rv_core_dInst_05_BIT_36___d474)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
  }
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_0_49_AND_r_ETC___d652)
    INST_rv_core_rf_0.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_1_53_AND_r_ETC___d654)
    INST_rv_core_rf_1.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_2_55_AND_r_ETC___d656)
    INST_rv_core_rf_2.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_4_59_AND_r_ETC___d660)
    INST_rv_core_rf_4.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_3_57_AND_r_ETC___d658)
    INST_rv_core_rf_3.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_5_61_AND_r_ETC___d662)
    INST_rv_core_rf_5.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_6_63_AND_r_ETC___d664)
    INST_rv_core_rf_6.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_7_65_AND_r_ETC___d666)
    INST_rv_core_rf_7.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_8_67_AND_r_ETC___d668)
    INST_rv_core_rf_8.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_9_69_AND_r_ETC___d670)
    INST_rv_core_rf_9.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_10_71_AND__ETC___d672)
    INST_rv_core_rf_10.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_11_73_AND__ETC___d674)
    INST_rv_core_rf_11.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_12_75_AND__ETC___d676)
    INST_rv_core_rf_12.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_13_77_AND__ETC___d678)
    INST_rv_core_rf_13.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_15_81_AND__ETC___d682)
    INST_rv_core_rf_15.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_14_79_AND__ETC___d680)
    INST_rv_core_rf_14.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_16_83_AND__ETC___d684)
    INST_rv_core_rf_16.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_17_85_AND__ETC___d686)
    INST_rv_core_rf_17.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_18_87_AND__ETC___d688)
    INST_rv_core_rf_18.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_19_89_AND__ETC___d690)
    INST_rv_core_rf_19.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_20_91_AND__ETC___d692)
    INST_rv_core_rf_20.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_21_93_AND__ETC___d694)
    INST_rv_core_rf_21.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_23_97_AND__ETC___d698)
    INST_rv_core_rf_23.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_22_95_AND__ETC___d696)
    INST_rv_core_rf_22.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_24_99_AND__ETC___d700)
    INST_rv_core_rf_24.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_26_03_AND__ETC___d704)
    INST_rv_core_rf_26.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_25_01_AND__ETC___d702)
    INST_rv_core_rf_25.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_27_05_AND__ETC___d706)
    INST_rv_core_rf_27.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_28_07_AND__ETC___d708)
    INST_rv_core_rf_28.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_29_09_AND__ETC___d710)
    INST_rv_core_rf_29.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_30_11_AND__ETC___d712)
    INST_rv_core_rf_30.METH_write(DEF_v__h11369);
  if (DEF_rv_core_dInst_05_BITS_11_TO_7_21_EQ_31_13_AND__ETC___d714)
    INST_rv_core_rf_31.METH_write(DEF_v__h11369);
}

void MOD_mktop_bsv::RL_tic()
{
  tUInt32 DEF_x__h12632;
  tUInt32 DEF__read__h12582;
  DEF__read__h12582 = INST_cycle_count.METH_read();
  DEF_x__h12632 = DEF__read__h12582 + 1u;
  INST_cycle_count.METH_write(DEF_x__h12632);
}

void MOD_mktop_bsv::RL_requestI()
{
  tUInt8 DEF_NOT_rv_core_toImem_rv_port1__read__17_BITS_67__ETC___d727;
  tUInt8 DEF_x1__h12826;
  tUInt32 DEF_x2__h12827;
  tUInt32 DEF_x3__h12828;
  DEF_rv_core_toImem_rv_port1__read____d717 = INST_rv_core_toImem_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_rv_core_toImem_rv_port1__read____d717,
		      32u,
		      67u,
		      32u,
		      0u,
		      DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721);
  DEF_x3__h12828 = DEF_rv_core_toImem_rv_port1__read____d717.get_whole_word(0u);
  DEF_x2__h12827 = DEF_rv_core_toImem_rv_port1__read____d717.get_bits_in_word32(1u, 2u, 12u);
  DEF__0_CONCAT_DONTCARE___d135.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_x1__h12826 = DEF_rv_core_toImem_rv_port1__read____d717.get_bits_in_word8(2u, 0u, 4u);
  DEF_NOT_rv_core_toImem_rv_port1__read__17_BITS_67__ETC___d727 = (tUInt8)3u & ((!(DEF_x1__h12826 == (tUInt8)0u) << 1u) | (tUInt8)1u);
  INST_rv_core_toImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d135);
  INST_ireq.METH_write(DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721);
  INST_bram_memory.METH_b_put(DEF_x1__h12826, DEF_x2__h12827, DEF_x3__h12828);
  INST_bram_serverAdapterB_writeWithResp.METH_wset(DEF_NOT_rv_core_toImem_rv_port1__read__17_BITS_67__ETC___d727);
}

void MOD_mktop_bsv::RL_responseI()
{
  tUInt32 DEF_x__h13035;
  DEF_ireq___d735 = INST_ireq.METH_read();
  DEF_x__h13035 = INST_bram_serverAdapterB_outData_outData.METH_wget();
  DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | DEF_ireq___d735.get_bits_in_word8(2u,
																			0u,
																			4u)),
										  2u,
										  0u,
										  5u).build_concat((((tUInt64)(DEF_ireq___d735.get_whole_word(1u))) << 32u) | (tUInt64)(DEF_x__h13035),
												   0u,
												   64u);
  INST_bram_serverAdapterB_outData_deqCalled.METH_wset();
  INST_bram_serverAdapterB_cnt_2.METH_wset((tUInt8)7u);
  INST_rv_core_fromImem_rv.METH_port0__write(DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738);
}

void MOD_mktop_bsv::RL_requestD()
{
  tUInt8 DEF_NOT_rv_core_toDmem_rv_port1__read__39_BITS_67__ETC___d749;
  tUInt8 DEF_x1__h13228;
  tUInt32 DEF_x2__h13229;
  tUInt32 DEF_x3__h13230;
  DEF_rv_core_toDmem_rv_port1__read____d739 = INST_rv_core_toDmem_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_rv_core_toDmem_rv_port1__read____d739,
		      32u,
		      67u,
		      32u,
		      0u,
		      DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743);
  DEF_x3__h13230 = DEF_rv_core_toDmem_rv_port1__read____d739.get_whole_word(0u);
  DEF_x2__h13229 = DEF_rv_core_toDmem_rv_port1__read____d739.get_bits_in_word32(1u, 2u, 12u);
  DEF__0_CONCAT_DONTCARE___d135.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_x1__h13228 = DEF_rv_core_toDmem_rv_port1__read____d739.get_bits_in_word8(2u, 0u, 4u);
  DEF_NOT_rv_core_toDmem_rv_port1__read__39_BITS_67__ETC___d749 = (tUInt8)3u & ((!(DEF_x1__h13228 == (tUInt8)0u) << 1u) | (tUInt8)1u);
  INST_rv_core_toDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d135);
  INST_dreq.METH_write(DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743);
  INST_bram_memory.METH_a_put(DEF_x1__h13228, DEF_x2__h13229, DEF_x3__h13230);
  INST_bram_serverAdapterA_writeWithResp.METH_wset(DEF_NOT_rv_core_toDmem_rv_port1__read__39_BITS_67__ETC___d749);
}

void MOD_mktop_bsv::RL_responseD()
{
  tUInt32 DEF_x__h13432;
  DEF_dreq___d757 = INST_dreq.METH_read();
  DEF_x__h13432 = INST_bram_serverAdapterA_outData_outData.METH_wget();
  DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | DEF_dreq___d757.get_bits_in_word8(2u,
																			0u,
																			4u)),
										  2u,
										  0u,
										  5u).build_concat((((tUInt64)(DEF_dreq___d757.get_whole_word(1u))) << 32u) | (tUInt64)(DEF_x__h13432),
												   0u,
												   64u);
  INST_bram_serverAdapterA_outData_deqCalled.METH_wset();
  INST_bram_serverAdapterA_cnt_2.METH_wset((tUInt8)7u);
  INST_rv_core_fromDmem_rv.METH_port0__write(DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760);
}

void MOD_mktop_bsv::RL_requestMMIO()
{
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_6_ETC___d769;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d776;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d778;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d771;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d773;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__61_BITS_31_TO_0_ETC___d774;
  tUInt32 DEF_IF_rv_core_toMMIO_rv_port1__read__61_BITS_31_T_ETC___d775;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__61_BITS_7_TO_0___d772;
  tUInt32 DEF_rv_core_toMMIO_rv_port1__read__61_BITS_31_TO_0___d770;
  tUInt32 DEF_x__h13607;
  DEF_rv_core_toMMIO_rv_port1__read____d761 = INST_rv_core_toMMIO_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_rv_core_toMMIO_rv_port1__read____d761,
		      32u,
		      67u,
		      32u,
		      0u,
		      DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779);
  DEF_x__h13607 = DEF_rv_core_toMMIO_rv_port1__read____d761.get_whole_word(1u);
  DEF_rv_core_toMMIO_rv_port1__read__61_BITS_31_TO_0___d770 = DEF_rv_core_toMMIO_rv_port1__read____d761.get_whole_word(0u);
  DEF_rv_core_toMMIO_rv_port1__read__61_BITS_7_TO_0___d772 = DEF_rv_core_toMMIO_rv_port1__read____d761.get_bits_in_word8(0u,
															 0u,
															 8u);
  DEF_rv_core_toMMIO_rv_port1__read__61_BITS_31_TO_0_ETC___d774 = DEF_rv_core_toMMIO_rv_port1__read__61_BITS_31_TO_0___d770 == 0u;
  DEF_IF_rv_core_toMMIO_rv_port1__read__61_BITS_31_T_ETC___d775 = DEF_rv_core_toMMIO_rv_port1__read__61_BITS_31_TO_0_ETC___d774 ? 1u : 99u;
  DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d773 = DEF_x__h13607 == 4026597368u;
  DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d771 = DEF_x__h13607 == 4026597360u;
  DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d778 = DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d773 && !DEF_rv_core_toMMIO_rv_port1__read__61_BITS_31_TO_0_ETC___d774;
  DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d776 = DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d773 && DEF_rv_core_toMMIO_rv_port1__read__61_BITS_31_TO_0_ETC___d774;
  DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_6_ETC___d769 = DEF_rv_core_toMMIO_rv_port1__read____d761.get_bits_in_word8(2u,
															      0u,
															      4u) == (tUInt8)15u && DEF_x__h13607 == 4026597364u;
  DEF__0_CONCAT_DONTCARE___d135.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  INST_rv_core_toMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d135);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_6_ETC___d769)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32",
		    2147483650u,
		    &__str_literal_37,
		    DEF_rv_core_toMMIO_rv_port1__read__61_BITS_31_TO_0___d770);
    if (DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_6_ETC___d769)
      dollar_fflush("32", 2147483650u);
    if (DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d771)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,8",
		    2147483650u,
		    &__str_literal_38,
		    DEF_rv_core_toMMIO_rv_port1__read__61_BITS_7_TO_0___d772);
    if (DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d771)
      dollar_fflush("32", 2147483650u);
  }
  if (DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d773)
    INST_status.METH_write(DEF_IF_rv_core_toMMIO_rv_port1__read__61_BITS_31_T_ETC___d775);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d776)
      dollar_fdisplay(sim_hdl, this, "32,s", 2147483650u, &__str_literal_39);
    if (DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d778)
      dollar_fdisplay(sim_hdl,
		      this,
		      "32,s,32",
		      2147483650u,
		      &__str_literal_40,
		      DEF_rv_core_toMMIO_rv_port1__read__61_BITS_31_TO_0___d770);
    if (DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d773)
      dollar_fflush("32", 2147483650u);
    if (DEF_rv_core_toMMIO_rv_port1__read__61_BITS_63_TO_3_ETC___d773)
      dollar_finish(sim_hdl, "32", 1u);
  }
  INST_mmioreq.METH_enq(DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779);
}

void MOD_mktop_bsv::RL_responseMMIO()
{
  DEF_mmioreq_first____d785 = INST_mmioreq.METH_first();
  DEF__1_CONCAT_mmioreq_first__85___d786.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | DEF_mmioreq_first____d785.get_bits_in_word8(2u,
																	  0u,
																	  4u)),
							  2u,
							  0u,
							  5u).set_whole_word(DEF_mmioreq_first____d785.get_whole_word(1u),
									     1u).set_whole_word(DEF_mmioreq_first____d785.get_whole_word(0u),
												0u);
  INST_mmioreq.METH_deq();
  INST_rv_core_fromMMIO_rv.METH_port0__write(DEF__1_CONCAT_mmioreq_first__85___d786);
}


/* Methods */

tUInt32 MOD_mktop_bsv::METH_getStatus()
{
  tUInt32 DEF_getStatus__avValue1;
  tUInt32 PORT_getStatus;
  PORT_EN_getStatus = (tUInt8)1u;
  DEF_WILL_FIRE_getStatus = (tUInt8)1u;
  DEF_getStatus__avValue1 = INST_status.METH_read();
  PORT_getStatus = DEF_getStatus__avValue1;
  return PORT_getStatus;
}

tUInt8 MOD_mktop_bsv::METH_RDY_getStatus()
{
  tUInt8 PORT_RDY_getStatus;
  tUInt8 DEF_CAN_FIRE_getStatus;
  DEF_CAN_FIRE_getStatus = (tUInt8)1u;
  PORT_RDY_getStatus = DEF_CAN_FIRE_getStatus;
  return PORT_RDY_getStatus;
}


/* Reset routines */

void MOD_mktop_bsv::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_status.reset_RST(ARG_rst_in);
  INST_rv_core_toMMIO_rv.reset_RST(ARG_rst_in);
  INST_rv_core_toImem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_toDmem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_state.reset_RST(ARG_rst_in);
  INST_rv_core_starting.reset_RST(ARG_rst_in);
  INST_rv_core_rvd.reset_RST(ARG_rst_in);
  INST_rv_core_rv2.reset_RST(ARG_rst_in);
  INST_rv_core_rv1.reset_RST(ARG_rst_in);
  INST_rv_core_rf_9.reset_RST(ARG_rst_in);
  INST_rv_core_rf_8.reset_RST(ARG_rst_in);
  INST_rv_core_rf_7.reset_RST(ARG_rst_in);
  INST_rv_core_rf_6.reset_RST(ARG_rst_in);
  INST_rv_core_rf_5.reset_RST(ARG_rst_in);
  INST_rv_core_rf_4.reset_RST(ARG_rst_in);
  INST_rv_core_rf_31.reset_RST(ARG_rst_in);
  INST_rv_core_rf_30.reset_RST(ARG_rst_in);
  INST_rv_core_rf_3.reset_RST(ARG_rst_in);
  INST_rv_core_rf_29.reset_RST(ARG_rst_in);
  INST_rv_core_rf_28.reset_RST(ARG_rst_in);
  INST_rv_core_rf_27.reset_RST(ARG_rst_in);
  INST_rv_core_rf_26.reset_RST(ARG_rst_in);
  INST_rv_core_rf_25.reset_RST(ARG_rst_in);
  INST_rv_core_rf_24.reset_RST(ARG_rst_in);
  INST_rv_core_rf_23.reset_RST(ARG_rst_in);
  INST_rv_core_rf_22.reset_RST(ARG_rst_in);
  INST_rv_core_rf_21.reset_RST(ARG_rst_in);
  INST_rv_core_rf_20.reset_RST(ARG_rst_in);
  INST_rv_core_rf_2.reset_RST(ARG_rst_in);
  INST_rv_core_rf_19.reset_RST(ARG_rst_in);
  INST_rv_core_rf_18.reset_RST(ARG_rst_in);
  INST_rv_core_rf_17.reset_RST(ARG_rst_in);
  INST_rv_core_rf_16.reset_RST(ARG_rst_in);
  INST_rv_core_rf_15.reset_RST(ARG_rst_in);
  INST_rv_core_rf_14.reset_RST(ARG_rst_in);
  INST_rv_core_rf_13.reset_RST(ARG_rst_in);
  INST_rv_core_rf_12.reset_RST(ARG_rst_in);
  INST_rv_core_rf_11.reset_RST(ARG_rst_in);
  INST_rv_core_rf_10.reset_RST(ARG_rst_in);
  INST_rv_core_rf_1.reset_RST(ARG_rst_in);
  INST_rv_core_rf_0.reset_RST(ARG_rst_in);
  INST_rv_core_pc.reset_RST(ARG_rst_in);
  INST_rv_core_mem_business.reset_RST(ARG_rst_in);
  INST_rv_core_lfh.reset_RST(ARG_rst_in);
  INST_rv_core_fromMMIO_rv.reset_RST(ARG_rst_in);
  INST_rv_core_fromImem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_fromDmem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_dInst.reset_RST(ARG_rst_in);
  INST_mmioreq.reset_RST(ARG_rst_in);
  INST_cycle_count.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_s1.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_outDataCore.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_cnt.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_s1.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_outDataCore.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_cnt.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mktop_bsv::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mktop_bsv::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_bram_memory.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_2.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_3.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outDataCore.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_deqCalled.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_enqData.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_outData.dump_state(indent + 2u);
  INST_bram_serverAdapterA_s1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_s1_1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_writeWithResp.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_2.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_3.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outDataCore.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_deqCalled.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_enqData.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_outData.dump_state(indent + 2u);
  INST_bram_serverAdapterB_s1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_s1_1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_writeWithResp.dump_state(indent + 2u);
  INST_cycle_count.dump_state(indent + 2u);
  INST_dreq.dump_state(indent + 2u);
  INST_ireq.dump_state(indent + 2u);
  INST_mmioreq.dump_state(indent + 2u);
  INST_rv_core_dInst.dump_state(indent + 2u);
  INST_rv_core_fromDmem_rv.dump_state(indent + 2u);
  INST_rv_core_fromImem_rv.dump_state(indent + 2u);
  INST_rv_core_fromMMIO_rv.dump_state(indent + 2u);
  INST_rv_core_lfh.dump_state(indent + 2u);
  INST_rv_core_mem_business.dump_state(indent + 2u);
  INST_rv_core_pc.dump_state(indent + 2u);
  INST_rv_core_rf_0.dump_state(indent + 2u);
  INST_rv_core_rf_1.dump_state(indent + 2u);
  INST_rv_core_rf_10.dump_state(indent + 2u);
  INST_rv_core_rf_11.dump_state(indent + 2u);
  INST_rv_core_rf_12.dump_state(indent + 2u);
  INST_rv_core_rf_13.dump_state(indent + 2u);
  INST_rv_core_rf_14.dump_state(indent + 2u);
  INST_rv_core_rf_15.dump_state(indent + 2u);
  INST_rv_core_rf_16.dump_state(indent + 2u);
  INST_rv_core_rf_17.dump_state(indent + 2u);
  INST_rv_core_rf_18.dump_state(indent + 2u);
  INST_rv_core_rf_19.dump_state(indent + 2u);
  INST_rv_core_rf_2.dump_state(indent + 2u);
  INST_rv_core_rf_20.dump_state(indent + 2u);
  INST_rv_core_rf_21.dump_state(indent + 2u);
  INST_rv_core_rf_22.dump_state(indent + 2u);
  INST_rv_core_rf_23.dump_state(indent + 2u);
  INST_rv_core_rf_24.dump_state(indent + 2u);
  INST_rv_core_rf_25.dump_state(indent + 2u);
  INST_rv_core_rf_26.dump_state(indent + 2u);
  INST_rv_core_rf_27.dump_state(indent + 2u);
  INST_rv_core_rf_28.dump_state(indent + 2u);
  INST_rv_core_rf_29.dump_state(indent + 2u);
  INST_rv_core_rf_3.dump_state(indent + 2u);
  INST_rv_core_rf_30.dump_state(indent + 2u);
  INST_rv_core_rf_31.dump_state(indent + 2u);
  INST_rv_core_rf_4.dump_state(indent + 2u);
  INST_rv_core_rf_5.dump_state(indent + 2u);
  INST_rv_core_rf_6.dump_state(indent + 2u);
  INST_rv_core_rf_7.dump_state(indent + 2u);
  INST_rv_core_rf_8.dump_state(indent + 2u);
  INST_rv_core_rf_9.dump_state(indent + 2u);
  INST_rv_core_rv1.dump_state(indent + 2u);
  INST_rv_core_rv2.dump_state(indent + 2u);
  INST_rv_core_rvd.dump_state(indent + 2u);
  INST_rv_core_starting.dump_state(indent + 2u);
  INST_rv_core_state.dump_state(indent + 2u);
  INST_rv_core_toDmem_rv.dump_state(indent + 2u);
  INST_rv_core_toImem_rv.dump_state(indent + 2u);
  INST_rv_core_toMMIO_rv.dump_state(indent + 2u);
  INST_status.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mktop_bsv::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 155u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_05_BIT_35_12___d476", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_05_BIT_36_74___d475", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_05_BIT_37_72___d473", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_05_BIT_38_70___d471", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_05_BIT_39_68___d469", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_getStatus", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d135", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_16_CONCAT_rv_core_pc_28_CONCAT_0___d129", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_mmioreq_first__85___d786", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_inst__h9392", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h2173", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h927", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_1_whas____d20", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_2_whas____d21", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_3_whas____d23", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_s1_0_BIT_0___d51", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_s1___d50", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_1_whas____d79", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_2_whas____d80", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_3_whas____d82", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_s1_09_BIT_0___d110", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_s1___d109", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dreq___d757", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imm__h9534", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ireq___d735", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mmioreq_first____d785", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pc__h10942", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs1_val__h10940", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BITS_11_TO_7___d421", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BITS_34_TO_32___d413", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_31___d426", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_35___d412", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_36___d474", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_37___d472", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_38___d470", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_39___d468", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_05_BIT_6___d406", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst___d405", 40u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromDmem_rv_port0__read____d752", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromDmem_rv_port1__read____d600", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromImem_rv_port0__read____d730", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromImem_rv_port1__read____d130", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromMMIO_rv_port0__read____d781", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromMMIO_rv_port1__read____d598", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_mem_business_88_BITS_5_TO_3___d589", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_mem_business_88_BIT_0___d597", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_mem_business___d588", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toDmem_rv_port0__read____d460", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toDmem_rv_port1__read____d739", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toImem_rv_port0__read____d119", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toImem_rv_port1__read____d717", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toMMIO_rv_port0__read____d457", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toMMIO_rv_port1__read____d761", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1813", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h565", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9677", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9724", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9793", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9954", 21u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_getStatus", 1u);
  num = INST_bram_memory.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_2.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_3.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outDataCore.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_deqCalled.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_enqData.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_outData.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_s1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_s1_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_writeWithResp.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_2.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_3.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outDataCore.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_deqCalled.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_enqData.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_outData.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_s1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_s1_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_writeWithResp.dump_VCD_defs(num);
  num = INST_cycle_count.dump_VCD_defs(num);
  num = INST_dreq.dump_VCD_defs(num);
  num = INST_ireq.dump_VCD_defs(num);
  num = INST_mmioreq.dump_VCD_defs(num);
  num = INST_rv_core_dInst.dump_VCD_defs(num);
  num = INST_rv_core_fromDmem_rv.dump_VCD_defs(num);
  num = INST_rv_core_fromImem_rv.dump_VCD_defs(num);
  num = INST_rv_core_fromMMIO_rv.dump_VCD_defs(num);
  num = INST_rv_core_lfh.dump_VCD_defs(num);
  num = INST_rv_core_mem_business.dump_VCD_defs(num);
  num = INST_rv_core_pc.dump_VCD_defs(num);
  num = INST_rv_core_rf_0.dump_VCD_defs(num);
  num = INST_rv_core_rf_1.dump_VCD_defs(num);
  num = INST_rv_core_rf_10.dump_VCD_defs(num);
  num = INST_rv_core_rf_11.dump_VCD_defs(num);
  num = INST_rv_core_rf_12.dump_VCD_defs(num);
  num = INST_rv_core_rf_13.dump_VCD_defs(num);
  num = INST_rv_core_rf_14.dump_VCD_defs(num);
  num = INST_rv_core_rf_15.dump_VCD_defs(num);
  num = INST_rv_core_rf_16.dump_VCD_defs(num);
  num = INST_rv_core_rf_17.dump_VCD_defs(num);
  num = INST_rv_core_rf_18.dump_VCD_defs(num);
  num = INST_rv_core_rf_19.dump_VCD_defs(num);
  num = INST_rv_core_rf_2.dump_VCD_defs(num);
  num = INST_rv_core_rf_20.dump_VCD_defs(num);
  num = INST_rv_core_rf_21.dump_VCD_defs(num);
  num = INST_rv_core_rf_22.dump_VCD_defs(num);
  num = INST_rv_core_rf_23.dump_VCD_defs(num);
  num = INST_rv_core_rf_24.dump_VCD_defs(num);
  num = INST_rv_core_rf_25.dump_VCD_defs(num);
  num = INST_rv_core_rf_26.dump_VCD_defs(num);
  num = INST_rv_core_rf_27.dump_VCD_defs(num);
  num = INST_rv_core_rf_28.dump_VCD_defs(num);
  num = INST_rv_core_rf_29.dump_VCD_defs(num);
  num = INST_rv_core_rf_3.dump_VCD_defs(num);
  num = INST_rv_core_rf_30.dump_VCD_defs(num);
  num = INST_rv_core_rf_31.dump_VCD_defs(num);
  num = INST_rv_core_rf_4.dump_VCD_defs(num);
  num = INST_rv_core_rf_5.dump_VCD_defs(num);
  num = INST_rv_core_rf_6.dump_VCD_defs(num);
  num = INST_rv_core_rf_7.dump_VCD_defs(num);
  num = INST_rv_core_rf_8.dump_VCD_defs(num);
  num = INST_rv_core_rf_9.dump_VCD_defs(num);
  num = INST_rv_core_rv1.dump_VCD_defs(num);
  num = INST_rv_core_rv2.dump_VCD_defs(num);
  num = INST_rv_core_rvd.dump_VCD_defs(num);
  num = INST_rv_core_starting.dump_VCD_defs(num);
  num = INST_rv_core_state.dump_VCD_defs(num);
  num = INST_rv_core_toDmem_rv.dump_VCD_defs(num);
  num = INST_rv_core_toImem_rv.dump_VCD_defs(num);
  num = INST_rv_core_toMMIO_rv.dump_VCD_defs(num);
  num = INST_status.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mktop_bsv::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_bsv &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mktop_bsv::vcd_defs(tVCDDumpType dt, MOD_mktop_bsv &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 40u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 21u);
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_rv_core_dInst_05_BIT_35_12___d476) != DEF_NOT_rv_core_dInst_05_BIT_35_12___d476)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_05_BIT_35_12___d476, 1u);
	backing.DEF_NOT_rv_core_dInst_05_BIT_35_12___d476 = DEF_NOT_rv_core_dInst_05_BIT_35_12___d476;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_05_BIT_36_74___d475) != DEF_NOT_rv_core_dInst_05_BIT_36_74___d475)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_05_BIT_36_74___d475, 1u);
	backing.DEF_NOT_rv_core_dInst_05_BIT_36_74___d475 = DEF_NOT_rv_core_dInst_05_BIT_36_74___d475;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_05_BIT_37_72___d473) != DEF_NOT_rv_core_dInst_05_BIT_37_72___d473)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_05_BIT_37_72___d473, 1u);
	backing.DEF_NOT_rv_core_dInst_05_BIT_37_72___d473 = DEF_NOT_rv_core_dInst_05_BIT_37_72___d473;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_05_BIT_38_70___d471) != DEF_NOT_rv_core_dInst_05_BIT_38_70___d471)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_05_BIT_38_70___d471, 1u);
	backing.DEF_NOT_rv_core_dInst_05_BIT_38_70___d471 = DEF_NOT_rv_core_dInst_05_BIT_38_70___d471;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_05_BIT_39_68___d469) != DEF_NOT_rv_core_dInst_05_BIT_39_68___d469)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_05_BIT_39_68___d469, 1u);
	backing.DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487) != DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487, 1u);
	backing.DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 = DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_getStatus) != DEF_WILL_FIRE_getStatus)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_getStatus, 1u);
	backing.DEF_WILL_FIRE_getStatus = DEF_WILL_FIRE_getStatus;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d135) != DEF__0_CONCAT_DONTCARE___d135)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d135, 69u);
	backing.DEF__0_CONCAT_DONTCARE___d135 = DEF__0_CONCAT_DONTCARE___d135;
      }
      ++num;
      if ((backing.DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129) != DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129)
      {
	vcd_write_val(sim_hdl, num, DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129, 69u);
	backing.DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129 = DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507) != DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507, 69u);
	backing.DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507 = DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760) != DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760, 69u);
	backing.DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760 = DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738) != DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738, 69u);
	backing.DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738 = DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_mmioreq_first__85___d786) != DEF__1_CONCAT_mmioreq_first__85___d786)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_mmioreq_first__85___d786, 69u);
	backing.DEF__1_CONCAT_mmioreq_first__85___d786 = DEF__1_CONCAT_mmioreq_first__85___d786;
      }
      ++num;
      if ((backing.DEF__read_inst__h9392) != DEF__read_inst__h9392)
      {
	vcd_write_val(sim_hdl, num, DEF__read_inst__h9392, 32u);
	backing.DEF__read_inst__h9392 = DEF__read_inst__h9392;
      }
      ++num;
      if ((backing.DEF_b__h2173) != DEF_b__h2173)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h2173, 3u);
	backing.DEF_b__h2173 = DEF_b__h2173;
      }
      ++num;
      if ((backing.DEF_b__h927) != DEF_b__h927)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h927, 3u);
	backing.DEF_b__h927 = DEF_b__h927;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_1_whas____d20) != DEF_bram_serverAdapterA_cnt_1_whas____d20)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_1_whas____d20, 1u);
	backing.DEF_bram_serverAdapterA_cnt_1_whas____d20 = DEF_bram_serverAdapterA_cnt_1_whas____d20;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_2_whas____d21) != DEF_bram_serverAdapterA_cnt_2_whas____d21)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_2_whas____d21, 1u);
	backing.DEF_bram_serverAdapterA_cnt_2_whas____d21 = DEF_bram_serverAdapterA_cnt_2_whas____d21;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_3_whas____d23) != DEF_bram_serverAdapterA_cnt_3_whas____d23)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_3_whas____d23, 1u);
	backing.DEF_bram_serverAdapterA_cnt_3_whas____d23 = DEF_bram_serverAdapterA_cnt_3_whas____d23;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_s1_0_BIT_0___d51) != DEF_bram_serverAdapterA_s1_0_BIT_0___d51)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_s1_0_BIT_0___d51, 1u);
	backing.DEF_bram_serverAdapterA_s1_0_BIT_0___d51 = DEF_bram_serverAdapterA_s1_0_BIT_0___d51;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_s1___d50) != DEF_bram_serverAdapterA_s1___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_s1___d50, 2u);
	backing.DEF_bram_serverAdapterA_s1___d50 = DEF_bram_serverAdapterA_s1___d50;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_1_whas____d79) != DEF_bram_serverAdapterB_cnt_1_whas____d79)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_1_whas____d79, 1u);
	backing.DEF_bram_serverAdapterB_cnt_1_whas____d79 = DEF_bram_serverAdapterB_cnt_1_whas____d79;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_2_whas____d80) != DEF_bram_serverAdapterB_cnt_2_whas____d80)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_2_whas____d80, 1u);
	backing.DEF_bram_serverAdapterB_cnt_2_whas____d80 = DEF_bram_serverAdapterB_cnt_2_whas____d80;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_3_whas____d82) != DEF_bram_serverAdapterB_cnt_3_whas____d82)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_3_whas____d82, 1u);
	backing.DEF_bram_serverAdapterB_cnt_3_whas____d82 = DEF_bram_serverAdapterB_cnt_3_whas____d82;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_s1_09_BIT_0___d110) != DEF_bram_serverAdapterB_s1_09_BIT_0___d110)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_s1_09_BIT_0___d110, 1u);
	backing.DEF_bram_serverAdapterB_s1_09_BIT_0___d110 = DEF_bram_serverAdapterB_s1_09_BIT_0___d110;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_s1___d109) != DEF_bram_serverAdapterB_s1___d109)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_s1___d109, 2u);
	backing.DEF_bram_serverAdapterB_s1___d109 = DEF_bram_serverAdapterB_s1___d109;
      }
      ++num;
      if ((backing.DEF_dreq___d757) != DEF_dreq___d757)
      {
	vcd_write_val(sim_hdl, num, DEF_dreq___d757, 68u);
	backing.DEF_dreq___d757 = DEF_dreq___d757;
      }
      ++num;
      if ((backing.DEF_imm__h9534) != DEF_imm__h9534)
      {
	vcd_write_val(sim_hdl, num, DEF_imm__h9534, 32u);
	backing.DEF_imm__h9534 = DEF_imm__h9534;
      }
      ++num;
      if ((backing.DEF_ireq___d735) != DEF_ireq___d735)
      {
	vcd_write_val(sim_hdl, num, DEF_ireq___d735, 68u);
	backing.DEF_ireq___d735 = DEF_ireq___d735;
      }
      ++num;
      if ((backing.DEF_mmioreq_first____d785) != DEF_mmioreq_first____d785)
      {
	vcd_write_val(sim_hdl, num, DEF_mmioreq_first____d785, 68u);
	backing.DEF_mmioreq_first____d785 = DEF_mmioreq_first____d785;
      }
      ++num;
      if ((backing.DEF_pc__h10942) != DEF_pc__h10942)
      {
	vcd_write_val(sim_hdl, num, DEF_pc__h10942, 32u);
	backing.DEF_pc__h10942 = DEF_pc__h10942;
      }
      ++num;
      if ((backing.DEF_rs1_val__h10940) != DEF_rs1_val__h10940)
      {
	vcd_write_val(sim_hdl, num, DEF_rs1_val__h10940, 32u);
	backing.DEF_rs1_val__h10940 = DEF_rs1_val__h10940;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BITS_11_TO_7___d421) != DEF_rv_core_dInst_05_BITS_11_TO_7___d421)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BITS_11_TO_7___d421, 5u);
	backing.DEF_rv_core_dInst_05_BITS_11_TO_7___d421 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414) != DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414, 1u);
	backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414 = DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418) != DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418, 1u);
	backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418 = DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424) != DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424, 1u);
	backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424 = DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433) != DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433, 1u);
	backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433 = DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BITS_34_TO_32___d413) != DEF_rv_core_dInst_05_BITS_34_TO_32___d413)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BITS_34_TO_32___d413, 3u);
	backing.DEF_rv_core_dInst_05_BITS_34_TO_32___d413 = DEF_rv_core_dInst_05_BITS_34_TO_32___d413;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408) != DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408, 1u);
	backing.DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408 = DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_31___d426) != DEF_rv_core_dInst_05_BIT_31___d426)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_31___d426, 1u);
	backing.DEF_rv_core_dInst_05_BIT_31___d426 = DEF_rv_core_dInst_05_BIT_31___d426;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484) != DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484, 1u);
	backing.DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484 = DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415) != DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415, 1u);
	backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415 = DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419) != DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419, 1u);
	backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419 = DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425) != DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425, 1u);
	backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425 = DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434) != DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434, 1u);
	backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434 = DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_35___d412) != DEF_rv_core_dInst_05_BIT_35___d412)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_35___d412, 1u);
	backing.DEF_rv_core_dInst_05_BIT_35___d412 = DEF_rv_core_dInst_05_BIT_35___d412;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_36___d474) != DEF_rv_core_dInst_05_BIT_36___d474)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_36___d474, 1u);
	backing.DEF_rv_core_dInst_05_BIT_36___d474 = DEF_rv_core_dInst_05_BIT_36___d474;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_37___d472) != DEF_rv_core_dInst_05_BIT_37___d472)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_37___d472, 1u);
	backing.DEF_rv_core_dInst_05_BIT_37___d472 = DEF_rv_core_dInst_05_BIT_37___d472;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_38___d470) != DEF_rv_core_dInst_05_BIT_38___d470)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_38___d470, 1u);
	backing.DEF_rv_core_dInst_05_BIT_38___d470 = DEF_rv_core_dInst_05_BIT_38___d470;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_39___d468) != DEF_rv_core_dInst_05_BIT_39___d468)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_39___d468, 1u);
	backing.DEF_rv_core_dInst_05_BIT_39___d468 = DEF_rv_core_dInst_05_BIT_39___d468;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_05_BIT_6___d406) != DEF_rv_core_dInst_05_BIT_6___d406)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_05_BIT_6___d406, 1u);
	backing.DEF_rv_core_dInst_05_BIT_6___d406 = DEF_rv_core_dInst_05_BIT_6___d406;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst___d405) != DEF_rv_core_dInst___d405)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst___d405, 40u);
	backing.DEF_rv_core_dInst___d405 = DEF_rv_core_dInst___d405;
      }
      ++num;
      if ((backing.DEF_rv_core_fromDmem_rv_port0__read____d752) != DEF_rv_core_fromDmem_rv_port0__read____d752)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromDmem_rv_port0__read____d752, 69u);
	backing.DEF_rv_core_fromDmem_rv_port0__read____d752 = DEF_rv_core_fromDmem_rv_port0__read____d752;
      }
      ++num;
      if ((backing.DEF_rv_core_fromDmem_rv_port1__read____d600) != DEF_rv_core_fromDmem_rv_port1__read____d600)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromDmem_rv_port1__read____d600, 69u);
	backing.DEF_rv_core_fromDmem_rv_port1__read____d600 = DEF_rv_core_fromDmem_rv_port1__read____d600;
      }
      ++num;
      if ((backing.DEF_rv_core_fromImem_rv_port0__read____d730) != DEF_rv_core_fromImem_rv_port0__read____d730)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromImem_rv_port0__read____d730, 69u);
	backing.DEF_rv_core_fromImem_rv_port0__read____d730 = DEF_rv_core_fromImem_rv_port0__read____d730;
      }
      ++num;
      if ((backing.DEF_rv_core_fromImem_rv_port1__read____d130) != DEF_rv_core_fromImem_rv_port1__read____d130)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromImem_rv_port1__read____d130, 69u);
	backing.DEF_rv_core_fromImem_rv_port1__read____d130 = DEF_rv_core_fromImem_rv_port1__read____d130;
      }
      ++num;
      if ((backing.DEF_rv_core_fromMMIO_rv_port0__read____d781) != DEF_rv_core_fromMMIO_rv_port0__read____d781)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromMMIO_rv_port0__read____d781, 69u);
	backing.DEF_rv_core_fromMMIO_rv_port0__read____d781 = DEF_rv_core_fromMMIO_rv_port0__read____d781;
      }
      ++num;
      if ((backing.DEF_rv_core_fromMMIO_rv_port1__read____d598) != DEF_rv_core_fromMMIO_rv_port1__read____d598)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromMMIO_rv_port1__read____d598, 69u);
	backing.DEF_rv_core_fromMMIO_rv_port1__read____d598 = DEF_rv_core_fromMMIO_rv_port1__read____d598;
      }
      ++num;
      if ((backing.DEF_rv_core_mem_business_88_BITS_5_TO_3___d589) != DEF_rv_core_mem_business_88_BITS_5_TO_3___d589)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_mem_business_88_BITS_5_TO_3___d589, 3u);
	backing.DEF_rv_core_mem_business_88_BITS_5_TO_3___d589 = DEF_rv_core_mem_business_88_BITS_5_TO_3___d589;
      }
      ++num;
      if ((backing.DEF_rv_core_mem_business_88_BIT_0___d597) != DEF_rv_core_mem_business_88_BIT_0___d597)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_mem_business_88_BIT_0___d597, 1u);
	backing.DEF_rv_core_mem_business_88_BIT_0___d597 = DEF_rv_core_mem_business_88_BIT_0___d597;
      }
      ++num;
      if ((backing.DEF_rv_core_mem_business___d588) != DEF_rv_core_mem_business___d588)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_mem_business___d588, 6u);
	backing.DEF_rv_core_mem_business___d588 = DEF_rv_core_mem_business___d588;
      }
      ++num;
      if ((backing.DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450) != DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450, 32u);
	backing.DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450 = DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450;
      }
      ++num;
      if ((backing.DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451) != DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451, 30u);
	backing.DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451 = DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451;
      }
      ++num;
      if ((backing.DEF_rv_core_toDmem_rv_port0__read____d460) != DEF_rv_core_toDmem_rv_port0__read____d460)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toDmem_rv_port0__read____d460, 69u);
	backing.DEF_rv_core_toDmem_rv_port0__read____d460 = DEF_rv_core_toDmem_rv_port0__read____d460;
      }
      ++num;
      if ((backing.DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743) != DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743, 68u);
	backing.DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743 = DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743;
      }
      ++num;
      if ((backing.DEF_rv_core_toDmem_rv_port1__read____d739) != DEF_rv_core_toDmem_rv_port1__read____d739)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toDmem_rv_port1__read____d739, 69u);
	backing.DEF_rv_core_toDmem_rv_port1__read____d739 = DEF_rv_core_toDmem_rv_port1__read____d739;
      }
      ++num;
      if ((backing.DEF_rv_core_toImem_rv_port0__read____d119) != DEF_rv_core_toImem_rv_port0__read____d119)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toImem_rv_port0__read____d119, 69u);
	backing.DEF_rv_core_toImem_rv_port0__read____d119 = DEF_rv_core_toImem_rv_port0__read____d119;
      }
      ++num;
      if ((backing.DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721) != DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721, 68u);
	backing.DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721 = DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721;
      }
      ++num;
      if ((backing.DEF_rv_core_toImem_rv_port1__read____d717) != DEF_rv_core_toImem_rv_port1__read____d717)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toImem_rv_port1__read____d717, 69u);
	backing.DEF_rv_core_toImem_rv_port1__read____d717 = DEF_rv_core_toImem_rv_port1__read____d717;
      }
      ++num;
      if ((backing.DEF_rv_core_toMMIO_rv_port0__read____d457) != DEF_rv_core_toMMIO_rv_port0__read____d457)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toMMIO_rv_port0__read____d457, 69u);
	backing.DEF_rv_core_toMMIO_rv_port0__read____d457 = DEF_rv_core_toMMIO_rv_port0__read____d457;
      }
      ++num;
      if ((backing.DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779) != DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779, 68u);
	backing.DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779 = DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779;
      }
      ++num;
      if ((backing.DEF_rv_core_toMMIO_rv_port1__read____d761) != DEF_rv_core_toMMIO_rv_port1__read____d761)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toMMIO_rv_port1__read____d761, 69u);
	backing.DEF_rv_core_toMMIO_rv_port1__read____d761 = DEF_rv_core_toMMIO_rv_port1__read____d761;
      }
      ++num;
      if ((backing.DEF_x__h1813) != DEF_x__h1813)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1813, 32u);
	backing.DEF_x__h1813 = DEF_x__h1813;
      }
      ++num;
      if ((backing.DEF_x__h565) != DEF_x__h565)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h565, 32u);
	backing.DEF_x__h565 = DEF_x__h565;
      }
      ++num;
      if ((backing.DEF_x__h9677) != DEF_x__h9677)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9677, 12u);
	backing.DEF_x__h9677 = DEF_x__h9677;
      }
      ++num;
      if ((backing.DEF_x__h9724) != DEF_x__h9724)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9724, 12u);
	backing.DEF_x__h9724 = DEF_x__h9724;
      }
      ++num;
      if ((backing.DEF_x__h9793) != DEF_x__h9793)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9793, 13u);
	backing.DEF_x__h9793 = DEF_x__h9793;
      }
      ++num;
      if ((backing.DEF_x__h9954) != DEF_x__h9954)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9954, 21u);
	backing.DEF_x__h9954 = DEF_x__h9954;
      }
      ++num;
      if ((backing.PORT_EN_getStatus) != PORT_EN_getStatus)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_getStatus, 1u);
	backing.PORT_EN_getStatus = PORT_EN_getStatus;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_05_BIT_35_12___d476, 1u);
      backing.DEF_NOT_rv_core_dInst_05_BIT_35_12___d476 = DEF_NOT_rv_core_dInst_05_BIT_35_12___d476;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_05_BIT_36_74___d475, 1u);
      backing.DEF_NOT_rv_core_dInst_05_BIT_36_74___d475 = DEF_NOT_rv_core_dInst_05_BIT_36_74___d475;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_05_BIT_37_72___d473, 1u);
      backing.DEF_NOT_rv_core_dInst_05_BIT_37_72___d473 = DEF_NOT_rv_core_dInst_05_BIT_37_72___d473;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_05_BIT_38_70___d471, 1u);
      backing.DEF_NOT_rv_core_dInst_05_BIT_38_70___d471 = DEF_NOT_rv_core_dInst_05_BIT_38_70___d471;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_05_BIT_39_68___d469, 1u);
      backing.DEF_NOT_rv_core_dInst_05_BIT_39_68___d469 = DEF_NOT_rv_core_dInst_05_BIT_39_68___d469;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487, 1u);
      backing.DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487 = DEF_NOT_rv_core_dInst_05_BIT_6_06_86_AND_rv_core_d_ETC___d487;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_getStatus, 1u);
      backing.DEF_WILL_FIRE_getStatus = DEF_WILL_FIRE_getStatus;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d135, 69u);
      backing.DEF__0_CONCAT_DONTCARE___d135 = DEF__0_CONCAT_DONTCARE___d135;
      vcd_write_val(sim_hdl, num++, DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129, 69u);
      backing.DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129 = DEF__16_CONCAT_rv_core_pc_28_CONCAT_0___d129;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507, 69u);
      backing.DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507 = DEF__1_CONCAT_IF_rv_core_dInst_05_BIT_5_89_THEN_IF__ETC___d507;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760, 69u);
      backing.DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760 = DEF__1_CONCAT_dreq_57_BITS_67_TO_32_58_CONCAT_bram__ETC___d760;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738, 69u);
      backing.DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738 = DEF__1_CONCAT_ireq_35_BITS_67_TO_32_36_CONCAT_bram__ETC___d738;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_mmioreq_first__85___d786, 69u);
      backing.DEF__1_CONCAT_mmioreq_first__85___d786 = DEF__1_CONCAT_mmioreq_first__85___d786;
      vcd_write_val(sim_hdl, num++, DEF__read_inst__h9392, 32u);
      backing.DEF__read_inst__h9392 = DEF__read_inst__h9392;
      vcd_write_val(sim_hdl, num++, DEF_b__h2173, 3u);
      backing.DEF_b__h2173 = DEF_b__h2173;
      vcd_write_val(sim_hdl, num++, DEF_b__h927, 3u);
      backing.DEF_b__h927 = DEF_b__h927;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_1_whas____d20, 1u);
      backing.DEF_bram_serverAdapterA_cnt_1_whas____d20 = DEF_bram_serverAdapterA_cnt_1_whas____d20;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_2_whas____d21, 1u);
      backing.DEF_bram_serverAdapterA_cnt_2_whas____d21 = DEF_bram_serverAdapterA_cnt_2_whas____d21;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_3_whas____d23, 1u);
      backing.DEF_bram_serverAdapterA_cnt_3_whas____d23 = DEF_bram_serverAdapterA_cnt_3_whas____d23;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_s1_0_BIT_0___d51, 1u);
      backing.DEF_bram_serverAdapterA_s1_0_BIT_0___d51 = DEF_bram_serverAdapterA_s1_0_BIT_0___d51;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_s1___d50, 2u);
      backing.DEF_bram_serverAdapterA_s1___d50 = DEF_bram_serverAdapterA_s1___d50;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_1_whas____d79, 1u);
      backing.DEF_bram_serverAdapterB_cnt_1_whas____d79 = DEF_bram_serverAdapterB_cnt_1_whas____d79;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_2_whas____d80, 1u);
      backing.DEF_bram_serverAdapterB_cnt_2_whas____d80 = DEF_bram_serverAdapterB_cnt_2_whas____d80;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_3_whas____d82, 1u);
      backing.DEF_bram_serverAdapterB_cnt_3_whas____d82 = DEF_bram_serverAdapterB_cnt_3_whas____d82;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_s1_09_BIT_0___d110, 1u);
      backing.DEF_bram_serverAdapterB_s1_09_BIT_0___d110 = DEF_bram_serverAdapterB_s1_09_BIT_0___d110;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_s1___d109, 2u);
      backing.DEF_bram_serverAdapterB_s1___d109 = DEF_bram_serverAdapterB_s1___d109;
      vcd_write_val(sim_hdl, num++, DEF_dreq___d757, 68u);
      backing.DEF_dreq___d757 = DEF_dreq___d757;
      vcd_write_val(sim_hdl, num++, DEF_imm__h9534, 32u);
      backing.DEF_imm__h9534 = DEF_imm__h9534;
      vcd_write_val(sim_hdl, num++, DEF_ireq___d735, 68u);
      backing.DEF_ireq___d735 = DEF_ireq___d735;
      vcd_write_val(sim_hdl, num++, DEF_mmioreq_first____d785, 68u);
      backing.DEF_mmioreq_first____d785 = DEF_mmioreq_first____d785;
      vcd_write_val(sim_hdl, num++, DEF_pc__h10942, 32u);
      backing.DEF_pc__h10942 = DEF_pc__h10942;
      vcd_write_val(sim_hdl, num++, DEF_rs1_val__h10940, 32u);
      backing.DEF_rs1_val__h10940 = DEF_rs1_val__h10940;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BITS_11_TO_7___d421, 5u);
      backing.DEF_rv_core_dInst_05_BITS_11_TO_7___d421 = DEF_rv_core_dInst_05_BITS_11_TO_7___d421;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414, 1u);
      backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414 = DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_0___d414;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418, 1u);
      backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418 = DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_1___d418;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424, 1u);
      backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424 = DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_2___d424;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433, 1u);
      backing.DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433 = DEF_rv_core_dInst_05_BITS_34_TO_32_13_EQ_3___d433;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BITS_34_TO_32___d413, 3u);
      backing.DEF_rv_core_dInst_05_BITS_34_TO_32___d413 = DEF_rv_core_dInst_05_BITS_34_TO_32___d413;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408, 1u);
      backing.DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408 = DEF_rv_core_dInst_05_BITS_4_TO_3_07_EQ_0b0___d408;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_31___d426, 1u);
      backing.DEF_rv_core_dInst_05_BIT_31___d426 = DEF_rv_core_dInst_05_BIT_31___d426;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484, 1u);
      backing.DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484 = DEF_rv_core_dInst_05_BIT_35_12_AND_NOT_rv_core_dIn_ETC___d484;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415, 1u);
      backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415 = DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d415;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419, 1u);
      backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419 = DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d419;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425, 1u);
      backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425 = DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d425;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434, 1u);
      backing.DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434 = DEF_rv_core_dInst_05_BIT_35_12_AND_rv_core_dInst_0_ETC___d434;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_35___d412, 1u);
      backing.DEF_rv_core_dInst_05_BIT_35___d412 = DEF_rv_core_dInst_05_BIT_35___d412;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_36___d474, 1u);
      backing.DEF_rv_core_dInst_05_BIT_36___d474 = DEF_rv_core_dInst_05_BIT_36___d474;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_37___d472, 1u);
      backing.DEF_rv_core_dInst_05_BIT_37___d472 = DEF_rv_core_dInst_05_BIT_37___d472;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_38___d470, 1u);
      backing.DEF_rv_core_dInst_05_BIT_38___d470 = DEF_rv_core_dInst_05_BIT_38___d470;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_39___d468, 1u);
      backing.DEF_rv_core_dInst_05_BIT_39___d468 = DEF_rv_core_dInst_05_BIT_39___d468;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_05_BIT_6___d406, 1u);
      backing.DEF_rv_core_dInst_05_BIT_6___d406 = DEF_rv_core_dInst_05_BIT_6___d406;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst___d405, 40u);
      backing.DEF_rv_core_dInst___d405 = DEF_rv_core_dInst___d405;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromDmem_rv_port0__read____d752, 69u);
      backing.DEF_rv_core_fromDmem_rv_port0__read____d752 = DEF_rv_core_fromDmem_rv_port0__read____d752;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromDmem_rv_port1__read____d600, 69u);
      backing.DEF_rv_core_fromDmem_rv_port1__read____d600 = DEF_rv_core_fromDmem_rv_port1__read____d600;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromImem_rv_port0__read____d730, 69u);
      backing.DEF_rv_core_fromImem_rv_port0__read____d730 = DEF_rv_core_fromImem_rv_port0__read____d730;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromImem_rv_port1__read____d130, 69u);
      backing.DEF_rv_core_fromImem_rv_port1__read____d130 = DEF_rv_core_fromImem_rv_port1__read____d130;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromMMIO_rv_port0__read____d781, 69u);
      backing.DEF_rv_core_fromMMIO_rv_port0__read____d781 = DEF_rv_core_fromMMIO_rv_port0__read____d781;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromMMIO_rv_port1__read____d598, 69u);
      backing.DEF_rv_core_fromMMIO_rv_port1__read____d598 = DEF_rv_core_fromMMIO_rv_port1__read____d598;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_mem_business_88_BITS_5_TO_3___d589, 3u);
      backing.DEF_rv_core_mem_business_88_BITS_5_TO_3___d589 = DEF_rv_core_mem_business_88_BITS_5_TO_3___d589;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_mem_business_88_BIT_0___d597, 1u);
      backing.DEF_rv_core_mem_business_88_BIT_0___d597 = DEF_rv_core_mem_business_88_BIT_0___d597;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_mem_business___d588, 6u);
      backing.DEF_rv_core_mem_business___d588 = DEF_rv_core_mem_business___d588;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450, 32u);
      backing.DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450 = DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d450;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451, 30u);
      backing.DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451 = DEF_rv_core_rv1_11_PLUS_IF_rv_core_dInst_05_BIT_35_ETC___d451;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toDmem_rv_port0__read____d460, 69u);
      backing.DEF_rv_core_toDmem_rv_port0__read____d460 = DEF_rv_core_toDmem_rv_port0__read____d460;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743, 68u);
      backing.DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743 = DEF_rv_core_toDmem_rv_port1__read__39_BITS_67_TO_0___d743;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toDmem_rv_port1__read____d739, 69u);
      backing.DEF_rv_core_toDmem_rv_port1__read____d739 = DEF_rv_core_toDmem_rv_port1__read____d739;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toImem_rv_port0__read____d119, 69u);
      backing.DEF_rv_core_toImem_rv_port0__read____d119 = DEF_rv_core_toImem_rv_port0__read____d119;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721, 68u);
      backing.DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721 = DEF_rv_core_toImem_rv_port1__read__17_BITS_67_TO_0___d721;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toImem_rv_port1__read____d717, 69u);
      backing.DEF_rv_core_toImem_rv_port1__read____d717 = DEF_rv_core_toImem_rv_port1__read____d717;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toMMIO_rv_port0__read____d457, 69u);
      backing.DEF_rv_core_toMMIO_rv_port0__read____d457 = DEF_rv_core_toMMIO_rv_port0__read____d457;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779, 68u);
      backing.DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779 = DEF_rv_core_toMMIO_rv_port1__read__61_BITS_67_TO_0___d779;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toMMIO_rv_port1__read____d761, 69u);
      backing.DEF_rv_core_toMMIO_rv_port1__read____d761 = DEF_rv_core_toMMIO_rv_port1__read____d761;
      vcd_write_val(sim_hdl, num++, DEF_x__h1813, 32u);
      backing.DEF_x__h1813 = DEF_x__h1813;
      vcd_write_val(sim_hdl, num++, DEF_x__h565, 32u);
      backing.DEF_x__h565 = DEF_x__h565;
      vcd_write_val(sim_hdl, num++, DEF_x__h9677, 12u);
      backing.DEF_x__h9677 = DEF_x__h9677;
      vcd_write_val(sim_hdl, num++, DEF_x__h9724, 12u);
      backing.DEF_x__h9724 = DEF_x__h9724;
      vcd_write_val(sim_hdl, num++, DEF_x__h9793, 13u);
      backing.DEF_x__h9793 = DEF_x__h9793;
      vcd_write_val(sim_hdl, num++, DEF_x__h9954, 21u);
      backing.DEF_x__h9954 = DEF_x__h9954;
      vcd_write_val(sim_hdl, num++, PORT_EN_getStatus, 1u);
      backing.PORT_EN_getStatus = PORT_EN_getStatus;
    }
}

void MOD_mktop_bsv::vcd_prims(tVCDDumpType dt, MOD_mktop_bsv &backing)
{
  INST_bram_memory.dump_VCD(dt, backing.INST_bram_memory);
  INST_bram_serverAdapterA_cnt.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt);
  INST_bram_serverAdapterA_cnt_1.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_1);
  INST_bram_serverAdapterA_cnt_2.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_2);
  INST_bram_serverAdapterA_cnt_3.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_3);
  INST_bram_serverAdapterA_outDataCore.dump_VCD(dt, backing.INST_bram_serverAdapterA_outDataCore);
  INST_bram_serverAdapterA_outData_deqCalled.dump_VCD(dt,
						      backing.INST_bram_serverAdapterA_outData_deqCalled);
  INST_bram_serverAdapterA_outData_enqData.dump_VCD(dt,
						    backing.INST_bram_serverAdapterA_outData_enqData);
  INST_bram_serverAdapterA_outData_outData.dump_VCD(dt,
						    backing.INST_bram_serverAdapterA_outData_outData);
  INST_bram_serverAdapterA_s1.dump_VCD(dt, backing.INST_bram_serverAdapterA_s1);
  INST_bram_serverAdapterA_s1_1.dump_VCD(dt, backing.INST_bram_serverAdapterA_s1_1);
  INST_bram_serverAdapterA_writeWithResp.dump_VCD(dt, backing.INST_bram_serverAdapterA_writeWithResp);
  INST_bram_serverAdapterB_cnt.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt);
  INST_bram_serverAdapterB_cnt_1.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_1);
  INST_bram_serverAdapterB_cnt_2.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_2);
  INST_bram_serverAdapterB_cnt_3.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_3);
  INST_bram_serverAdapterB_outDataCore.dump_VCD(dt, backing.INST_bram_serverAdapterB_outDataCore);
  INST_bram_serverAdapterB_outData_deqCalled.dump_VCD(dt,
						      backing.INST_bram_serverAdapterB_outData_deqCalled);
  INST_bram_serverAdapterB_outData_enqData.dump_VCD(dt,
						    backing.INST_bram_serverAdapterB_outData_enqData);
  INST_bram_serverAdapterB_outData_outData.dump_VCD(dt,
						    backing.INST_bram_serverAdapterB_outData_outData);
  INST_bram_serverAdapterB_s1.dump_VCD(dt, backing.INST_bram_serverAdapterB_s1);
  INST_bram_serverAdapterB_s1_1.dump_VCD(dt, backing.INST_bram_serverAdapterB_s1_1);
  INST_bram_serverAdapterB_writeWithResp.dump_VCD(dt, backing.INST_bram_serverAdapterB_writeWithResp);
  INST_cycle_count.dump_VCD(dt, backing.INST_cycle_count);
  INST_dreq.dump_VCD(dt, backing.INST_dreq);
  INST_ireq.dump_VCD(dt, backing.INST_ireq);
  INST_mmioreq.dump_VCD(dt, backing.INST_mmioreq);
  INST_rv_core_dInst.dump_VCD(dt, backing.INST_rv_core_dInst);
  INST_rv_core_fromDmem_rv.dump_VCD(dt, backing.INST_rv_core_fromDmem_rv);
  INST_rv_core_fromImem_rv.dump_VCD(dt, backing.INST_rv_core_fromImem_rv);
  INST_rv_core_fromMMIO_rv.dump_VCD(dt, backing.INST_rv_core_fromMMIO_rv);
  INST_rv_core_lfh.dump_VCD(dt, backing.INST_rv_core_lfh);
  INST_rv_core_mem_business.dump_VCD(dt, backing.INST_rv_core_mem_business);
  INST_rv_core_pc.dump_VCD(dt, backing.INST_rv_core_pc);
  INST_rv_core_rf_0.dump_VCD(dt, backing.INST_rv_core_rf_0);
  INST_rv_core_rf_1.dump_VCD(dt, backing.INST_rv_core_rf_1);
  INST_rv_core_rf_10.dump_VCD(dt, backing.INST_rv_core_rf_10);
  INST_rv_core_rf_11.dump_VCD(dt, backing.INST_rv_core_rf_11);
  INST_rv_core_rf_12.dump_VCD(dt, backing.INST_rv_core_rf_12);
  INST_rv_core_rf_13.dump_VCD(dt, backing.INST_rv_core_rf_13);
  INST_rv_core_rf_14.dump_VCD(dt, backing.INST_rv_core_rf_14);
  INST_rv_core_rf_15.dump_VCD(dt, backing.INST_rv_core_rf_15);
  INST_rv_core_rf_16.dump_VCD(dt, backing.INST_rv_core_rf_16);
  INST_rv_core_rf_17.dump_VCD(dt, backing.INST_rv_core_rf_17);
  INST_rv_core_rf_18.dump_VCD(dt, backing.INST_rv_core_rf_18);
  INST_rv_core_rf_19.dump_VCD(dt, backing.INST_rv_core_rf_19);
  INST_rv_core_rf_2.dump_VCD(dt, backing.INST_rv_core_rf_2);
  INST_rv_core_rf_20.dump_VCD(dt, backing.INST_rv_core_rf_20);
  INST_rv_core_rf_21.dump_VCD(dt, backing.INST_rv_core_rf_21);
  INST_rv_core_rf_22.dump_VCD(dt, backing.INST_rv_core_rf_22);
  INST_rv_core_rf_23.dump_VCD(dt, backing.INST_rv_core_rf_23);
  INST_rv_core_rf_24.dump_VCD(dt, backing.INST_rv_core_rf_24);
  INST_rv_core_rf_25.dump_VCD(dt, backing.INST_rv_core_rf_25);
  INST_rv_core_rf_26.dump_VCD(dt, backing.INST_rv_core_rf_26);
  INST_rv_core_rf_27.dump_VCD(dt, backing.INST_rv_core_rf_27);
  INST_rv_core_rf_28.dump_VCD(dt, backing.INST_rv_core_rf_28);
  INST_rv_core_rf_29.dump_VCD(dt, backing.INST_rv_core_rf_29);
  INST_rv_core_rf_3.dump_VCD(dt, backing.INST_rv_core_rf_3);
  INST_rv_core_rf_30.dump_VCD(dt, backing.INST_rv_core_rf_30);
  INST_rv_core_rf_31.dump_VCD(dt, backing.INST_rv_core_rf_31);
  INST_rv_core_rf_4.dump_VCD(dt, backing.INST_rv_core_rf_4);
  INST_rv_core_rf_5.dump_VCD(dt, backing.INST_rv_core_rf_5);
  INST_rv_core_rf_6.dump_VCD(dt, backing.INST_rv_core_rf_6);
  INST_rv_core_rf_7.dump_VCD(dt, backing.INST_rv_core_rf_7);
  INST_rv_core_rf_8.dump_VCD(dt, backing.INST_rv_core_rf_8);
  INST_rv_core_rf_9.dump_VCD(dt, backing.INST_rv_core_rf_9);
  INST_rv_core_rv1.dump_VCD(dt, backing.INST_rv_core_rv1);
  INST_rv_core_rv2.dump_VCD(dt, backing.INST_rv_core_rv2);
  INST_rv_core_rvd.dump_VCD(dt, backing.INST_rv_core_rvd);
  INST_rv_core_starting.dump_VCD(dt, backing.INST_rv_core_starting);
  INST_rv_core_state.dump_VCD(dt, backing.INST_rv_core_state);
  INST_rv_core_toDmem_rv.dump_VCD(dt, backing.INST_rv_core_toDmem_rv);
  INST_rv_core_toImem_rv.dump_VCD(dt, backing.INST_rv_core_toImem_rv);
  INST_rv_core_toMMIO_rv.dump_VCD(dt, backing.INST_rv_core_toMMIO_rv);
  INST_status.dump_VCD(dt, backing.INST_status);
}
