Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Apr  4 12:43:51 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5loopback_timing_summary_routed.rpt -pb lab5loopback_timing_summary_routed.pb -rpx lab5loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5loopback
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.036        0.000                      0                  148        0.109        0.000                      0                  148        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              5.036        0.000                      0                  148        0.109        0.000                      0                  148        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 transmitter/fsmd.bitPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.196ns (27.388%)  route 3.171ns (72.612%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    transmitter/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.419     5.748 r  transmitter/fsmd.bitPos_reg[3]/Q
                         net (fo=16, routed)          1.077     6.825    transmitter/fsmd.bitPos_reg_n_0_[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.327     7.152 f  transmitter/fsmd.TxDShf[7]_i_4/O
                         net (fo=2, routed)           0.848     8.000    transmitter/fsmd.TxDShf[7]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.326     8.326 r  transmitter/fsmd.TxDShf[7]_i_2/O
                         net (fo=10, routed)          0.707     9.033    transmitter/fsmd.TxDShf[7]_i_2_n_0
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  transmitter/fsmd.TxDShf[7]_i_1/O
                         net (fo=7, routed)           0.539     9.696    transmitter/fsmd.TxDShf[7]_i_1_n_0
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    15.024    transmitter/clk_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[4]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y106         FDSE (Setup_fdse_C_S)       -0.524    14.732    transmitter/fsmd.TxDShf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 transmitter/fsmd.bitPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.196ns (27.388%)  route 3.171ns (72.612%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    transmitter/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.419     5.748 r  transmitter/fsmd.bitPos_reg[3]/Q
                         net (fo=16, routed)          1.077     6.825    transmitter/fsmd.bitPos_reg_n_0_[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.327     7.152 f  transmitter/fsmd.TxDShf[7]_i_4/O
                         net (fo=2, routed)           0.848     8.000    transmitter/fsmd.TxDShf[7]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.326     8.326 r  transmitter/fsmd.TxDShf[7]_i_2/O
                         net (fo=10, routed)          0.707     9.033    transmitter/fsmd.TxDShf[7]_i_2_n_0
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  transmitter/fsmd.TxDShf[7]_i_1/O
                         net (fo=7, routed)           0.539     9.696    transmitter/fsmd.TxDShf[7]_i_1_n_0
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    15.024    transmitter/clk_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[5]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y106         FDSE (Setup_fdse_C_S)       -0.524    14.732    transmitter/fsmd.TxDShf_reg[5]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 transmitter/fsmd.bitPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.196ns (27.388%)  route 3.171ns (72.612%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    transmitter/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.419     5.748 r  transmitter/fsmd.bitPos_reg[3]/Q
                         net (fo=16, routed)          1.077     6.825    transmitter/fsmd.bitPos_reg_n_0_[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.327     7.152 f  transmitter/fsmd.TxDShf[7]_i_4/O
                         net (fo=2, routed)           0.848     8.000    transmitter/fsmd.TxDShf[7]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.326     8.326 r  transmitter/fsmd.TxDShf[7]_i_2/O
                         net (fo=10, routed)          0.707     9.033    transmitter/fsmd.TxDShf[7]_i_2_n_0
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  transmitter/fsmd.TxDShf[7]_i_1/O
                         net (fo=7, routed)           0.539     9.696    transmitter/fsmd.TxDShf[7]_i_1_n_0
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    15.024    transmitter/clk_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[6]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y106         FDSE (Setup_fdse_C_S)       -0.524    14.732    transmitter/fsmd.TxDShf_reg[6]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 transmitter/fsmd.bitPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.196ns (27.388%)  route 3.171ns (72.612%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    transmitter/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.419     5.748 r  transmitter/fsmd.bitPos_reg[3]/Q
                         net (fo=16, routed)          1.077     6.825    transmitter/fsmd.bitPos_reg_n_0_[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.327     7.152 f  transmitter/fsmd.TxDShf[7]_i_4/O
                         net (fo=2, routed)           0.848     8.000    transmitter/fsmd.TxDShf[7]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.326     8.326 r  transmitter/fsmd.TxDShf[7]_i_2/O
                         net (fo=10, routed)          0.707     9.033    transmitter/fsmd.TxDShf[7]_i_2_n_0
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  transmitter/fsmd.TxDShf[7]_i_1/O
                         net (fo=7, routed)           0.539     9.696    transmitter/fsmd.TxDShf[7]_i_1_n_0
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    15.024    transmitter/clk_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[7]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y106         FDSE (Setup_fdse_C_S)       -0.524    14.732    transmitter/fsmd.TxDShf_reg[7]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 transmitter/fsmd.bitPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.196ns (28.294%)  route 3.031ns (71.706%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    transmitter/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.419     5.748 r  transmitter/fsmd.bitPos_reg[3]/Q
                         net (fo=16, routed)          1.077     6.825    transmitter/fsmd.bitPos_reg_n_0_[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.327     7.152 f  transmitter/fsmd.TxDShf[7]_i_4/O
                         net (fo=2, routed)           0.848     8.000    transmitter/fsmd.TxDShf[7]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.326     8.326 r  transmitter/fsmd.TxDShf[7]_i_2/O
                         net (fo=10, routed)          0.707     9.033    transmitter/fsmd.TxDShf[7]_i_2_n_0
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  transmitter/fsmd.TxDShf[7]_i_1/O
                         net (fo=7, routed)           0.399     9.556    transmitter/fsmd.TxDShf[7]_i_1_n_0
    SLICE_X3Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.682    15.023    transmitter/clk_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[1]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y107         FDSE (Setup_fdse_C_S)       -0.429    14.826    transmitter/fsmd.TxDShf_reg[1]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 transmitter/fsmd.bitPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.196ns (28.294%)  route 3.031ns (71.706%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    transmitter/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.419     5.748 r  transmitter/fsmd.bitPos_reg[3]/Q
                         net (fo=16, routed)          1.077     6.825    transmitter/fsmd.bitPos_reg_n_0_[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.327     7.152 f  transmitter/fsmd.TxDShf[7]_i_4/O
                         net (fo=2, routed)           0.848     8.000    transmitter/fsmd.TxDShf[7]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.326     8.326 r  transmitter/fsmd.TxDShf[7]_i_2/O
                         net (fo=10, routed)          0.707     9.033    transmitter/fsmd.TxDShf[7]_i_2_n_0
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  transmitter/fsmd.TxDShf[7]_i_1/O
                         net (fo=7, routed)           0.399     9.556    transmitter/fsmd.TxDShf[7]_i_1_n_0
    SLICE_X3Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.682    15.023    transmitter/clk_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[2]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y107         FDSE (Setup_fdse_C_S)       -0.429    14.826    transmitter/fsmd.TxDShf_reg[2]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 transmitter/fsmd.bitPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.196ns (28.294%)  route 3.031ns (71.706%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    transmitter/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.419     5.748 r  transmitter/fsmd.bitPos_reg[3]/Q
                         net (fo=16, routed)          1.077     6.825    transmitter/fsmd.bitPos_reg_n_0_[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.327     7.152 f  transmitter/fsmd.TxDShf[7]_i_4/O
                         net (fo=2, routed)           0.848     8.000    transmitter/fsmd.TxDShf[7]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.326     8.326 r  transmitter/fsmd.TxDShf[7]_i_2/O
                         net (fo=10, routed)          0.707     9.033    transmitter/fsmd.TxDShf[7]_i_2_n_0
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  transmitter/fsmd.TxDShf[7]_i_1/O
                         net (fo=7, routed)           0.399     9.556    transmitter/fsmd.TxDShf[7]_i_1_n_0
    SLICE_X3Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.682    15.023    transmitter/clk_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[3]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y107         FDSE (Setup_fdse_C_S)       -0.429    14.826    transmitter/fsmd.TxDShf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/fsmd.bitPos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.853ns (21.226%)  route 3.166ns (78.774%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    receiver/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  receiver/baudCnt.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  receiver/baudCnt.count_reg[13]/Q
                         net (fo=2, routed)           0.813     6.598    receiver/baudCnt.count_reg[13]
    SLICE_X5Y103         LUT6 (Prop_lut6_I1_O)        0.124     6.722 r  receiver/fsmd.bitPos[3]_i_4/O
                         net (fo=1, routed)           0.634     7.357    receiver/fsmd.bitPos[3]_i_4_n_0
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  receiver/fsmd.bitPos[3]_i_3/O
                         net (fo=3, routed)           1.100     8.580    receiver/fsmd.bitPos[3]_i_3_n_0
    SLICE_X5Y107         LUT5 (Prop_lut5_I4_O)        0.149     8.729 r  receiver/fsmd.bitPos[3]_i_1/O
                         net (fo=4, routed)           0.618     9.348    receiver/fsmd.bitPos[3]_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  receiver/fsmd.bitPos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.681    15.022    receiver/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  receiver/fsmd.bitPos_reg[0]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X5Y107         FDRE (Setup_fdre_C_CE)      -0.413    14.855    receiver/fsmd.bitPos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/fsmd.bitPos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.853ns (21.226%)  route 3.166ns (78.774%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    receiver/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  receiver/baudCnt.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  receiver/baudCnt.count_reg[13]/Q
                         net (fo=2, routed)           0.813     6.598    receiver/baudCnt.count_reg[13]
    SLICE_X5Y103         LUT6 (Prop_lut6_I1_O)        0.124     6.722 r  receiver/fsmd.bitPos[3]_i_4/O
                         net (fo=1, routed)           0.634     7.357    receiver/fsmd.bitPos[3]_i_4_n_0
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  receiver/fsmd.bitPos[3]_i_3/O
                         net (fo=3, routed)           1.100     8.580    receiver/fsmd.bitPos[3]_i_3_n_0
    SLICE_X5Y107         LUT5 (Prop_lut5_I4_O)        0.149     8.729 r  receiver/fsmd.bitPos[3]_i_1/O
                         net (fo=4, routed)           0.618     9.348    receiver/fsmd.bitPos[3]_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  receiver/fsmd.bitPos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.681    15.022    receiver/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  receiver/fsmd.bitPos_reg[1]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X5Y107         FDRE (Setup_fdre_C_CE)      -0.413    14.855    receiver/fsmd.bitPos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/fsmd.bitPos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.853ns (21.226%)  route 3.166ns (78.774%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    receiver/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  receiver/baudCnt.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  receiver/baudCnt.count_reg[13]/Q
                         net (fo=2, routed)           0.813     6.598    receiver/baudCnt.count_reg[13]
    SLICE_X5Y103         LUT6 (Prop_lut6_I1_O)        0.124     6.722 r  receiver/fsmd.bitPos[3]_i_4/O
                         net (fo=1, routed)           0.634     7.357    receiver/fsmd.bitPos[3]_i_4_n_0
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  receiver/fsmd.bitPos[3]_i_3/O
                         net (fo=3, routed)           1.100     8.580    receiver/fsmd.bitPos[3]_i_3_n_0
    SLICE_X5Y107         LUT5 (Prop_lut5_I4_O)        0.149     8.729 r  receiver/fsmd.bitPos[3]_i_1/O
                         net (fo=4, routed)           0.618     9.348    receiver/fsmd.bitPos[3]_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  receiver/fsmd.bitPos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.681    15.022    receiver/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  receiver/fsmd.bitPos_reg[2]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X5Y107         FDRE (Setup_fdre_C_CE)      -0.413    14.855    receiver/fsmd.bitPos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 transmitter/fsmd.TxDShf_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.674     1.558    transmitter/clk_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.141     1.699 r  transmitter/fsmd.TxDShf_reg[1]/Q
                         net (fo=1, routed)           0.056     1.755    transmitter/TxDShf[1]
    SLICE_X2Y107         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  transmitter/fsmd.TxDShf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    transmitter/fsmd.TxDShf[0]_i_1_n_0
    SLICE_X2Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.949     2.077    transmitter/clk_IBUF_BUFG
    SLICE_X2Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[0]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y107         FDSE (Hold_fdse_C_D)         0.120     1.691    transmitter/fsmd.TxDShf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 transmitter/fsmd.TxDShf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.666%)  route 0.119ns (36.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.675     1.559    transmitter/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  transmitter/fsmd.TxDShf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  transmitter/fsmd.TxDShf_reg[8]/Q
                         net (fo=2, routed)           0.119     1.842    transmitter/TxDShf[8]
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  transmitter/fsmd.TxDShf[7]_i_3/O
                         net (fo=1, routed)           0.000     1.887    transmitter/fsmd.TxDShf[7]_i_3_n_0
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.950     2.078    transmitter/clk_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[7]/C
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y106         FDSE (Hold_fdse_C_D)         0.121     1.696    transmitter/fsmd.TxDShf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 receiver/fsmd.RxDShf_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/fsmd.RxDShf_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.805%)  route 0.116ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.675     1.559    receiver/clk_IBUF_BUFG
    SLICE_X3Y106         FDSE                                         r  receiver/fsmd.RxDShf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDSE (Prop_fdse_C_Q)         0.141     1.700 r  receiver/fsmd.RxDShf_reg[4]/Q
                         net (fo=2, routed)           0.116     1.816    receiver/fsmd.RxDShf_reg[8]_0[3]
    SLICE_X3Y106         FDSE                                         r  receiver/fsmd.RxDShf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.950     2.078    receiver/clk_IBUF_BUFG
    SLICE_X3Y106         FDSE                                         r  receiver/fsmd.RxDShf_reg[3]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X3Y106         FDSE (Hold_fdse_C_D)         0.047     1.606    receiver/fsmd.RxDShf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 transmitter/fsmd.bitPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCntCE_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.073%)  route 0.158ns (45.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.675     1.559    transmitter/clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.700 f  transmitter/fsmd.bitPos_reg[0]/Q
                         net (fo=16, routed)          0.158     1.858    transmitter/fsmd.bitPos_reg_n_0_[0]
    SLICE_X2Y105         LUT5 (Prop_lut5_I2_O)        0.045     1.903 r  transmitter/baudCntCE_inv_i_1__0/O
                         net (fo=1, routed)           0.000     1.903    transmitter/baudCntCE_inv_i_1__0_n_0
    SLICE_X2Y105         FDRE                                         r  transmitter/baudCntCE_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.950     2.078    transmitter/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  transmitter/baudCntCE_reg_inv/C
                         clock pessimism             -0.506     1.572    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.120     1.692    transmitter/baudCntCE_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 receiver/fsmd.RxDShf_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/fsmd.RxDShf_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.751%)  route 0.189ns (57.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.673     1.557    receiver/clk_IBUF_BUFG
    SLICE_X4Y107         FDSE                                         r  receiver/fsmd.RxDShf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDSE (Prop_fdse_C_Q)         0.141     1.698 r  receiver/fsmd.RxDShf_reg[8]/Q
                         net (fo=2, routed)           0.189     1.886    receiver/fsmd.RxDShf_reg[8]_0[7]
    SLICE_X3Y106         FDSE                                         r  receiver/fsmd.RxDShf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.950     2.078    receiver/clk_IBUF_BUFG
    SLICE_X3Y106         FDSE                                         r  receiver/fsmd.RxDShf_reg[7]/C
                         clock pessimism             -0.482     1.596    
    SLICE_X3Y106         FDSE (Hold_fdse_C_D)         0.076     1.672    receiver/fsmd.RxDShf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 transmitter/fsmd.bitPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.bitPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.760%)  route 0.085ns (27.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.674     1.558    transmitter/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.128     1.686 f  transmitter/fsmd.bitPos_reg[3]/Q
                         net (fo=16, routed)          0.085     1.771    transmitter/fsmd.bitPos_reg_n_0_[3]
    SLICE_X5Y105         LUT4 (Prop_lut4_I3_O)        0.099     1.870 r  transmitter/fsmd.bitPos[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.870    transmitter/fsmd.bitPos[2]_i_1__0_n_0
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.948     2.076    transmitter/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[2]/C
                         clock pessimism             -0.518     1.558    
    SLICE_X5Y105         FDRE (Hold_fdre_C_D)         0.092     1.650    transmitter/fsmd.bitPos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 transmitter/fsmd.bitPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.107%)  route 0.201ns (51.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.674     1.558    transmitter/clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  transmitter/fsmd.bitPos_reg[1]/Q
                         net (fo=16, routed)          0.201     1.899    transmitter/fsmd.bitPos_reg_n_0_[1]
    SLICE_X2Y106         LUT6 (Prop_lut6_I1_O)        0.045     1.944 r  transmitter/fsmd.TxDShf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.944    transmitter/fsmd.TxDShf[4]_i_1_n_0
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.950     2.078    transmitter/clk_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[4]/C
                         clock pessimism             -0.482     1.596    
    SLICE_X2Y106         FDSE (Hold_fdse_C_D)         0.120     1.716    transmitter/fsmd.TxDShf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 transmitter/fsmd.TxDShf_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.674     1.558    transmitter/clk_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.141     1.699 r  transmitter/fsmd.TxDShf_reg[2]/Q
                         net (fo=1, routed)           0.136     1.835    transmitter/TxDShf[2]
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  transmitter/fsmd.TxDShf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    transmitter/fsmd.TxDShf[1]_i_1_n_0
    SLICE_X3Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.949     2.077    transmitter/clk_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[1]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X3Y107         FDSE (Hold_fdse_C_D)         0.092     1.650    transmitter/fsmd.TxDShf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 transmitter/fsmd.TxDShf_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.675     1.559    transmitter/clk_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDSE (Prop_fdse_C_Q)         0.164     1.723 r  transmitter/fsmd.TxDShf_reg[6]/Q
                         net (fo=1, routed)           0.148     1.871    transmitter/TxDShf[6]
    SLICE_X2Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.916 r  transmitter/fsmd.TxDShf[5]_i_1/O
                         net (fo=1, routed)           0.000     1.916    transmitter/fsmd.TxDShf[5]_i_1_n_0
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.950     2.078    transmitter/clk_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  transmitter/fsmd.TxDShf_reg[5]/C
                         clock pessimism             -0.519     1.559    
    SLICE_X2Y106         FDSE (Hold_fdse_C_D)         0.121     1.680    transmitter/fsmd.TxDShf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 receiver/dataRdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.bitPos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.922%)  route 0.165ns (44.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.674     1.558    receiver/clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  receiver/dataRdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  receiver/dataRdy_reg/Q
                         net (fo=3, routed)           0.165     1.886    transmitter/dataRdy
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  transmitter/fsmd.bitPos[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.931    transmitter/fsmd.bitPos[0]_i_1__0_n_0
    SLICE_X3Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.950     2.078    transmitter/clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  transmitter/fsmd.bitPos_reg[0]/C
                         clock pessimism             -0.482     1.596    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.091     1.687    transmitter/fsmd.bitPos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102   receiver/baudCnt.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104   receiver/baudCnt.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104   receiver/baudCnt.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105   receiver/baudCnt.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105   receiver/baudCnt.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105   receiver/baudCnt.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105   receiver/baudCnt.count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106   receiver/baudCnt.count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102   receiver/baudCnt.count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102   receiver/baudCnt.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102   receiver/baudCnt.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   receiver/baudCnt.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   receiver/baudCnt.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   receiver/baudCnt.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   receiver/baudCnt.count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   receiver/baudCnt.count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   receiver/baudCnt.count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   receiver/baudCnt.count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   receiver/baudCnt.count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102   receiver/baudCnt.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102   receiver/baudCnt.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   receiver/baudCnt.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   receiver/baudCnt.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   receiver/baudCnt.count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   receiver/baudCnt.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   receiver/baudCnt.count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   receiver/baudCnt.count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   receiver/baudCnt.count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   receiver/baudCnt.count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/fsmd.TxDShf_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.740ns  (logic 4.036ns (70.305%)  route 1.705ns (29.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.808     5.329    transmitter/clk_IBUF_BUFG
    SLICE_X2Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDSE (Prop_fdse_C_Q)         0.518     5.847 r  transmitter/fsmd.TxDShf_reg[0]/Q
                         net (fo=1, routed)           1.705     7.552    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.070 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000    11.070    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/fsmd.TxDShf_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.383ns (79.957%)  route 0.347ns (20.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.674     1.558    transmitter/clk_IBUF_BUFG
    SLICE_X2Y107         FDSE                                         r  transmitter/fsmd.TxDShf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDSE (Prop_fdse_C_Q)         0.164     1.722 r  transmitter/fsmd.TxDShf_reg[0]/Q
                         net (fo=1, routed)           0.347     2.068    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.287 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000     3.287    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.619ns  (logic 1.454ns (31.476%)  route 3.165ns (68.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.165     4.619    rstSynchronizer/D[0]
    SLICE_X2Y105         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683     5.024    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            receiver/RxDSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.563ns  (logic 1.456ns (56.806%)  route 1.107ns (43.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           1.107     2.563    receiver/RxDSynchronizer/aux_reg[0]_0[0]
    SLICE_X2Y105         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683     5.024    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            receiver/RxDSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.224ns (34.636%)  route 0.423ns (65.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           0.423     0.648    receiver/RxDSynchronizer/aux_reg[0]_0[0]
    SLICE_X2Y105         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.950     2.078    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.222ns (15.453%)  route 1.214ns (84.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.436    rstSynchronizer/D[0]
    SLICE_X2Y105         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.950     2.078    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  rstSynchronizer/aux_reg[0]/C





