
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_29568:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:88704*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88704*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29569:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:88707*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88707*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29570:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:88710*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88710*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29571:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:88713*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88713*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29572:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:88716*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88716*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29573:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90000000; valaddr_reg:x3; val_offset:88719*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88719*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29574:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90000001; valaddr_reg:x3; val_offset:88722*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88722*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29575:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90000003; valaddr_reg:x3; val_offset:88725*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88725*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29576:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90000007; valaddr_reg:x3; val_offset:88728*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88728*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29577:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x9000000f; valaddr_reg:x3; val_offset:88731*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88731*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29578:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x9000001f; valaddr_reg:x3; val_offset:88734*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88734*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29579:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x9000003f; valaddr_reg:x3; val_offset:88737*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88737*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29580:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x9000007f; valaddr_reg:x3; val_offset:88740*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88740*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29581:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x900000ff; valaddr_reg:x3; val_offset:88743*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88743*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29582:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x900001ff; valaddr_reg:x3; val_offset:88746*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88746*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29583:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x900003ff; valaddr_reg:x3; val_offset:88749*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88749*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29584:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x900007ff; valaddr_reg:x3; val_offset:88752*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88752*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29585:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90000fff; valaddr_reg:x3; val_offset:88755*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88755*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29586:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90001fff; valaddr_reg:x3; val_offset:88758*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88758*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29587:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90003fff; valaddr_reg:x3; val_offset:88761*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88761*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29588:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90007fff; valaddr_reg:x3; val_offset:88764*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88764*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29589:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x9000ffff; valaddr_reg:x3; val_offset:88767*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88767*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29590:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x9001ffff; valaddr_reg:x3; val_offset:88770*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88770*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29591:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x9003ffff; valaddr_reg:x3; val_offset:88773*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88773*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29592:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x9007ffff; valaddr_reg:x3; val_offset:88776*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88776*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29593:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x900fffff; valaddr_reg:x3; val_offset:88779*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88779*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29594:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x901fffff; valaddr_reg:x3; val_offset:88782*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88782*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29595:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x903fffff; valaddr_reg:x3; val_offset:88785*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88785*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29596:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90400000; valaddr_reg:x3; val_offset:88788*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88788*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29597:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90600000; valaddr_reg:x3; val_offset:88791*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88791*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29598:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90700000; valaddr_reg:x3; val_offset:88794*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88794*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29599:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x90780000; valaddr_reg:x3; val_offset:88797*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88797*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29600:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907c0000; valaddr_reg:x3; val_offset:88800*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88800*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29601:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907e0000; valaddr_reg:x3; val_offset:88803*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88803*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29602:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907f0000; valaddr_reg:x3; val_offset:88806*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88806*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29603:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907f8000; valaddr_reg:x3; val_offset:88809*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88809*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29604:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907fc000; valaddr_reg:x3; val_offset:88812*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88812*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29605:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907fe000; valaddr_reg:x3; val_offset:88815*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88815*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29606:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907ff000; valaddr_reg:x3; val_offset:88818*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88818*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29607:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907ff800; valaddr_reg:x3; val_offset:88821*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88821*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29608:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907ffc00; valaddr_reg:x3; val_offset:88824*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88824*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29609:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907ffe00; valaddr_reg:x3; val_offset:88827*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88827*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29610:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907fff00; valaddr_reg:x3; val_offset:88830*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88830*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29611:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907fff80; valaddr_reg:x3; val_offset:88833*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88833*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29612:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907fffc0; valaddr_reg:x3; val_offset:88836*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88836*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29613:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907fffe0; valaddr_reg:x3; val_offset:88839*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88839*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29614:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907ffff0; valaddr_reg:x3; val_offset:88842*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88842*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29615:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907ffff8; valaddr_reg:x3; val_offset:88845*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88845*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29616:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907ffffc; valaddr_reg:x3; val_offset:88848*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88848*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29617:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907ffffe; valaddr_reg:x3; val_offset:88851*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88851*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29618:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13a10a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13a10a; op2val:0x80000000;
op3val:0x907fffff; valaddr_reg:x3; val_offset:88854*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88854*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29619:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3f800001; valaddr_reg:x3; val_offset:88857*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88857*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29620:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3f800003; valaddr_reg:x3; val_offset:88860*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88860*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29621:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3f800007; valaddr_reg:x3; val_offset:88863*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88863*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29622:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3f999999; valaddr_reg:x3; val_offset:88866*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88866*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29623:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:88869*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88869*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29624:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:88872*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88872*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29625:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:88875*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88875*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29626:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:88878*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88878*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29627:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:88881*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88881*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29628:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:88884*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88884*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29629:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:88887*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88887*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29630:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:88890*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88890*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29631:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:88893*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88893*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29632:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:88896*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88896*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29633:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:88899*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88899*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29634:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:88902*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88902*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29635:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40000000; valaddr_reg:x3; val_offset:88905*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88905*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29636:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40000001; valaddr_reg:x3; val_offset:88908*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88908*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29637:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40000003; valaddr_reg:x3; val_offset:88911*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88911*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29638:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40000007; valaddr_reg:x3; val_offset:88914*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88914*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29639:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x4000000f; valaddr_reg:x3; val_offset:88917*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88917*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29640:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x4000001f; valaddr_reg:x3; val_offset:88920*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88920*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29641:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x4000003f; valaddr_reg:x3; val_offset:88923*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88923*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29642:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x4000007f; valaddr_reg:x3; val_offset:88926*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88926*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29643:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x400000ff; valaddr_reg:x3; val_offset:88929*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88929*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29644:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x400001ff; valaddr_reg:x3; val_offset:88932*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88932*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29645:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x400003ff; valaddr_reg:x3; val_offset:88935*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88935*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29646:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x400007ff; valaddr_reg:x3; val_offset:88938*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88938*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29647:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40000fff; valaddr_reg:x3; val_offset:88941*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88941*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29648:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40001fff; valaddr_reg:x3; val_offset:88944*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88944*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29649:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40003fff; valaddr_reg:x3; val_offset:88947*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88947*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29650:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40007fff; valaddr_reg:x3; val_offset:88950*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88950*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29651:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x4000ffff; valaddr_reg:x3; val_offset:88953*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88953*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29652:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x4001ffff; valaddr_reg:x3; val_offset:88956*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88956*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29653:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x4003ffff; valaddr_reg:x3; val_offset:88959*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88959*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29654:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x4007ffff; valaddr_reg:x3; val_offset:88962*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88962*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29655:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x400fffff; valaddr_reg:x3; val_offset:88965*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88965*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29656:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x401fffff; valaddr_reg:x3; val_offset:88968*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88968*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29657:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x403fffff; valaddr_reg:x3; val_offset:88971*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88971*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29658:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40400000; valaddr_reg:x3; val_offset:88974*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88974*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29659:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40600000; valaddr_reg:x3; val_offset:88977*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88977*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29660:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40700000; valaddr_reg:x3; val_offset:88980*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88980*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29661:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x40780000; valaddr_reg:x3; val_offset:88983*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88983*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29662:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407c0000; valaddr_reg:x3; val_offset:88986*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88986*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29663:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407e0000; valaddr_reg:x3; val_offset:88989*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88989*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29664:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407f0000; valaddr_reg:x3; val_offset:88992*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88992*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29665:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407f8000; valaddr_reg:x3; val_offset:88995*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88995*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29666:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407fc000; valaddr_reg:x3; val_offset:88998*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88998*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29667:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407fe000; valaddr_reg:x3; val_offset:89001*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89001*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29668:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407ff000; valaddr_reg:x3; val_offset:89004*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89004*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29669:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407ff800; valaddr_reg:x3; val_offset:89007*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89007*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29670:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407ffc00; valaddr_reg:x3; val_offset:89010*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89010*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29671:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407ffe00; valaddr_reg:x3; val_offset:89013*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89013*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29672:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407fff00; valaddr_reg:x3; val_offset:89016*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89016*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29673:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407fff80; valaddr_reg:x3; val_offset:89019*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89019*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29674:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407fffc0; valaddr_reg:x3; val_offset:89022*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89022*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29675:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407fffe0; valaddr_reg:x3; val_offset:89025*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89025*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29676:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407ffff0; valaddr_reg:x3; val_offset:89028*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89028*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29677:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407ffff8; valaddr_reg:x3; val_offset:89031*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89031*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29678:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407ffffc; valaddr_reg:x3; val_offset:89034*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89034*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29679:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407ffffe; valaddr_reg:x3; val_offset:89037*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89037*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29680:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1446c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x373f85 and fs3 == 0 and fe3 == 0x80 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1446c8; op2val:0x373f85;
op3val:0x407fffff; valaddr_reg:x3; val_offset:89040*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89040*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29681:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:89043*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89043*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29682:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:89046*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89046*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29683:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:89049*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89049*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29684:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:89052*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89052*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29685:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:89055*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89055*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29686:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:89058*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89058*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29687:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:89061*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89061*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29688:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:89064*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89064*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29689:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:89067*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89067*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29690:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:89070*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89070*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29691:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:89073*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89073*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29692:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:89076*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89076*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29693:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:89079*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89079*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29694:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:89082*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89082*0 + 3*231*FLEN/8, x4, x1, x2)

inst_29695:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14a5b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14a5b3; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:89085*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 89085*0 + 3*231*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919104,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919105,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919107,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919111,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919119,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919135,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919167,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919231,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919359,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919615,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415920127,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415921151,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415923199,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415927295,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415935487,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415951871,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415984639,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416050175,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416181247,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416443391,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416967679,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2418016255,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2420113407,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2420113408,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2422210560,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2423259136,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2423783424,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424045568,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424176640,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424242176,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424274944,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424291328,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424299520,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424303616,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424305664,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424306688,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307200,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307456,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307584,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307648,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307680,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307696,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307704,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307708,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307710,32,FLEN)
NAN_BOXED(2131992842,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307711,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741824,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741825,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741827,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741831,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741839,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741855,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741887,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073741951,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073742079,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073742335,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073742847,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073743871,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073745919,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073750015,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073758207,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073774591,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073807359,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1073872895,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1074003967,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1074266111,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1074790399,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1075838975,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1077936127,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1077936128,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1080033280,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1081081856,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1081606144,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1081868288,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1081999360,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082064896,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082097664,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082114048,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082122240,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082126336,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082128384,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082129408,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082129920,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082130176,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082130304,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082130368,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082130400,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082130416,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082130424,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082130428,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082130430,32,FLEN)
NAN_BOXED(2132035272,32,FLEN)
NAN_BOXED(3620741,32,FLEN)
NAN_BOXED(1082130431,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2132059571,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
