// Seed: 3286092179
module module_0 (
    output tri  id_0
    , id_4,
    input  tri0 id_1,
    output tri0 id_2
);
  wire id_5;
  ;
  assign module_2.id_3 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input supply1 id_4,
    inout logic id_5,
    output supply0 id_6
);
  always @(id_3 or posedge id_4) begin : LABEL_0
    id_5 <= -1;
  end
  module_0 modCall_1 (
      id_6,
      id_2,
      id_6
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd89
) (
    output supply1 id_0,
    output tri id_1,
    output uwire id_2,
    input tri1 id_3,
    input wor _id_4,
    output supply1 id_5,
    output supply0 id_6,
    output uwire id_7
);
  tri id_9 = -1 < id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_6
  );
  assign id_6 = 1;
  wire [id_4 : 1] id_10;
endmodule
