// Seed: 793756166
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2
    , id_3
);
  logic id_4;
  type_10(
      id_3, id_3
  );
  logic id_5 = id_3;
  type_11 id_6 (
      1,
      id_5,
      id_1,
      ~id_0
  );
endmodule
