--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_M3.twx CNC2_FC_M3.ncd -o CNC2_FC_M3.twr CNC2_FC_M3.pcf -ucf
CNC2_FC_M3.ucf

Design file:              CNC2_FC_M3.ncd
Physical constraint file: CNC2_FC_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152669071 paths analyzed, 14758 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.970ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X24Y60.D2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.840ns (Levels of Logic = 5)
  Clock Path Skew:      1.765ns (1.260 - -0.505)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y50.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X28Y52.C6      net (fanout=21)       0.952   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X28Y52.C       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X27Y55.A6      net (fanout=11)       0.647   AddressDecoderCS0n
    SLICE_X27Y55.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Address[7]_GND_395_o_equal_38_o<7>1
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X27Y55.B5      net (fanout=4)        0.379   CNC2_FC_M3/SacnHead_Select
    SLICE_X27Y55.BMUX    Tilo                  0.313   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Address[7]_GND_395_o_equal_38_o<7>1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Mmux_Laser_Select11
    SLICE_X5Y65.A6       net (fanout=24)       4.071   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Select
    SLICE_X5Y65.A        Tilo                  0.259   CNC2_FC_M3/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT411
    SLICE_X24Y60.D2      net (fanout=1)        6.006   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT410
    SLICE_X24Y60.CLK     Tas                   0.341   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                     13.840ns (1.785ns logic, 12.055ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_12 (FF)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.725ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.280 - 0.263)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_12 to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y58.CQ      Tcko                  0.408   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<13>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_12
    SLICE_X5Y65.A3       net (fanout=3)        5.711   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<12>
    SLICE_X5Y65.A        Tilo                  0.259   CNC2_FC_M3/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT411
    SLICE_X24Y60.D2      net (fanout=1)        6.006   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT410
    SLICE_X24Y60.CLK     Tas                   0.341   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                     12.725ns (1.008ns logic, 11.717ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_12 (FF)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      11.707ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.280 - 0.270)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_12 to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.AQ      Tcko                  0.391   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_12
    SLICE_X5Y65.A1       net (fanout=5)        4.710   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<12>
    SLICE_X5Y65.A        Tilo                  0.259   CNC2_FC_M3/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT411
    SLICE_X24Y60.D2      net (fanout=1)        6.006   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT410
    SLICE_X24Y60.CLK     Tas                   0.341   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                     11.707ns (0.991ns logic, 10.716ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1 (SLICE_X7Y73.B1), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.957ns (Levels of Logic = 4)
  Clock Path Skew:      1.929ns (1.392 - -0.537)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y51.D3      net (fanout=6)        3.022   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y51.D       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv1
    SLICE_X27Y38.C2      net (fanout=16)       2.986   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
    SLICE_X27Y38.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<2>
                                                       CNC2_FC_M3/ibus_DataIn<1>LogicTrst_SW0
    SLICE_X27Y38.B4      net (fanout=3)        0.335   N96
    SLICE_X27Y38.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<2>
                                                       CNC2_FC_M3/ibus_DataIn<1>LogicTrst
    SLICE_X7Y73.B1       net (fanout=80)       6.068   CNC2_FC_M3/ibus_DataIn<1>
    SLICE_X7Y73.CLK      Tas                   0.322   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit21
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    -------------------------------------------------  ---------------------------
    Total                                     13.957ns (1.546ns logic, 12.411ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.664ns (Levels of Logic = 4)
  Clock Path Skew:      1.757ns (1.392 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA1     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y31.B6      net (fanout=1)        2.458   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1>
    SLICE_X16Y31.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_522
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_10
    SLICE_X27Y38.A4      net (fanout=1)        1.961   ML3MST_inst/common_mem_douta<1>
    SLICE_X27Y38.A       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<2>
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X27Y38.B6      net (fanout=2)        0.123   LB_MIII_DataOut<1>
    SLICE_X27Y38.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<2>
                                                       CNC2_FC_M3/ibus_DataIn<1>LogicTrst
    SLICE_X7Y73.B1       net (fanout=80)       6.068   CNC2_FC_M3/ibus_DataIn<1>
    SLICE_X7Y73.CLK      Tas                   0.322   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit21
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    -------------------------------------------------  ---------------------------
    Total                                     13.664ns (3.054ns logic, 10.610ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.609ns (Levels of Logic = 4)
  Clock Path Skew:      1.748ns (1.392 - -0.356)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA1    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y31.A3      net (fanout=1)        2.391   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<1>
    SLICE_X16Y31.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_411
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_10
    SLICE_X27Y38.A4      net (fanout=1)        1.961   ML3MST_inst/common_mem_douta<1>
    SLICE_X27Y38.A       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<2>
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X27Y38.B6      net (fanout=2)        0.123   LB_MIII_DataOut<1>
    SLICE_X27Y38.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<2>
                                                       CNC2_FC_M3/ibus_DataIn<1>LogicTrst
    SLICE_X7Y73.B1       net (fanout=80)       6.068   CNC2_FC_M3/ibus_DataIn<1>
    SLICE_X7Y73.CLK      Tas                   0.322   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit21
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    -------------------------------------------------  ---------------------------
    Total                                     13.609ns (3.066ns logic, 10.543ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB (SLICE_X50Y74.BX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.703ns (Levels of Logic = 3)
  Clock Path Skew:      1.692ns (1.327 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA4     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y33.B5      net (fanout=1)        2.815   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<4>
    SLICE_X16Y33.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_552
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X16Y38.B6      net (fanout=1)        1.091   ML3MST_inst/common_mem_douta<4>
    SLICE_X16Y38.B       Tilo                  0.205   LB_MIII_DataOut<4>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X31Y39.C4      net (fanout=2)        1.166   LB_MIII_DataOut<4>
    SLICE_X31Y39.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<6>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
    SLICE_X50Y74.BX      net (fanout=73)       5.745   CNC2_FC_M3/ibus_DataIn<4>
    SLICE_X50Y74.CLK     Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.703ns (2.886ns logic, 10.817ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.222ns (Levels of Logic = 3)
  Clock Path Skew:      1.702ns (1.327 - -0.375)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA20   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y35.D3       net (fanout=1)        2.069   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<20>
    SLICE_X6Y35.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_douta<20>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_612
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_11
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_11
    SLICE_X10Y42.C6      net (fanout=1)        1.031   ML3MST_inst/common_mem_douta<20>
    SLICE_X10Y42.C       Tilo                  0.204   LB_MIII_DataOut<20>
                                                       ML3MST_inst/Mmux_host_data_r131
    SLICE_X31Y39.C5      net (fanout=2)        1.463   LB_MIII_DataOut<20>
    SLICE_X31Y39.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<6>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
    SLICE_X50Y74.BX      net (fanout=73)       5.745   CNC2_FC_M3/ibus_DataIn<4>
    SLICE_X50Y74.CLK     Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.222ns (2.914ns logic, 10.308ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.157ns (Levels of Logic = 3)
  Clock Path Skew:      1.702ns (1.327 - -0.375)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA4    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y33.D3      net (fanout=1)        2.267   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<4>
    SLICE_X16Y33.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_626
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X16Y38.B6      net (fanout=1)        1.091   ML3MST_inst/common_mem_douta<4>
    SLICE_X16Y38.B       Tilo                  0.205   LB_MIII_DataOut<4>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X31Y39.C4      net (fanout=2)        1.166   LB_MIII_DataOut<4>
    SLICE_X31Y39.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<6>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
    SLICE_X50Y74.BX      net (fanout=73)       5.745   CNC2_FC_M3/ibus_DataIn<4>
    SLICE_X50Y74.CLK     Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.157ns (2.888ns logic, 10.269ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (SLICE_X34Y47.CX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_24 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.856ns (Levels of Logic = 2)
  Clock Path Skew:      1.438ns (1.096 - -0.342)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_24 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.CQ      Tcko                  0.200   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/reg_dout_24
    SLICE_X18Y46.A5      net (fanout=1)        0.350   ML3MST_inst/reg_dout<24>
    SLICE_X18Y46.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_r_STS_14
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X33Y47.A5      net (fanout=2)        0.812   LB_MIII_DataOut<24>
    SLICE_X33Y47.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst
    SLICE_X34Y47.CX      net (fanout=69)       0.280   CNC2_FC_M3/ibus_DataIn<8>
    SLICE_X34Y47.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (0.414ns logic, 1.442ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_8 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.105ns (Levels of Logic = 2)
  Clock Path Skew:      1.306ns (1.096 - -0.210)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_8 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y40.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/reg_dout_8
    SLICE_X17Y41.D3      net (fanout=1)        0.452   ML3MST_inst/reg_dout<8>
    SLICE_X17Y41.D       Tilo                  0.156   LB_MIII_DataOut<8>
                                                       ML3MST_inst/Mmux_host_data_r311
    SLICE_X33Y47.A6      net (fanout=2)        0.961   LB_MIII_DataOut<8>
    SLICE_X33Y47.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst
    SLICE_X34Y47.CX      net (fanout=69)       0.280   CNC2_FC_M3/ibus_DataIn<8>
    SLICE_X34Y47.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (0.412ns logic, 1.693ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.235ns (Levels of Logic = 3)
  Clock Path Skew:      1.392ns (1.096 - -0.296)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y50.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y51.D4      net (fanout=21)       0.540   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y51.D       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv1
    SLICE_X33Y47.B6      net (fanout=16)       0.368   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
    SLICE_X33Y47.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst_SW0
    SLICE_X33Y47.A1      net (fanout=3)        0.477   N110
    SLICE_X33Y47.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<27>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst
    SLICE_X34Y47.CX      net (fanout=69)       0.280   CNC2_FC_M3/ibus_DataIn<8>
    SLICE_X34Y47.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (0.570ns logic, 1.665ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_4 (SLICE_X31Y39.C4), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_4 (FF)
  Destination:          CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 2)
  Clock Path Skew:      1.278ns (1.057 - -0.221)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_4 to CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<5>
                                                       ML3MST_inst/reg_dout_4
    SLICE_X16Y38.B2      net (fanout=1)        0.484   ML3MST_inst/reg_dout<4>
    SLICE_X16Y38.B       Tilo                  0.142   LB_MIII_DataOut<4>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X31Y39.C4      net (fanout=2)        0.682   LB_MIII_DataOut<4>
    SLICE_X31Y39.CLK     Tah         (-Th)    -0.215   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<6>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_4
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.555ns logic, 1.166ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.377ns (Levels of Logic = 3)
  Clock Path Skew:      1.299ns (1.057 - -0.242)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X16Y33.D4      net (fanout=128)      0.295   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X16Y33.BMUX    Topdb                 0.257   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_626
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X16Y38.B6      net (fanout=1)        0.588   ML3MST_inst/common_mem_douta<4>
    SLICE_X16Y38.B       Tilo                  0.142   LB_MIII_DataOut<4>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X31Y39.C4      net (fanout=2)        0.682   LB_MIII_DataOut<4>
    SLICE_X31Y39.CLK     Tah         (-Th)    -0.215   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<6>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_4
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (0.812ns logic, 1.565ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.382ns (Levels of Logic = 3)
  Clock Path Skew:      1.299ns (1.057 - -0.242)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X16Y33.C4      net (fanout=128)      0.303   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X16Y33.BMUX    Topcb                 0.254   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_553
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X16Y38.B6      net (fanout=1)        0.588   ML3MST_inst/common_mem_douta<4>
    SLICE_X16Y38.B       Tilo                  0.142   LB_MIII_DataOut<4>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X31Y39.C4      net (fanout=2)        0.682   LB_MIII_DataOut<4>
    SLICE_X31Y39.CLK     Tah         (-Th)    -0.215   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<6>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_4
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.809ns logic, 1.573ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (SLICE_X22Y33.CX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.894ns (Levels of Logic = 2)
  Clock Path Skew:      1.436ns (1.116 - -0.320)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.DQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<5>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5
    SLICE_X31Y38.C2      net (fanout=1)        0.703   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<5>
    SLICE_X31Y38.C       Tilo                  0.156   N104
                                                       CNC2_FC_M3/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X31Y38.B4      net (fanout=3)        0.108   N104
    SLICE_X31Y38.B       Tilo                  0.156   N104
                                                       CNC2_FC_M3/ibus_DataIn<5>LogicTrst
    SLICE_X22Y33.CX      net (fanout=73)       0.671   CNC2_FC_M3/ibus_DataIn<5>
    SLICE_X22Y33.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.894ns (0.412ns logic, 1.482ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_5 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.567ns (Levels of Logic = 2)
  Clock Path Skew:      1.337ns (1.116 - -0.221)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_5 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<5>
                                                       ML3MST_inst/reg_dout_5
    SLICE_X16Y32.B5      net (fanout=1)        0.554   ML3MST_inst/reg_dout<5>
    SLICE_X16Y32.B       Tilo                  0.142   ML3MST_inst/ml3_logic_root/rx_cyclic_ptr
                                                       ML3MST_inst/Mmux_host_data_r281
    SLICE_X31Y38.B6      net (fanout=2)        0.944   LB_MIII_DataOut<5>
    SLICE_X31Y38.B       Tilo                  0.156   N104
                                                       CNC2_FC_M3/ibus_DataIn<5>LogicTrst
    SLICE_X22Y33.CX      net (fanout=73)       0.671   CNC2_FC_M3/ibus_DataIn<5>
    SLICE_X22Y33.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (0.398ns logic, 2.169ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Skew:      1.387ns (1.116 - -0.271)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y42.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X28Y42.A4      net (fanout=5)        0.903   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X28Y42.A       Tilo                  0.142   CNC2_FC_M3/ibus_DataIn<0>LogicTrst2
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst21
    SLICE_X31Y38.B3      net (fanout=48)       1.038   CNC2_FC_M3/ibus_DataIn<0>LogicTrst2
    SLICE_X31Y38.B       Tilo                  0.156   N104
                                                       CNC2_FC_M3/ibus_DataIn<5>LogicTrst
    SLICE_X22Y33.CX      net (fanout=73)       0.671   CNC2_FC_M3/ibus_DataIn<5>
    SLICE_X22Y33.CLK     Tdh         (-Th)     0.098   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.398ns logic, 2.612ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.032ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (SLICE_X31Y3.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.528ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.332 - 0.405)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.AQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X31Y3.C1       net (fanout=11)       1.880   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X31Y3.CMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X31Y3.A2       net (fanout=1)        0.605   ML3MST_inst/N386
    SLICE_X31Y3.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.528ns (1.043ns logic, 2.485ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.686ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.332 - 0.387)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y3.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28
    SLICE_X31Y3.C3       net (fanout=2)        1.055   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
    SLICE_X31Y3.CMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X31Y3.A2       net (fanout=1)        0.605   ML3MST_inst/N386
    SLICE_X31Y3.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (1.026ns logic, 1.660ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23 (SLICE_X31Y3.B4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.332 - 0.405)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.AQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X31Y3.C1       net (fanout=11)       1.880   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X31Y3.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<23>_SW0
    SLICE_X31Y3.B4       net (fanout=1)        0.327   ML3MST_inst/N384
    SLICE_X31Y3.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (0.989ns logic, 2.207ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.116ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.332 - 0.387)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y3.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    SLICE_X31Y3.C5       net (fanout=2)        0.817   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<27>
    SLICE_X31Y3.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<23>_SW0
    SLICE_X31Y3.B4       net (fanout=1)        0.327   ML3MST_inst/N384
    SLICE_X31Y3.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23
    -------------------------------------------------  ---------------------------
    Total                                      2.116ns (0.972ns logic, 1.144ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (SLICE_X21Y4.C3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.191ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y2.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10
    SLICE_X13Y0.B1       net (fanout=2)        1.193   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<10>
    SLICE_X13Y0.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X21Y4.C3       net (fanout=1)        1.026   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X21Y4.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (0.972ns logic, 2.219ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.067ns (Levels of Logic = 9)
  Clock Path Skew:      0.040ns (0.388 - 0.348)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y23.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X26Y8.B1       net (fanout=12)       2.407   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X26Y8.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X27Y7.B2       net (fanout=14)       0.652   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X27Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X27Y7.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X27Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X25Y6.C2       net (fanout=1)        0.637   ML3MST_inst/N1291
    SLICE_X25Y6.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_dd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X25Y6.D3       net (fanout=1)        0.483   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X25Y6.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_dd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X29Y6.A2       net (fanout=1)        0.831   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X29Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X13Y0.A5       net (fanout=28)       1.997   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X13Y0.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2_SW0
    SLICE_X13Y0.B6       net (fanout=1)        0.118   ML3MST_inst/N304
    SLICE_X13Y0.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X21Y4.C3       net (fanout=1)        1.026   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X21Y4.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                     11.067ns (2.729ns logic, 8.338ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.960ns (Levels of Logic = 9)
  Clock Path Skew:      0.040ns (0.388 - 0.348)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y23.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X26Y8.A1       net (fanout=12)       2.312   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X26Y8.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X27Y7.B1       net (fanout=16)       0.640   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X27Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X27Y7.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X27Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X25Y6.C2       net (fanout=1)        0.637   ML3MST_inst/N1291
    SLICE_X25Y6.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_dd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X25Y6.D3       net (fanout=1)        0.483   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X25Y6.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_dd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X29Y6.A2       net (fanout=1)        0.831   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X29Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X13Y0.A5       net (fanout=28)       1.997   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X13Y0.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2_SW0
    SLICE_X13Y0.B6       net (fanout=1)        0.118   ML3MST_inst/N304
    SLICE_X13Y0.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X21Y4.C3       net (fanout=1)        1.026   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X21Y4.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                     10.960ns (2.729ns logic, 8.231ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (SLICE_X20Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y2.AQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    SLICE_X20Y2.A6       net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<12>
    SLICE_X20Y2.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28 (SLICE_X28Y3.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y3.AQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<30>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28
    SLICE_X28Y3.A6       net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<28>
    SLICE_X28Y3.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<30>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_28
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (SLICE_X20Y2.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y2.DQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    SLICE_X20Y2.D6       net (fanout=2)        0.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
    SLICE_X20Y2.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y2.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.691ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X26Y7.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.193ns (0.255 - 0.448)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y3.AQ        Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X1Y4.A4        net (fanout=2)        0.780   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X1Y4.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X26Y7.CE       net (fanout=4)        2.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y7.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.954ns logic, 3.509ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.207ns (0.255 - 0.462)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.AQ        Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y4.A1        net (fanout=2)        0.602   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y4.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X26Y7.CE       net (fanout=4)        2.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y7.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (0.954ns logic, 3.331ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X26Y7.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.193ns (0.255 - 0.448)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y3.AQ        Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X1Y4.A4        net (fanout=2)        0.780   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X1Y4.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X26Y7.CE       net (fanout=4)        2.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y7.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.954ns logic, 3.509ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.207ns (0.255 - 0.462)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.AQ        Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y4.A1        net (fanout=2)        0.602   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y4.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X26Y7.CE       net (fanout=4)        2.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y7.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (0.954ns logic, 3.331ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X26Y7.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.193ns (0.255 - 0.448)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y3.AQ        Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X1Y4.A4        net (fanout=2)        0.780   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X1Y4.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X26Y7.CE       net (fanout=4)        2.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y7.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.954ns logic, 3.509ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.207ns (0.255 - 0.462)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.AQ        Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y4.A1        net (fanout=2)        0.602   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y4.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X26Y7.CE       net (fanout=4)        2.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X26Y7.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (0.954ns logic, 3.331ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X0Y14.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X0Y14.DX       net (fanout=1)        0.131   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X0Y14.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.246ns logic, 0.131ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X26Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.031 - 0.034)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    SLICE_X26Y7.AX       net (fanout=1)        0.312   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<0>
    SLICE_X26Y7.CLK      Tdh         (-Th)     0.120   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.078ns logic, 0.312ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X26Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.031 - 0.034)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    SLICE_X26Y7.BX       net (fanout=1)        0.314   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<2>
    SLICE_X26Y7.CLK      Tdh         (-Th)     0.111   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.087ns logic, 0.314ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X26Y7.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X26Y7.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_2 (SLICE_X21Y37.A2), 38 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.841ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      10.870ns (Levels of Logic = 5)
  Clock Path Skew:      -0.476ns (1.562 - 2.038)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.AQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X6Y5.B4        net (fanout=43)       2.310   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X6Y5.BMUX      Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X17Y28.A2      net (fanout=11)       3.254   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X17Y28.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X18Y36.B3      net (fanout=1)        1.683   ML3MST_inst/debug_info_10<2>
    SLICE_X18Y36.B       Tilo                  0.203   ML3MST_inst/mux22_122
                                                       ML3MST_inst/mux22_122
    SLICE_X21Y37.B1      net (fanout=1)        0.874   ML3MST_inst/mux22_122
    SLICE_X21Y37.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X21Y37.A2      net (fanout=1)        1.037   ML3MST_inst/mux22_7
    SLICE_X21Y37.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.870ns (1.712ns logic, 9.158ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.743ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      10.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.471ns (1.562 - 2.033)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X6Y5.B1        net (fanout=15)       2.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X6Y5.BMUX      Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X17Y28.A2      net (fanout=11)       3.254   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X17Y28.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X18Y36.B3      net (fanout=1)        1.683   ML3MST_inst/debug_info_10<2>
    SLICE_X18Y36.B       Tilo                  0.203   ML3MST_inst/mux22_122
                                                       ML3MST_inst/mux22_122
    SLICE_X21Y37.B1      net (fanout=1)        0.874   ML3MST_inst/mux22_122
    SLICE_X21Y37.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X21Y37.A2      net (fanout=1)        1.037   ML3MST_inst/mux22_7
    SLICE_X21Y37.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.777ns (1.695ns logic, 9.082ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.574ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      10.605ns (Levels of Logic = 5)
  Clock Path Skew:      -0.474ns (1.562 - 2.036)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y19.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd19
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X6Y5.B5        net (fanout=19)       2.062   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X6Y5.BMUX      Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X17Y28.A2      net (fanout=11)       3.254   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X17Y28.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X18Y36.B3      net (fanout=1)        1.683   ML3MST_inst/debug_info_10<2>
    SLICE_X18Y36.B       Tilo                  0.203   ML3MST_inst/mux22_122
                                                       ML3MST_inst/mux22_122
    SLICE_X21Y37.B1      net (fanout=1)        0.874   ML3MST_inst/mux22_122
    SLICE_X21Y37.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X21Y37.A2      net (fanout=1)        1.037   ML3MST_inst/mux22_7
    SLICE_X21Y37.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.605ns (1.695ns logic, 8.910ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_4 (SLICE_X13Y37.A1), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.628ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd76 (FF)
  Destination:          ML3MST_inst/reg_dout_4 (FF)
  Data Path Delay:      10.733ns (Levels of Logic = 3)
  Clock Path Skew:      -0.400ns (1.649 - 2.049)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd76 to ML3MST_inst/reg_dout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd79
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd76
    SLICE_X10Y14.A3      net (fanout=54)       4.471   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd76
    SLICE_X10Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/_n43841
    SLICE_X8Y43.D4       net (fanout=54)       3.757   ML3MST_inst/ml3_core_status<4>
    SLICE_X8Y43.CMUX     Topdc                 0.338   ML3MST_inst/ml3_logic_root/reg_r_STS_0
                                                       ML3MST_inst/mux26_6_F
                                                       ML3MST_inst/mux26_6
    SLICE_X13Y37.A1      net (fanout=1)        1.251   ML3MST_inst/mux26_6
    SLICE_X13Y37.CLK     Tas                   0.322   ML3MST_inst/reg_dout<5>
                                                       ML3MST_inst/host_addr<6>91
                                                       ML3MST_inst/reg_dout_4
    -------------------------------------------------  ---------------------------
    Total                                     10.733ns (1.254ns logic, 9.479ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.894ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd16 (FF)
  Destination:          ML3MST_inst/reg_dout_4 (FF)
  Data Path Delay:      10.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.351ns (1.649 - 2.000)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd16 to ML3MST_inst/reg_dout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd37
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd16
    SLICE_X10Y14.A2      net (fanout=14)       3.786   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd16
    SLICE_X10Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/_n43841
    SLICE_X8Y43.D4       net (fanout=54)       3.757   ML3MST_inst/ml3_core_status<4>
    SLICE_X8Y43.CMUX     Topdc                 0.338   ML3MST_inst/ml3_logic_root/reg_r_STS_0
                                                       ML3MST_inst/mux26_6_F
                                                       ML3MST_inst/mux26_6
    SLICE_X13Y37.A1      net (fanout=1)        1.251   ML3MST_inst/mux26_6
    SLICE_X13Y37.CLK     Tas                   0.322   ML3MST_inst/reg_dout<5>
                                                       ML3MST_inst/host_addr<6>91
                                                       ML3MST_inst/reg_dout_4
    -------------------------------------------------  ---------------------------
    Total                                     10.048ns (1.254ns logic, 8.794ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.252ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd17 (FF)
  Destination:          ML3MST_inst/reg_dout_4 (FF)
  Data Path Delay:      9.368ns (Levels of Logic = 3)
  Clock Path Skew:      -0.389ns (1.649 - 2.038)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd17 to ML3MST_inst/reg_dout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd20
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd17
    SLICE_X10Y14.A5      net (fanout=9)        3.106   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd17
    SLICE_X10Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/_n43841
    SLICE_X8Y43.D4       net (fanout=54)       3.757   ML3MST_inst/ml3_core_status<4>
    SLICE_X8Y43.CMUX     Topdc                 0.338   ML3MST_inst/ml3_logic_root/reg_r_STS_0
                                                       ML3MST_inst/mux26_6_F
                                                       ML3MST_inst/mux26_6
    SLICE_X13Y37.A1      net (fanout=1)        1.251   ML3MST_inst/mux26_6
    SLICE_X13Y37.CLK     Tas                   0.322   ML3MST_inst/reg_dout<5>
                                                       ML3MST_inst/host_addr<6>91
                                                       ML3MST_inst/reg_dout_4
    -------------------------------------------------  ---------------------------
    Total                                      9.368ns (1.254ns logic, 8.114ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X11Y40.A4), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.436ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd53 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.620ns (Levels of Logic = 7)
  Clock Path Skew:      -0.321ns (1.660 - 1.981)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd53 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd54
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd53
    SLICE_X21Y19.D1      net (fanout=7)        1.933   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd53
    SLICE_X21Y19.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X21Y23.C1      net (fanout=1)        1.286   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X21Y23.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2msg_sz<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X19Y23.C6      net (fanout=2)        0.310   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X19Y23.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X16Y28.B1      net (fanout=1)        1.558   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X16Y28.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X16Y28.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X16Y28.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X16Y38.C1      net (fanout=1)        1.478   ML3MST_inst/mux30_122
    SLICE_X16Y38.CMUX    Tilo                  0.343   LB_MIII_DataOut<4>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X11Y40.A4      net (fanout=1)        1.236   ML3MST_inst/mux30_7
    SLICE_X11Y40.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.620ns (2.376ns logic, 8.244ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.371ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.531ns (Levels of Logic = 7)
  Clock Path Skew:      -0.345ns (1.660 - 2.005)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X21Y22.C4      net (fanout=16)       2.805   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X21Y22.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X21Y23.C5      net (fanout=1)        0.325   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X21Y23.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2msg_sz<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X19Y23.C6      net (fanout=2)        0.310   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X19Y23.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X16Y28.B1      net (fanout=1)        1.558   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X16Y28.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X16Y28.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X16Y28.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X16Y38.C1      net (fanout=1)        1.478   ML3MST_inst/mux30_122
    SLICE_X16Y38.CMUX    Tilo                  0.343   LB_MIII_DataOut<4>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X11Y40.A4      net (fanout=1)        1.236   ML3MST_inst/mux30_7
    SLICE_X11Y40.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (2.376ns logic, 8.155ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.028ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.261ns (Levels of Logic = 6)
  Clock Path Skew:      -0.272ns (1.660 - 1.932)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
    SLICE_X19Y17.A1      net (fanout=353)      1.940   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
    SLICE_X19Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_s<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]211
    SLICE_X19Y23.C2      net (fanout=2)        1.489   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
    SLICE_X19Y23.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X16Y28.B1      net (fanout=1)        1.558   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X16Y28.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X16Y28.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X16Y28.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X16Y38.C1      net (fanout=1)        1.478   ML3MST_inst/mux30_122
    SLICE_X16Y38.CMUX    Tilo                  0.343   LB_MIII_DataOut<4>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X11Y40.A4      net (fanout=1)        1.236   ML3MST_inst/mux30_7
    SLICE_X11Y40.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.261ns (2.117ns logic, 8.144ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_30 (SLICE_X23Y54.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.114ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_30 (FF)
  Destination:          ML3MST_inst/reg_dout_30 (FF)
  Data Path Delay:      0.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.936 - 0.849)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_30 to ML3MST_inst/reg_dout_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y53.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_30
    SLICE_X23Y54.D3      net (fanout=3)        0.283   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<30>
    SLICE_X23Y54.CLK     Tah         (-Th)    -0.215   ML3MST_inst/reg_dout<30>
                                                       ML3MST_inst/mux23711
                                                       ML3MST_inst/reg_dout_30
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.413ns logic, 0.283ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_9 (SLICE_X5Y45.C3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.058ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_9 (FF)
  Data Path Delay:      0.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.100 - 1.005)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29 to ML3MST_inst/reg_rs_CMD_clr_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29
    SLICE_X5Y45.C3       net (fanout=4)        0.295   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29
    SLICE_X5Y45.CLK      Tah         (-Th)    -0.155   ML3MST_inst/reg_rs_CMD_clr_d<8>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_clr<9>1
                                                       ML3MST_inst/reg_rs_CMD_clr_d_9
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.353ns logic, 0.295ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_6 (SLICE_X5Y45.C3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.118ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_6 (FF)
  Data Path Delay:      0.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.100 - 1.005)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29 to ML3MST_inst/reg_rs_CMD_clr_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29
    SLICE_X5Y45.C3       net (fanout=4)        0.295   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_29
    SLICE_X5Y45.CLK      Tah         (-Th)    -0.215   ML3MST_inst/reg_rs_CMD_clr_d<8>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_clr<6>1
                                                       ML3MST_inst/reg_rs_CMD_clr_d_6
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.413ns logic, 0.295ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X17Y19.A3), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.065ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.296ns (Levels of Logic = 12)
  Clock Path Skew:      -0.274ns (1.628 - 1.902)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X27Y18.D2      net (fanout=16)       2.323   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B6      net (fanout=2)        1.171   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X14Y14.B6      net (fanout=2)        0.872   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X14Y14.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X14Y14.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X14Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X14Y16.B3      net (fanout=2)        0.690   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X14Y16.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X14Y16.A4      net (fanout=2)        0.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X14Y16.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y17.A1      net (fanout=2)        0.763   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y17.B6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X15Y18.A4      net (fanout=3)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X15Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<1>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y21.D5      net (fanout=8)        1.173   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y21.CMUX    Topdc                 0.338   ML3MST_inst/N440
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y19.A3      net (fanout=1)        1.037   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y19.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.296ns (3.417ns logic, 9.879ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.817ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.048ns (Levels of Logic = 12)
  Clock Path Skew:      -0.274ns (1.628 - 1.902)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X27Y18.D2      net (fanout=16)       2.323   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B6      net (fanout=2)        1.171   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X14Y14.B6      net (fanout=2)        0.872   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X14Y14.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X14Y14.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X14Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X14Y16.B3      net (fanout=2)        0.690   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X14Y16.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X14Y16.A4      net (fanout=2)        0.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X14Y16.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y17.A1      net (fanout=2)        0.763   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y17.B6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X15Y18.A4      net (fanout=3)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X15Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<1>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y21.C6      net (fanout=8)        0.920   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y21.CMUX    Tilo                  0.343   ML3MST_inst/N440
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y19.A3      net (fanout=1)        1.037   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y19.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.048ns (3.422ns logic, 9.626ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.965ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.206ns (Levels of Logic = 12)
  Clock Path Skew:      -0.264ns (1.628 - 1.892)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X27Y18.D5      net (fanout=9)        1.233   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B6      net (fanout=2)        1.171   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X14Y14.B6      net (fanout=2)        0.872   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X14Y14.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X14Y14.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X14Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X14Y16.B3      net (fanout=2)        0.690   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X14Y16.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X14Y16.A4      net (fanout=2)        0.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X14Y16.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y17.A1      net (fanout=2)        0.763   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y17.B6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X15Y18.A4      net (fanout=3)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X15Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<1>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y21.D5      net (fanout=8)        1.173   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y21.CMUX    Topdc                 0.338   ML3MST_inst/N440
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y19.A3      net (fanout=1)        1.037   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y19.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.206ns (3.417ns logic, 8.789ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (SLICE_X16Y12.B5), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.315ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      12.549ns (Levels of Logic = 12)
  Clock Path Skew:      -0.271ns (1.631 - 1.902)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X27Y18.D2      net (fanout=16)       2.323   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B6      net (fanout=2)        1.171   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X14Y14.B6      net (fanout=2)        0.872   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X14Y14.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X14Y14.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X14Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X14Y16.B3      net (fanout=2)        0.690   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X14Y16.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X14Y16.A4      net (fanout=2)        0.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X14Y16.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y17.A1      net (fanout=2)        0.763   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y17.B6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X15Y18.A4      net (fanout=3)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X15Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<1>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X16Y12.A6      net (fanout=8)        1.219   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X16Y12.B5      net (fanout=1)        0.358   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X16Y12.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     12.549ns (3.303ns logic, 9.246ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.215ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      11.459ns (Levels of Logic = 12)
  Clock Path Skew:      -0.261ns (1.631 - 1.892)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X27Y18.D5      net (fanout=9)        1.233   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B6      net (fanout=2)        1.171   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X14Y14.B6      net (fanout=2)        0.872   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X14Y14.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X14Y14.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X14Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X14Y16.B3      net (fanout=2)        0.690   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X14Y16.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X14Y16.A4      net (fanout=2)        0.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X14Y16.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y17.A1      net (fanout=2)        0.763   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y17.B6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X15Y18.A4      net (fanout=3)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X15Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<1>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X16Y12.A6      net (fanout=8)        1.219   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X16Y12.B5      net (fanout=1)        0.358   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X16Y12.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     11.459ns (3.303ns logic, 8.156ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.189ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      11.423ns (Levels of Logic = 12)
  Clock Path Skew:      -0.271ns (1.631 - 1.902)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X27Y18.D3      net (fanout=16)       1.197   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B6      net (fanout=2)        1.171   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X14Y14.B6      net (fanout=2)        0.872   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X14Y14.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X14Y14.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X14Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X14Y16.B3      net (fanout=2)        0.690   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X14Y16.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X14Y16.A4      net (fanout=2)        0.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X14Y16.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y17.A1      net (fanout=2)        0.763   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y17.B6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X15Y18.A4      net (fanout=3)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X15Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<1>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X16Y12.A6      net (fanout=8)        1.219   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X16Y12.B5      net (fanout=1)        0.358   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X16Y12.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     11.423ns (3.303ns logic, 8.120ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X15Y15.A5), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.218ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      12.469ns (Levels of Logic = 12)
  Clock Path Skew:      -0.254ns (1.648 - 1.902)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X27Y18.D2      net (fanout=16)       2.323   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B6      net (fanout=2)        1.171   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X14Y14.B6      net (fanout=2)        0.872   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X14Y14.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X14Y14.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X14Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X14Y16.B3      net (fanout=2)        0.690   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X14Y16.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X14Y16.A4      net (fanout=2)        0.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X14Y16.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y17.A1      net (fanout=2)        0.763   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y17.B6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X15Y18.A4      net (fanout=3)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X15Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<1>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X15Y15.B2      net (fanout=8)        1.275   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X15Y15.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y15.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y15.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     12.469ns (3.338ns logic, 9.131ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.118ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.379ns (Levels of Logic = 12)
  Clock Path Skew:      -0.244ns (1.648 - 1.892)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X27Y18.D5      net (fanout=9)        1.233   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B6      net (fanout=2)        1.171   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X14Y14.B6      net (fanout=2)        0.872   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X14Y14.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X14Y14.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X14Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X14Y16.B3      net (fanout=2)        0.690   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X14Y16.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X14Y16.A4      net (fanout=2)        0.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X14Y16.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y17.A1      net (fanout=2)        0.763   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y17.B6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X15Y18.A4      net (fanout=3)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X15Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<1>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X15Y15.B2      net (fanout=8)        1.275   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X15Y15.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y15.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y15.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.379ns (3.338ns logic, 8.041ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.092ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.343ns (Levels of Logic = 12)
  Clock Path Skew:      -0.254ns (1.648 - 1.902)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X27Y18.D3      net (fanout=16)       1.197   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B6      net (fanout=2)        1.171   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X14Y14.B6      net (fanout=2)        0.872   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X14Y14.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X14Y14.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X14Y14.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X14Y16.B3      net (fanout=2)        0.690   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X14Y16.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X14Y16.A4      net (fanout=2)        0.442   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X14Y16.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y17.A1      net (fanout=2)        0.763   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y17.B6      net (fanout=2)        0.122   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<8>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X15Y18.A4      net (fanout=3)        0.676   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X15Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_size<1>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X15Y15.B2      net (fanout=8)        1.275   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X15Y15.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y15.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y15.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.343ns (3.338ns logic, 8.005ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_PARS_11 (SLICE_X0Y47.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.145ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rw_PARS_11 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_PARS_11 (FF)
  Data Path Delay:      0.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.122 - 1.029)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rw_PARS_11 to ML3MST_inst/ml3_logic_root/ml3_PARS_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.200   ML3MST_inst/reg_rw_PARS<8>
                                                       ML3MST_inst/reg_rw_PARS_11
    SLICE_X0Y47.CX       net (fanout=2)        0.195   ML3MST_inst/reg_rw_PARS<11>
    SLICE_X0Y47.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_PARS<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_PARS_11
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.248ns logic, 0.195ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_PARS_9 (SLICE_X0Y47.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.136ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rw_PARS_9 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_PARS_9 (FF)
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.122 - 1.029)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rw_PARS_9 to ML3MST_inst/ml3_logic_root/ml3_PARS_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.CQ       Tcko                  0.200   ML3MST_inst/reg_rw_PARS<8>
                                                       ML3MST_inst/reg_rw_PARS_9
    SLICE_X0Y47.AX       net (fanout=2)        0.204   ML3MST_inst/reg_rw_PARS<9>
    SLICE_X0Y47.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_PARS<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_PARS_9
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.248ns logic, 0.204ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_PARS_10 (SLICE_X0Y47.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.136ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rw_PARS_10 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_PARS_10 (FF)
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.122 - 1.029)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rw_PARS_10 to ML3MST_inst/ml3_logic_root/ml3_PARS_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.BQ       Tcko                  0.200   ML3MST_inst/reg_rw_PARS<8>
                                                       ML3MST_inst/reg_rw_PARS_10
    SLICE_X0Y47.BX       net (fanout=2)        0.204   ML3MST_inst/reg_rw_PARS<10>
    SLICE_X0Y47.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_PARS<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_PARS_10
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.248ns logic, 0.204ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 483695 paths analyzed, 15030 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.220ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y10.DIA6), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.827ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (0.423 - 0.556)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA6    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y30.A6      net (fanout=1)        2.142   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<6>
    SLICE_X12Y30.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<6>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_428
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_27
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_27
    SLICE_X22Y43.A6      net (fanout=1)        1.914   ML3MST_inst/common_mem_douta<6>
    SLICE_X22Y43.A       Tilo                  0.203   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       ML3MST_inst/Mmux_host_data_r291
    SLICE_X22Y43.C1      net (fanout=2)        0.456   LB_MIII_DataOut<6>
    SLICE_X22Y43.C       Tilo                  0.204   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_FC_M3/ibus_DataIn<6>LogicTrst
    SLICE_X40Y23.D5      net (fanout=72)       3.206   CNC2_FC_M3/ibus_DataIn<6>
    SLICE_X40Y23.D       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<6>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<6>LogicTrst1
    RAMB16_X2Y10.DIA6    net (fanout=1)        0.971   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<6>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.827ns (3.138ns logic, 8.689ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.896ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.423 - 0.447)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA22   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y35.B1      net (fanout=1)        2.537   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<22>
    SLICE_X14Y35.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<22>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_528
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_13
    SLICE_X22Y43.B3      net (fanout=1)        1.589   ML3MST_inst/common_mem_douta<22>
    SLICE_X22Y43.B       Tilo                  0.203   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       ML3MST_inst/Mmux_host_data_r151
    SLICE_X22Y43.C5      net (fanout=2)        0.470   LB_MIII_DataOut<22>
    SLICE_X22Y43.C       Tilo                  0.204   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_FC_M3/ibus_DataIn<6>LogicTrst
    SLICE_X40Y23.D5      net (fanout=72)       3.206   CNC2_FC_M3/ibus_DataIn<6>
    SLICE_X40Y23.D       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<6>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<6>LogicTrst1
    RAMB16_X2Y10.DIA6    net (fanout=1)        0.971   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<6>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.896ns (3.123ns logic, 8.773ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.725ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.423 - 0.549)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA22   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y35.C5      net (fanout=1)        2.341   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<22>
    SLICE_X14Y35.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<22>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_529
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_13
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_13
    SLICE_X22Y43.B3      net (fanout=1)        1.589   ML3MST_inst/common_mem_douta<22>
    SLICE_X22Y43.B       Tilo                  0.203   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       ML3MST_inst/Mmux_host_data_r151
    SLICE_X22Y43.C5      net (fanout=2)        0.470   LB_MIII_DataOut<22>
    SLICE_X22Y43.C       Tilo                  0.204   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_FC_M3/ibus_DataIn<6>LogicTrst
    SLICE_X40Y23.D5      net (fanout=72)       3.206   CNC2_FC_M3/ibus_DataIn<6>
    SLICE_X40Y23.D       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<6>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<6>LogicTrst1
    RAMB16_X2Y10.DIA6    net (fanout=1)        0.971   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<6>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.725ns (3.148ns logic, 8.577ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y10.DIA4), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.813ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (0.423 - 0.556)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA4     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y33.B5      net (fanout=1)        2.815   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<4>
    SLICE_X16Y33.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_552
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X16Y38.B6      net (fanout=1)        1.091   ML3MST_inst/common_mem_douta<4>
    SLICE_X16Y38.B       Tilo                  0.205   LB_MIII_DataOut<4>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X31Y39.C4      net (fanout=2)        1.166   LB_MIII_DataOut<4>
    SLICE_X31Y39.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<6>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
    SLICE_X49Y22.B5      net (fanout=73)       3.016   CNC2_FC_M3/ibus_DataIn<4>
    SLICE_X49Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<10>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>LogicTrst1
    RAMB16_X2Y10.DIA4    net (fanout=1)        0.488   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.813ns (3.237ns logic, 8.576ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.423 - 0.546)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA20   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y35.D3       net (fanout=1)        2.069   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<20>
    SLICE_X6Y35.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_douta<20>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_612
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_11
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_11
    SLICE_X10Y42.C6      net (fanout=1)        1.031   ML3MST_inst/common_mem_douta<20>
    SLICE_X10Y42.C       Tilo                  0.204   LB_MIII_DataOut<20>
                                                       ML3MST_inst/Mmux_host_data_r131
    SLICE_X31Y39.C5      net (fanout=2)        1.463   LB_MIII_DataOut<20>
    SLICE_X31Y39.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<6>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
    SLICE_X49Y22.B5      net (fanout=73)       3.016   CNC2_FC_M3/ibus_DataIn<4>
    SLICE_X49Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<10>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>LogicTrst1
    RAMB16_X2Y10.DIA4    net (fanout=1)        0.488   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.332ns (3.265ns logic, 8.067ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.267ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.423 - 0.546)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA4    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y33.D3      net (fanout=1)        2.267   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<4>
    SLICE_X16Y33.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_626
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X16Y38.B6      net (fanout=1)        1.091   ML3MST_inst/common_mem_douta<4>
    SLICE_X16Y38.B       Tilo                  0.205   LB_MIII_DataOut<4>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X31Y39.C4      net (fanout=2)        1.166   LB_MIII_DataOut<4>
    SLICE_X31Y39.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<6>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
    SLICE_X49Y22.B5      net (fanout=73)       3.016   CNC2_FC_M3/ibus_DataIn<4>
    SLICE_X49Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<10>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>LogicTrst1
    RAMB16_X2Y10.DIA4    net (fanout=1)        0.488   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.267ns (3.239ns logic, 8.028ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_0 (SLICE_X51Y30.A2), 1958 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.919ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.351 - 0.354)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB4    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X51Y21.B5      net (fanout=8)        2.171   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<4>
    SLICE_X51Y21.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y21.A4      net (fanout=4)        0.679   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y21.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y20.A4      net (fanout=2)        0.448   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y20.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y21.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X53Y21.A5      net (fanout=1)        0.401   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X53Y21.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize71
    SLICE_X51Y20.B6      net (fanout=2)        0.958   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<6>
    SLICE_X51Y20.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X51Y20.A5      net (fanout=1)        0.187   N1087
    SLICE_X51Y20.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X53Y29.A6      net (fanout=2)        0.776   SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X53Y29.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRA2<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y31.B4      net (fanout=16)       0.760   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y31.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT1_SW0
    SLICE_X51Y30.A2      net (fanout=1)        1.107   N580
    SLICE_X51Y30.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_0
    -------------------------------------------------  ---------------------------
    Total                                     11.919ns (4.429ns logic, 7.490ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.726ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.351 - 0.354)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB0    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X48Y26.D4      net (fanout=8)        0.904   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<0>
    SLICE_X48Y26.D       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X51Y21.B6      net (fanout=1)        0.869   N568
    SLICE_X51Y21.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y21.A4      net (fanout=4)        0.679   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y21.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y20.A4      net (fanout=2)        0.448   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y20.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y21.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X53Y21.A5      net (fanout=1)        0.401   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X53Y21.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize71
    SLICE_X51Y20.B6      net (fanout=2)        0.958   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<6>
    SLICE_X51Y20.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X51Y20.A5      net (fanout=1)        0.187   N1087
    SLICE_X51Y20.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X53Y29.A6      net (fanout=2)        0.776   SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X53Y29.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRA2<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y31.B4      net (fanout=16)       0.760   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y31.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT1_SW0
    SLICE_X51Y30.A2      net (fanout=1)        1.107   N580
    SLICE_X51Y30.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_0
    -------------------------------------------------  ---------------------------
    Total                                     11.726ns (4.634ns logic, 7.092ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.723ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.351 - 0.354)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X48Y26.D5      net (fanout=8)        0.901   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<2>
    SLICE_X48Y26.D       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X51Y21.B6      net (fanout=1)        0.869   N568
    SLICE_X51Y21.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y21.A4      net (fanout=4)        0.679   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y21.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X50Y20.A4      net (fanout=2)        0.448   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X50Y20.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y21.CMUX    Tcinc                 0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X53Y21.A5      net (fanout=1)        0.401   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X53Y21.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize71
    SLICE_X51Y20.B6      net (fanout=2)        0.958   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<6>
    SLICE_X51Y20.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X51Y20.A5      net (fanout=1)        0.187   N1087
    SLICE_X51Y20.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X53Y29.A6      net (fanout=2)        0.776   SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X53Y29.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRA2<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y31.B4      net (fanout=16)       0.760   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y31.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT1_SW0
    SLICE_X51Y30.A2      net (fanout=1)        1.107   N580
    SLICE_X51Y30.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_0
    -------------------------------------------------  ---------------------------
    Total                                     11.723ns (4.634ns logic, 7.089ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y22.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_5 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.186 - 0.146)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_5 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.BQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<7>
                                                       LocalBusBridgeMIII_inst/m_DataIn_5
    RAMB16_X1Y22.DIA5    net (fanout=25)       0.271   LocalBusBridgeMIII_inst/m_DataIn<5>
    RAMB16_X1Y22.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.145ns logic, 0.271ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y22.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_6 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.186 - 0.146)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_6 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.CQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<7>
                                                       LocalBusBridgeMIII_inst/m_DataIn_6
    RAMB16_X1Y22.DIA6    net (fanout=25)       0.279   LocalBusBridgeMIII_inst/m_DataIn<6>
    RAMB16_X1Y22.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.145ns logic, 0.279ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y22.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_4 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.186 - 0.146)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_4 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<7>
                                                       LocalBusBridgeMIII_inst/m_DataIn_4
    RAMB16_X1Y22.DIA4    net (fanout=26)       0.285   LocalBusBridgeMIII_inst/m_DataIn<4>
    RAMB16_X1Y22.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.145ns logic, 0.285ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538831 paths analyzed, 12862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.688ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X42Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 2)
  Clock Path Skew:      -2.240ns (-0.303 - 1.937)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y26.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X38Y26.B6      net (fanout=804)      0.144   startup_reset
    SLICE_X38Y26.B       Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1510
                                                       g_reset_i1_INV_0
    SLICE_X41Y25.C6      net (fanout=7)        0.455   g_reset_i
    SLICE_X41Y25.C       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y26.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y26.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (1.081ns logic, 1.116ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X42Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.194ns (Levels of Logic = 2)
  Clock Path Skew:      -2.240ns (-0.303 - 1.937)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y26.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X38Y26.B6      net (fanout=804)      0.144   startup_reset
    SLICE_X38Y26.B       Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1510
                                                       g_reset_i1_INV_0
    SLICE_X41Y25.C6      net (fanout=7)        0.455   g_reset_i
    SLICE_X41Y25.C       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y26.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y26.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      2.194ns (1.078ns logic, 1.116ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X42Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.186ns (Levels of Logic = 2)
  Clock Path Skew:      -2.240ns (-0.303 - 1.937)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y26.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X38Y26.B6      net (fanout=804)      0.144   startup_reset
    SLICE_X38Y26.B       Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1510
                                                       g_reset_i1_INV_0
    SLICE_X41Y25.C6      net (fanout=7)        0.455   g_reset_i
    SLICE_X41Y25.C       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y26.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y26.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (1.070ns logic, 1.116ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y2.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.175 - 0.186)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y5.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_4
    RAMB16_X1Y2.ADDRA7   net (fanout=3)        0.134   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<4>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.132ns logic, 0.134ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address15/DP (SLICE_X14Y24.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address15/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.199 - 0.182)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address15/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3
    SLICE_X14Y24.D5      net (fanout=4)        0.193   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3
    SLICE_X14Y24.CLK     Tah         (-Th)     0.057   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address15/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.141ns logic, 0.193ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address15/SP (SLICE_X14Y24.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address15/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.199 - 0.182)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address15/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3
    SLICE_X14Y24.D5      net (fanout=4)        0.193   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3
    SLICE_X14Y24.CLK     Tah         (-Th)     0.057   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address15/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.141ns logic, 0.193ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.896ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X24Y60.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.104ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<4> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.257ns (Levels of Logic = 4)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<4> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L10.I                Tiopi                 1.310   iMPG_DI<4>
                                                       iMPG_DI<4>
                                                       iMPG_DI_4_IBUF
                                                       ProtoComp1782.IMUX.19
    SLICE_X24Y52.A3      net (fanout=1)        6.753   iMPG_DI_4_IBUF
    SLICE_X24Y52.AMUX    Tilo                  0.251   ML3MST_inst/mux2079
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT47
    SLICE_X12Y61.A4      net (fanout=1)        2.806   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT46
    SLICE_X12Y61.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT49
    SLICE_X24Y60.D3      net (fanout=1)        2.591   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT48
    SLICE_X24Y60.CLK     Tas                   0.341   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                     14.257ns (2.107ns logic, 12.150ns route)
                                                       (14.8% logic, 85.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y60.CLK     net (fanout=627)      0.807   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (1.323ns logic, 1.063ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_11 (SLICE_X24Y59.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.187ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<3> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_11 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.171ns (Levels of Logic = 4)
  Clock Path Delay:     2.383ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<3> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.310   iMPG_DI<3>
                                                       iMPG_DI<3>
                                                       iMPG_DI_3_IBUF
                                                       ProtoComp1782.IMUX.18
    SLICE_X29Y34.B5      net (fanout=1)        5.275   iMPG_DI_3_IBUF
    SLICE_X29Y34.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT37
    SLICE_X24Y64.A6      net (fanout=1)        3.931   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT36
    SLICE_X24Y64.A       Tilo                  0.205   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT35
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT39
    SLICE_X24Y59.C5      net (fanout=1)        0.850   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT38
    SLICE_X24Y59.CLK     Tas                   0.341   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT312
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_11
    -------------------------------------------------  ---------------------------
    Total                                     12.171ns (2.115ns logic, 10.056ns route)
                                                       (17.4% logic, 82.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y59.CLK     net (fanout=627)      0.804   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.323ns logic, 1.060ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X24Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.454ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<1> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.904ns (Levels of Logic = 5)
  Clock Path Delay:     2.383ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<1> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.310   iMPG_DI<1>
                                                       iMPG_DI<1>
                                                       iMPG_DI_1_IBUF
                                                       ProtoComp1782.IMUX.16
    SLICE_X25Y40.B6      net (fanout=1)        4.962   iMPG_DI_1_IBUF
    SLICE_X25Y40.B       Tilo                  0.259   CNC2_FC_M3/lio_Select
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT165
    SLICE_X27Y66.A1      net (fanout=1)        3.331   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT165
    SLICE_X27Y66.A       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT166
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT167
    SLICE_X24Y59.B2      net (fanout=1)        1.068   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT167
    SLICE_X24Y59.B       Tilo                  0.205   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1611
    SLICE_X24Y59.A5      net (fanout=1)        0.169   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1611
    SLICE_X24Y59.CLK     Tas                   0.341   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                     11.904ns (2.374ns logic, 9.530ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y59.CLK     net (fanout=627)      0.804   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.323ns logic, 1.060ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_B (SLICE_X3Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_B (PAD)
  Destination:          m_HHB_MPG_B (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.658ns (Levels of Logic = 1)
  Clock Path Delay:     2.156ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iHHB_MPG_B to m_HHB_MPG_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 0.763   iHHB_MPG_B
                                                       iHHB_MPG_B
                                                       iHHB_MPG_B_IBUF
                                                       ProtoComp1784.IMUX.1
    SLICE_X3Y66.AX       net (fanout=1)        1.836   iHHB_MPG_B_IBUF
    SLICE_X3Y66.CLK      Tckdi       (-Th)    -0.059   m_HHB_MPG_B
                                                       m_HHB_MPG_B
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.822ns logic, 1.836ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_HHB_MPG_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X3Y66.CLK      net (fanout=627)      0.745   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.950ns logic, 1.206ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_A (SLICE_X0Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_A (PAD)
  Destination:          m_HHB_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 1)
  Clock Path Delay:     2.151ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iHHB_MPG_A to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 0.763   iHHB_MPG_A
                                                       iHHB_MPG_A
                                                       iHHB_MPG_A_IBUF
                                                       ProtoComp1784.IMUX
    SLICE_X0Y69.DX       net (fanout=1)        1.877   iHHB_MPG_A_IBUF
    SLICE_X0Y69.CLK      Tckdi       (-Th)    -0.048   m_HHB_MPG_A
                                                       m_HHB_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.811ns logic, 1.877ns route)
                                                       (30.2% logic, 69.8% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X0Y69.CLK      net (fanout=627)      0.740   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (0.950ns logic, 1.201ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point m_MPG_A (SLICE_X0Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          m_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.935ns (Levels of Logic = 1)
  Clock Path Delay:     2.162ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iMPG_A to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp1782.IMUX.44
    SLICE_X0Y28.AX       net (fanout=1)        2.124   iMPG_A_IBUF
    SLICE_X0Y28.CLK      Tckdi       (-Th)    -0.048   m_MPG_A
                                                       m_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.811ns logic, 2.124ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X0Y28.CLK      net (fanout=627)      0.751   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.162ns (0.950ns logic, 1.212ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 546 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  24.421ns.
--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.579ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      21.123ns (Levels of Logic = 5)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y62.CLK     net (fanout=627)      1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.BQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13
    SLICE_X7Y62.B1       net (fanout=2)        6.056   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<13>
    SLICE_X7Y62.B        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y62.D2       net (fanout=44)       0.442   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y62.D        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X9Y63.C5       net (fanout=30)       0.591   CNC2_FC_M3/WD_TimeOut
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X24Y63.CX      net (fanout=39)       5.882   oLaserOn_OBUF
    SLICE_X24Y63.CMUX    Tcxc                  0.163   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<5>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        4.384   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     21.123ns (3.768ns logic, 17.355ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.745ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      20.957ns (Levels of Logic = 5)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y62.CLK     net (fanout=627)      1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.CQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14
    SLICE_X7Y62.B4       net (fanout=2)        5.890   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<14>
    SLICE_X7Y62.B        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y62.D2       net (fanout=44)       0.442   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y62.D        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X9Y63.C5       net (fanout=30)       0.591   CNC2_FC_M3/WD_TimeOut
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X24Y63.CX      net (fanout=39)       5.882   oLaserOn_OBUF
    SLICE_X24Y63.CMUX    Tcxc                  0.163   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<5>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        4.384   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     20.957ns (3.768ns logic, 17.189ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.008ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_12 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      20.694ns (Levels of Logic = 5)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y62.CLK     net (fanout=627)      1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_12 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.AQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_12
    SLICE_X7Y62.B6       net (fanout=2)        5.627   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<12>
    SLICE_X7Y62.B        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y62.D2       net (fanout=44)       0.442   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y62.D        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X9Y63.C5       net (fanout=30)       0.591   CNC2_FC_M3/WD_TimeOut
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X24Y63.CX      net (fanout=39)       5.882   oLaserOn_OBUF
    SLICE_X24Y63.CMUX    Tcxc                  0.163   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<5>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        4.384   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     20.694ns (3.768ns logic, 16.926ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.217ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      19.485ns (Levels of Logic = 6)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y62.CLK     net (fanout=627)      1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.BQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13
    SLICE_X7Y62.B1       net (fanout=2)        6.056   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<13>
    SLICE_X7Y62.B        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y62.D2       net (fanout=44)       0.442   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y62.D        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X9Y63.C5       net (fanout=30)       0.591   CNC2_FC_M3/WD_TimeOut
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X9Y60.D6       net (fanout=39)       0.513   oLaserOn_OBUF
    SLICE_X9Y60.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X9Y60.C6       net (fanout=1)        0.118   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X9Y60.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        7.642   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     19.485ns (4.123ns logic, 15.362ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.293ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      19.409ns (Levels of Logic = 5)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y62.CLK     net (fanout=627)      1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.BQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13
    SLICE_X7Y62.B1       net (fanout=2)        6.056   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<13>
    SLICE_X7Y62.B        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y62.D2       net (fanout=44)       0.442   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y62.D        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X9Y63.C5       net (fanout=30)       0.591   CNC2_FC_M3/WD_TimeOut
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X9Y60.C1       net (fanout=39)       0.814   oLaserOn_OBUF
    SLICE_X9Y60.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        7.642   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     19.409ns (3.864ns logic, 15.545ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.383ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      19.319ns (Levels of Logic = 6)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y62.CLK     net (fanout=627)      1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.CQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14
    SLICE_X7Y62.B4       net (fanout=2)        5.890   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<14>
    SLICE_X7Y62.B        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y62.D2       net (fanout=44)       0.442   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y62.D        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X9Y63.C5       net (fanout=30)       0.591   CNC2_FC_M3/WD_TimeOut
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X9Y60.D6       net (fanout=39)       0.513   oLaserOn_OBUF
    SLICE_X9Y60.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X9Y60.C6       net (fanout=1)        0.118   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X9Y60.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        7.642   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     19.319ns (4.123ns logic, 15.196ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.994ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.708ns (Levels of Logic = 4)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y62.CLK     net (fanout=627)      1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.BQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_13
    SLICE_X7Y62.B1       net (fanout=2)        6.056   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<13>
    SLICE_X7Y62.B        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y62.D2       net (fanout=44)       0.442   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y62.D        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X9Y63.C5       net (fanout=30)       0.591   CNC2_FC_M3/WD_TimeOut
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       6.014   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     16.708ns (3.605ns logic, 13.103ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.160ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.542ns (Levels of Logic = 4)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y62.CLK     net (fanout=627)      1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.CQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_14
    SLICE_X7Y62.B4       net (fanout=2)        5.890   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<14>
    SLICE_X7Y62.B        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y62.D2       net (fanout=44)       0.442   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y62.D        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X9Y63.C5       net (fanout=30)       0.591   CNC2_FC_M3/WD_TimeOut
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       6.014   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     16.542ns (3.605ns logic, 12.937ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.423ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_12 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.279ns (Levels of Logic = 4)
  Clock Path Delay:     3.273ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y62.CLK     net (fanout=627)      1.105   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.519ns logic, 1.754ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_12 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.AQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_12
    SLICE_X7Y62.B6       net (fanout=2)        5.627   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<12>
    SLICE_X7Y62.B        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X7Y62.D2       net (fanout=44)       0.442   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X7Y62.D        Tilo                  0.259   CNC2_FC_M3/WD_TimeOut
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X9Y63.C5       net (fanout=30)       0.591   CNC2_FC_M3/WD_TimeOut
    SLICE_X9Y63.C        Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       6.014   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     16.279ns (3.605ns logic, 12.674ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point oXY2_CLK (J11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.515ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          oXY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.995ns (Levels of Logic = 1)
  Clock Path Delay:     1.545ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X49Y50.CLK     net (fanout=627)      0.574   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.822ns logic, 0.723ns route)
                                                       (53.2% logic, 46.8% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to oXY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.AMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1560_inv
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.O                net (fanout=1)        1.355   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.PAD              Tioop                 1.396   oXY2_CLK
                                                       oXY2_CLK_OBUF
                                                       oXY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (1.640ns logic, 1.355ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.599ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.562ns (Levels of Logic = 1)
  Clock Path Delay:     0.437ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X41Y7.CLK      net (fanout=867)      0.518   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (-1.839ns logic, 2.276ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y7.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        2.968   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (1.594ns logic, 2.968ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point oLIO_DO (J13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.382ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641 (FF)
  Destination:          oLIO_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.910ns (Levels of Logic = 2)
  Clock Path Delay:     1.497ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y63.CLK     net (fanout=627)      0.526   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (0.822ns logic, 0.675ns route)
                                                       (54.9% logic, 45.1% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641 to oLIO_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.CQ      Tcko                  0.198   CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641
                                                       CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641
    SLICE_X43Y49.D4      net (fanout=2)        0.766   CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641
    SLICE_X43Y49.D       Tilo                  0.156   CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641_inv
                                                       CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641_inv1_INV_0
    J13.T                net (fanout=1)        1.394   CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641_inv
    J13.PAD              Tiotp                 1.396   oLIO_DO
                                                       oLIO_DO_OBUFT
                                                       oLIO_DO
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (1.750ns logic, 2.160ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.740ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/LIO_Partition_1/m_LIO_DO_0 (FF)
  Destination:          oLIO_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.312ns (Levels of Logic = 1)
  Clock Path Delay:     1.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/LIO_Partition_1/m_LIO_DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1782.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y39.CLK     net (fanout=627)      0.482   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.453ns (0.822ns logic, 0.631ns route)
                                                       (56.6% logic, 43.4% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/LIO_Partition_1/m_LIO_DO_0 to oLIO_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.DQ      Tcko                  0.198   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/LIO_Partition_1/m_LIO_DO_0
    J13.O                net (fanout=2)        1.718   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
    J13.PAD              Tioop                 1.396   oLIO_DO
                                                       oLIO_DO_OBUFT
                                                       oLIO_DO
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (1.594ns logic, 1.718ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.544ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.456ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.934ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1782.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=46)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.519ns logic, 2.415ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.456ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.934ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1782.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=46)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.519ns logic, 2.415ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.533ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.857ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1782.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       1.657   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.519ns logic, 2.338ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.751ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.776ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1782.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=46)       0.773   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (0.822ns logic, 0.954ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.787ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.761ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1782.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=46)       0.758   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.822ns logic, 0.939ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.801ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1782.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.729ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X27Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.271ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 1)
  Clock Path Delay:     2.459ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1782.IMUX.33
    SLICE_X27Y5.AX       net (fanout=1)        2.790   RXD1T0_IBUF
    SLICE_X27Y5.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (1.373ns logic, 2.790ns route)
                                                       (33.0% logic, 67.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1782.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y5.CLK      net (fanout=19)       0.790   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (1.323ns logic, 1.136ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X27Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.847ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.587ns (Levels of Logic = 1)
  Clock Path Delay:     2.459ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1782.IMUX.36
    SLICE_X27Y5.DX       net (fanout=1)        2.214   RXD1T3_IBUF
    SLICE_X27Y5.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (1.373ns logic, 2.214ns route)
                                                       (38.3% logic, 61.7% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1782.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y5.CLK      net (fanout=19)       0.790   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (1.323ns logic, 1.136ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X27Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.889ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 1)
  Clock Path Delay:     2.454ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1782.IMUX.37
    SLICE_X27Y7.AX       net (fanout=1)        2.167   RX_ER1_IBUF
    SLICE_X27Y7.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (1.373ns logic, 2.167ns route)
                                                       (38.8% logic, 61.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1782.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y7.CLK      net (fanout=19)       0.785   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.454ns (1.323ns logic, 1.131ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X5Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.013ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.543ns (Levels of Logic = 1)
  Clock Path Delay:     3.505ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.126   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1782.IMUX.38
    SLICE_X5Y3.AX        net (fanout=1)        1.369   RX_DV1_IBUF
    SLICE_X5Y3.CLK       Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (1.174ns logic, 1.369ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1782.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X5Y3.CLK       net (fanout=19)       1.247   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (1.519ns logic, 1.986ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X27Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.625ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.981ns (Levels of Logic = 1)
  Clock Path Delay:     3.331ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1782.IMUX.34
    SLICE_X27Y5.BX       net (fanout=1)        1.807   RXD1T1_IBUF
    SLICE_X27Y5.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (1.174ns logic, 1.807ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1782.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y5.CLK      net (fanout=19)       1.073   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (1.519ns logic, 1.812ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X27Y5.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.720ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.076ns (Levels of Logic = 1)
  Clock Path Delay:     3.331ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1782.IMUX.35
    SLICE_X27Y5.CX       net (fanout=1)        1.902   RXD1T2_IBUF
    SLICE_X27Y5.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (1.174ns logic, 1.902ns route)
                                                       (38.2% logic, 61.8% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1782.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y5.CLK      net (fanout=19)       1.073   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (1.519ns logic, 1.812ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.970ns|     24.610ns|            0|            0|    152669071|      2022526|
| TS_CLK_80MHz                  |     12.500ns|     12.220ns|          N/A|            0|            0|       483695|            0|
| TS_CLK_50MHz                  |     20.000ns|     19.688ns|          N/A|            0|            0|      1538831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.729(R)|      SLOW  |   -0.460(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    0.853(R)|      SLOW  |    0.375(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    0.950(R)|      SLOW  |    0.280(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.153(R)|      SLOW  |    0.087(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    0.218(R)|      FAST  |    0.987(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.111(R)|      SLOW  |    0.116(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    4.796(R)|      SLOW  |   -1.740(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    3.175(R)|      SLOW  |   -0.803(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop     |    8.909(R)|      SLOW  |   -4.956(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A  |    2.158(R)|      SLOW  |   -0.512(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B  |    1.807(R)|      SLOW  |   -0.477(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI     |    5.145(R)|      SLOW  |   -2.678(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    2.342(R)|      SLOW  |   -0.748(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    3.205(R)|      SLOW  |   -1.438(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    8.212(R)|      SLOW  |   -4.480(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    9.546(R)|      SLOW  |   -5.349(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    7.759(R)|      SLOW  |   -4.260(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    9.813(R)|      SLOW  |   -5.703(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |   11.896(R)|      SLOW  |   -6.864(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    8.092(R)|      SLOW  |   -4.374(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    8.024(R)|      SLOW  |   -4.383(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    2.728(R)|      SLOW  |   -1.166(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.764(R)|      SLOW  |   -1.121(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.336(R)|      SLOW  |   -1.494(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.583(R)|      SLOW  |   -1.626(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.544(R)|      SLOW  |         3.878(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.417(R)|      SLOW  |         3.751(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.467(R)|      SLOW  |         3.801(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.453(R)|      SLOW  |         3.787(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.544(R)|      SLOW  |         3.878(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        11.861(R)|      SLOW  |         5.809(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        10.904(R)|      SLOW  |         5.910(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         9.377(R)|      SLOW  |         5.175(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         8.544(R)|      SLOW  |         4.599(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.439(R)|      SLOW  |         5.855(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.880(R)|      SLOW  |         5.363(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.883(R)|      SLOW  |         4.740(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        24.421(R)|      SLOW  |         6.376(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        22.783(R)|      SLOW  |         8.595(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        20.006(R)|      SLOW  |         7.806(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.588(R)|      SLOW  |         5.271(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.470(R)|      SLOW  |         5.241(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.924(R)|      SLOW  |         5.535(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.290(R)|      SLOW  |         4.515(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.746(R)|      SLOW  |         5.388(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.891(R)|      SLOW  |         4.894(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.695(R)|      SLOW  |         4.770(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        10.712(R)|      SLOW  |         6.014(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    4.691|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   12.032|    3.239|    3.636|    2.776|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   24.301|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 11.419; Ideal Clock Offset To Actual Clock -6.313; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    4.796(R)|      SLOW  |   -1.740(R)|      FAST  |   20.204|    1.740|        9.232|
SRI_RX<1>         |    3.175(R)|      SLOW  |   -0.803(R)|      FAST  |   21.825|    0.803|       10.511|
iE_stop           |    8.909(R)|      SLOW  |   -4.956(R)|      FAST  |   16.091|    4.956|        5.568|
iHHB_MPG_A        |    2.158(R)|      SLOW  |   -0.512(R)|      FAST  |   22.842|    0.512|       11.165|
iHHB_MPG_B        |    1.807(R)|      SLOW  |   -0.477(R)|      FAST  |   23.193|    0.477|       11.358|
iLIO_DI           |    5.145(R)|      SLOW  |   -2.678(R)|      FAST  |   19.855|    2.678|        8.589|
iMPG_A            |    2.342(R)|      SLOW  |   -0.748(R)|      FAST  |   22.658|    0.748|       10.955|
iMPG_B            |    3.205(R)|      SLOW  |   -1.438(R)|      FAST  |   21.795|    1.438|       10.179|
iMPG_DI<0>        |    8.212(R)|      SLOW  |   -4.480(R)|      FAST  |   16.788|    4.480|        6.154|
iMPG_DI<1>        |    9.546(R)|      SLOW  |   -5.349(R)|      FAST  |   15.454|    5.349|        5.053|
iMPG_DI<2>        |    7.759(R)|      SLOW  |   -4.260(R)|      FAST  |   17.241|    4.260|        6.491|
iMPG_DI<3>        |    9.813(R)|      SLOW  |   -5.703(R)|      FAST  |   15.187|    5.703|        4.742|
iMPG_DI<4>        |   11.896(R)|      SLOW  |   -6.864(R)|      FAST  |   13.104|    6.864|        3.120|
iMPG_DI<5>        |    8.092(R)|      SLOW  |   -4.374(R)|      FAST  |   16.908|    4.374|        6.267|
iMPG_DI<6>        |    8.024(R)|      SLOW  |   -4.383(R)|      FAST  |   16.976|    4.383|        6.297|
iXY2_STS          |    2.728(R)|      SLOW  |   -1.166(R)|      FAST  |   22.272|    1.166|       10.553|
lb_cs_n           |    3.764(R)|      SLOW  |   -1.121(R)|      FAST  |   21.236|    1.121|       10.058|
lb_rd_n           |    4.336(R)|      SLOW  |   -1.494(R)|      FAST  |   20.664|    1.494|        9.585|
lb_wr_n           |    4.583(R)|      SLOW  |   -1.626(R)|      FAST  |   20.417|    1.626|        9.396|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.896|         -  |      -0.477|         -  |   13.104|    0.477|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.716; Ideal Clock Offset To Actual Clock 14.371; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.729(R)|      SLOW  |   -0.460(R)|      SLOW  |    4.271|   34.460|      -15.095|
RXD1T1            |    0.853(R)|      SLOW  |    0.375(R)|      SLOW  |    5.147|   33.625|      -14.239|
RXD1T2            |    0.950(R)|      SLOW  |    0.280(R)|      SLOW  |    5.050|   33.720|      -14.335|
RXD1T3            |    1.153(R)|      SLOW  |    0.087(R)|      SLOW  |    4.847|   33.913|      -14.533|
RX_DV1            |    0.218(R)|      FAST  |    0.987(R)|      SLOW  |    5.782|   33.013|      -13.616|
RX_ER1            |    1.111(R)|      SLOW  |    0.116(R)|      SLOW  |    4.889|   33.884|      -14.498|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.729|         -  |       0.987|         -  |    4.271|   33.013|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 16.131 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       11.861|      SLOW  |        5.809|      FAST  |         3.571|
SRI_RTS<1>                                     |       10.904|      SLOW  |        5.910|      FAST  |         2.614|
SRI_TX<0>                                      |        9.377|      SLOW  |        5.175|      FAST  |         1.087|
SRI_TX<1>                                      |        8.544|      SLOW  |        4.599|      FAST  |         0.254|
lb_int                                         |       10.439|      SLOW  |        5.855|      FAST  |         2.149|
led_1                                          |       10.880|      SLOW  |        5.363|      FAST  |         2.590|
oLIO_DO                                        |        9.883|      SLOW  |        4.740|      FAST  |         1.593|
oLaser1                                        |       24.421|      SLOW  |        6.376|      FAST  |        16.131|
oLaser2                                        |       22.783|      SLOW  |        8.595|      FAST  |        14.493|
oLaserOn                                       |       20.006|      SLOW  |        7.806|      FAST  |        11.716|
oSPIDAC_CLK                                    |        9.588|      SLOW  |        5.271|      FAST  |         1.298|
oSPIDAC_CSn                                    |        9.470|      SLOW  |        5.241|      FAST  |         1.180|
oSPIDAC_DO                                     |        9.924|      SLOW  |        5.535|      FAST  |         1.634|
oXY2_CLK                                       |        8.290|      SLOW  |        4.515|      FAST  |         0.000|
oXY2_DAT<0>                                    |        9.746|      SLOW  |        5.388|      FAST  |         1.456|
oXY2_DAT<1>                                    |        8.891|      SLOW  |        4.894|      FAST  |         0.601|
oXY2_DAT<2>                                    |        8.695|      SLOW  |        4.770|      FAST  |         0.405|
oXY2_FS                                        |       10.712|      SLOW  |        6.014|      FAST  |         2.422|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.544|      SLOW  |        3.878|      FAST  |         0.127|
TXD1T1                                         |        7.417|      SLOW  |        3.751|      FAST  |         0.000|
TXD1T2                                         |        7.467|      SLOW  |        3.801|      FAST  |         0.050|
TXD1T3                                         |        7.453|      SLOW  |        3.787|      FAST  |         0.036|
TX_EN1                                         |        7.544|      SLOW  |        3.878|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 154840774 paths, 2 nets, and 65734 connections

Design statistics:
   Minimum period:  24.970ns{1}   (Maximum frequency:  40.048MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  11.896ns
   Minimum output required time after clock:  24.421ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 21 16:41:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 332 MB



