/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2019.03 Build: release Linux 64-bit                         */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    /home/cad/tools/semifore/csrcompiler/2019_03/bin/x64_re6/csrCompile  */
/*    -v -x CSRSpec -t h -t sv -t docx -a mkb_dig_csi_csr -o               */
/*    mkb_dig_csi_csr mcl_csr.csr                                          */
/*                                                                         */
/* Input files:                                                            */
/*    mcl_csr.csr                                                          */
/*                                                                         */
/* Generated on: Fri Oct 18 09:50:38 2019                                  */
/*           by: pasteinm                                                  */
/*                                                                         */

#ifndef _MKB_DIG_CSI_CSR_H_
#define _MKB_DIG_CSI_CSR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: mkb_dig_csi_csr                           */
/* Source filename: mcl_csr.csr, line: 9296                                */
/* Register: mkb_dig_csi_csr.rIoctl                                        */
#define MKB_DIG_CSI_CSR_RIOCTL_ADDRESS 0x0u
#define MKB_DIG_CSI_CSR_RIOCTL_BYTE_ADDRESS 0x0u
/* Register: mkb_dig_csi_csr.rDbgctl                                       */
#define MKB_DIG_CSI_CSR_RDBGCTL_ADDRESS 0x4u
#define MKB_DIG_CSI_CSR_RDBGCTL_BYTE_ADDRESS 0x4u
/* Register: mkb_dig_csi_csr.rCtlcl                                        */
#define MKB_DIG_CSI_CSR_RCTLCL_ADDRESS 0x8u
#define MKB_DIG_CSI_CSR_RCTLCL_BYTE_ADDRESS 0x8u
/* Register: mkb_dig_csi_csr.rCtlfg                                        */
#define MKB_DIG_CSI_CSR_RCTLFG_ADDRESS 0xcu
#define MKB_DIG_CSI_CSR_RCTLFG_BYTE_ADDRESS 0xcu
/* Register: mkb_dig_csi_csr.rDcen0                                        */
#define MKB_DIG_CSI_CSR_RDCEN0_ADDRESS 0x10u
#define MKB_DIG_CSI_CSR_RDCEN0_BYTE_ADDRESS 0x10u
/* Register: mkb_dig_csi_csr.rDcen1                                        */
#define MKB_DIG_CSI_CSR_RDCEN1_ADDRESS 0x14u
#define MKB_DIG_CSI_CSR_RDCEN1_BYTE_ADDRESS 0x14u
/* Register: mkb_dig_csi_csr.rFgen0                                        */
#define MKB_DIG_CSI_CSR_RFGEN0_ADDRESS 0x18u
#define MKB_DIG_CSI_CSR_RFGEN0_BYTE_ADDRESS 0x18u
/* Register: mkb_dig_csi_csr.rFgen1                                        */
#define MKB_DIG_CSI_CSR_RFGEN1_ADDRESS 0x1cu
#define MKB_DIG_CSI_CSR_RFGEN1_BYTE_ADDRESS 0x1cu
/* Register: mkb_dig_csi_csr.rTst0                                         */
#define MKB_DIG_CSI_CSR_RTST0_ADDRESS 0x20u
#define MKB_DIG_CSI_CSR_RTST0_BYTE_ADDRESS 0x20u
/* Register: mkb_dig_csi_csr.rTst1                                         */
#define MKB_DIG_CSI_CSR_RTST1_ADDRESS 0x24u
#define MKB_DIG_CSI_CSR_RTST1_BYTE_ADDRESS 0x24u
/* Register: mkb_dig_csi_csr.rClmode                                       */
#define MKB_DIG_CSI_CSR_RCLMODE_ADDRESS 0x28u
#define MKB_DIG_CSI_CSR_RCLMODE_BYTE_ADDRESS 0x28u
/* Register: mkb_dig_csi_csr.rClkctl                                       */
#define MKB_DIG_CSI_CSR_RCLKCTL_ADDRESS 0x2cu
#define MKB_DIG_CSI_CSR_RCLKCTL_BYTE_ADDRESS 0x2cu
/* Register: mkb_dig_csi_csr.rClkdiv                                       */
#define MKB_DIG_CSI_CSR_RCLKDIV_ADDRESS 0x30u
#define MKB_DIG_CSI_CSR_RCLKDIV_BYTE_ADDRESS 0x30u
/* Register: mkb_dig_csi_csr.rCsictl                                       */
#define MKB_DIG_CSI_CSR_RCSICTL_ADDRESS 0x34u
#define MKB_DIG_CSI_CSR_RCSICTL_BYTE_ADDRESS 0x34u
/* Register: mkb_dig_csi_csr.rDcsr0                                        */
#define MKB_DIG_CSI_CSR_RDCSR0_ADDRESS 0x38u
#define MKB_DIG_CSI_CSR_RDCSR0_BYTE_ADDRESS 0x38u
/* Register: mkb_dig_csi_csr.rDcsr1                                        */
#define MKB_DIG_CSI_CSR_RDCSR1_ADDRESS 0x3cu
#define MKB_DIG_CSI_CSR_RDCSR1_BYTE_ADDRESS 0x3cu
/* Register: mkb_dig_csi_csr.rDcsr2                                        */
#define MKB_DIG_CSI_CSR_RDCSR2_ADDRESS 0x40u
#define MKB_DIG_CSI_CSR_RDCSR2_BYTE_ADDRESS 0x40u
/* Register: mkb_dig_csi_csr.rRfsw                                         */
#define MKB_DIG_CSI_CSR_RRFSW_ADDRESS 0x44u
#define MKB_DIG_CSI_CSR_RRFSW_BYTE_ADDRESS 0x44u
/* Register: mkb_dig_csi_csr.rEsr                                          */
#define MKB_DIG_CSI_CSR_RESR_ADDRESS 0x48u
#define MKB_DIG_CSI_CSR_RESR_BYTE_ADDRESS 0x48u
/* Register: mkb_dig_csi_csr.rFsmstatus                                    */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_ADDRESS 0x50u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_BYTE_ADDRESS 0x50u
/* Register: mkb_dig_csi_csr.rFgsrary0wd00                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_ADDRESS 0x80u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_BYTE_ADDRESS 0x80u
/* Register: mkb_dig_csi_csr.rFgsrary0wd01                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_ADDRESS 0x84u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_BYTE_ADDRESS 0x84u
/* Register: mkb_dig_csi_csr.rFgsrary0wd02                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_ADDRESS 0x88u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_BYTE_ADDRESS 0x88u
/* Register: mkb_dig_csi_csr.rFgsrary0wd03                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_ADDRESS 0x8cu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_BYTE_ADDRESS 0x8cu
/* Register: mkb_dig_csi_csr.rFgsrary0wd04                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_ADDRESS 0x90u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_BYTE_ADDRESS 0x90u
/* Register: mkb_dig_csi_csr.rFgsrary0wd05                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_ADDRESS 0x94u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_BYTE_ADDRESS 0x94u
/* Register: mkb_dig_csi_csr.rFgsrary0wd06                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_ADDRESS 0x98u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_BYTE_ADDRESS 0x98u
/* Register: mkb_dig_csi_csr.rFgsrary0wd07                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_ADDRESS 0x9cu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_BYTE_ADDRESS 0x9cu
/* Register: mkb_dig_csi_csr.rFgsrary0wd08                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_ADDRESS 0xa0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_BYTE_ADDRESS 0xa0u
/* Register: mkb_dig_csi_csr.rFgsrary0wd09                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_ADDRESS 0xa4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_BYTE_ADDRESS 0xa4u
/* Register: mkb_dig_csi_csr.rFgsrary0wd10                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_ADDRESS 0xa8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_BYTE_ADDRESS 0xa8u
/* Register: mkb_dig_csi_csr.rFgsrary0wd11                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_ADDRESS 0xacu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_BYTE_ADDRESS 0xacu
/* Register: mkb_dig_csi_csr.rFgsrary0wd12                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_ADDRESS 0xb0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_BYTE_ADDRESS 0xb0u
/* Register: mkb_dig_csi_csr.rFgsrary0wd13                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_ADDRESS 0xb4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_BYTE_ADDRESS 0xb4u
/* Register: mkb_dig_csi_csr.rFgsrary0wd14                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_ADDRESS 0xb8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_BYTE_ADDRESS 0xb8u
/* Register: mkb_dig_csi_csr.rFgsrary0wd15                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_ADDRESS 0xbcu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_BYTE_ADDRESS 0xbcu
/* Register: mkb_dig_csi_csr.rFgsrary0wd16                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_ADDRESS 0xc0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_BYTE_ADDRESS 0xc0u
/* Register: mkb_dig_csi_csr.rFgsrary0wd17                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_ADDRESS 0xc4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_BYTE_ADDRESS 0xc4u
/* Register: mkb_dig_csi_csr.rFgsrary0wd18                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_ADDRESS 0xc8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_BYTE_ADDRESS 0xc8u
/* Register: mkb_dig_csi_csr.rFgsrary0wd19                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_ADDRESS 0xccu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_BYTE_ADDRESS 0xccu
/* Register: mkb_dig_csi_csr.rFgsrary0wd20                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_ADDRESS 0xd0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_BYTE_ADDRESS 0xd0u
/* Register: mkb_dig_csi_csr.rFgsrary0wd21                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_ADDRESS 0xd4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_BYTE_ADDRESS 0xd4u
/* Register: mkb_dig_csi_csr.rFgsrary0wd22                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_ADDRESS 0xd8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_BYTE_ADDRESS 0xd8u
/* Register: mkb_dig_csi_csr.rFgsrary0wd23                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_ADDRESS 0xdcu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_BYTE_ADDRESS 0xdcu
/* Register: mkb_dig_csi_csr.rFgsrary0wd24                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_ADDRESS 0xe0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_BYTE_ADDRESS 0xe0u
/* Register: mkb_dig_csi_csr.rFgsrary0wd25                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_ADDRESS 0xe4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_BYTE_ADDRESS 0xe4u
/* Register: mkb_dig_csi_csr.rFgsrary0wd26                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_ADDRESS 0xe8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_BYTE_ADDRESS 0xe8u
/* Register: mkb_dig_csi_csr.rFgsrary0wd27                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_ADDRESS 0xecu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_BYTE_ADDRESS 0xecu
/* Register: mkb_dig_csi_csr.rFgsrary0wd28                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_ADDRESS 0xf0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_BYTE_ADDRESS 0xf0u
/* Register: mkb_dig_csi_csr.rFgsrary0wd29                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_ADDRESS 0xf4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_BYTE_ADDRESS 0xf4u
/* Register: mkb_dig_csi_csr.rFgsrary0wd30                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_ADDRESS 0xf8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_BYTE_ADDRESS 0xf8u
/* Register: mkb_dig_csi_csr.rFgsrary0wd31                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_ADDRESS 0xfcu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_BYTE_ADDRESS 0xfcu
/* Register: mkb_dig_csi_csr.rFgsrary1wd00                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_ADDRESS 0x100u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_BYTE_ADDRESS 0x100u
/* Register: mkb_dig_csi_csr.rFgsrary1wd01                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_ADDRESS 0x104u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_BYTE_ADDRESS 0x104u
/* Register: mkb_dig_csi_csr.rFgsrary1wd02                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_ADDRESS 0x108u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_BYTE_ADDRESS 0x108u
/* Register: mkb_dig_csi_csr.rFgsrary1wd03                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_ADDRESS 0x10cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_BYTE_ADDRESS 0x10cu
/* Register: mkb_dig_csi_csr.rFgsrary1wd04                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_ADDRESS 0x110u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_BYTE_ADDRESS 0x110u
/* Register: mkb_dig_csi_csr.rFgsrary1wd05                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_ADDRESS 0x114u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_BYTE_ADDRESS 0x114u
/* Register: mkb_dig_csi_csr.rFgsrary1wd06                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_ADDRESS 0x118u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_BYTE_ADDRESS 0x118u
/* Register: mkb_dig_csi_csr.rFgsrary1wd07                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_ADDRESS 0x11cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_BYTE_ADDRESS 0x11cu
/* Register: mkb_dig_csi_csr.rFgsrary1wd08                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_ADDRESS 0x120u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_BYTE_ADDRESS 0x120u
/* Register: mkb_dig_csi_csr.rFgsrary1wd09                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_ADDRESS 0x124u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_BYTE_ADDRESS 0x124u
/* Register: mkb_dig_csi_csr.rFgsrary1wd10                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_ADDRESS 0x128u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_BYTE_ADDRESS 0x128u
/* Register: mkb_dig_csi_csr.rFgsrary1wd11                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_ADDRESS 0x12cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_BYTE_ADDRESS 0x12cu
/* Register: mkb_dig_csi_csr.rFgsrary1wd12                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_ADDRESS 0x130u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_BYTE_ADDRESS 0x130u
/* Register: mkb_dig_csi_csr.rFgsrary1wd13                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_ADDRESS 0x134u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_BYTE_ADDRESS 0x134u
/* Register: mkb_dig_csi_csr.rFgsrary1wd14                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_ADDRESS 0x138u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_BYTE_ADDRESS 0x138u
/* Register: mkb_dig_csi_csr.rFgsrary1wd15                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_ADDRESS 0x13cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_BYTE_ADDRESS 0x13cu
/* Register: mkb_dig_csi_csr.rFgsrary1wd16                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_ADDRESS 0x140u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_BYTE_ADDRESS 0x140u
/* Register: mkb_dig_csi_csr.rFgsrary1wd17                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_ADDRESS 0x144u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_BYTE_ADDRESS 0x144u
/* Register: mkb_dig_csi_csr.rFgsrary1wd18                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_ADDRESS 0x148u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_BYTE_ADDRESS 0x148u
/* Register: mkb_dig_csi_csr.rFgsrary1wd19                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_ADDRESS 0x14cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_BYTE_ADDRESS 0x14cu
/* Register: mkb_dig_csi_csr.rFgsrary1wd20                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_ADDRESS 0x150u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_BYTE_ADDRESS 0x150u
/* Register: mkb_dig_csi_csr.rFgsrary1wd21                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_ADDRESS 0x154u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_BYTE_ADDRESS 0x154u
/* Register: mkb_dig_csi_csr.rFgsrary1wd22                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_ADDRESS 0x158u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_BYTE_ADDRESS 0x158u
/* Register: mkb_dig_csi_csr.rFgsrary1wd23                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_ADDRESS 0x15cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_BYTE_ADDRESS 0x15cu
/* Register: mkb_dig_csi_csr.rFgsrary1wd24                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_ADDRESS 0x160u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_BYTE_ADDRESS 0x160u
/* Register: mkb_dig_csi_csr.rFgsrary1wd25                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_ADDRESS 0x164u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_BYTE_ADDRESS 0x164u
/* Register: mkb_dig_csi_csr.rFgsrary1wd26                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_ADDRESS 0x168u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_BYTE_ADDRESS 0x168u
/* Register: mkb_dig_csi_csr.rFgsrary1wd27                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_ADDRESS 0x16cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_BYTE_ADDRESS 0x16cu
/* Register: mkb_dig_csi_csr.rFgsrary1wd28                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_ADDRESS 0x170u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_BYTE_ADDRESS 0x170u
/* Register: mkb_dig_csi_csr.rFgsrary1wd29                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_ADDRESS 0x174u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_BYTE_ADDRESS 0x174u
/* Register: mkb_dig_csi_csr.rFgsrary1wd30                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_ADDRESS 0x178u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_BYTE_ADDRESS 0x178u
/* Register: mkb_dig_csi_csr.rFgsrary1wd31                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_ADDRESS 0x17cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_BYTE_ADDRESS 0x17cu
/* Register: mkb_dig_csi_csr.rFgsrary2wd00                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_ADDRESS 0x180u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_BYTE_ADDRESS 0x180u
/* Register: mkb_dig_csi_csr.rFgsrary2wd01                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_ADDRESS 0x184u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_BYTE_ADDRESS 0x184u
/* Register: mkb_dig_csi_csr.rFgsrary2wd02                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_ADDRESS 0x188u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_BYTE_ADDRESS 0x188u
/* Register: mkb_dig_csi_csr.rFgsrary2wd03                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_ADDRESS 0x18cu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_BYTE_ADDRESS 0x18cu
/* Register: mkb_dig_csi_csr.rFgsrary2wd04                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_ADDRESS 0x190u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_BYTE_ADDRESS 0x190u
/* Register: mkb_dig_csi_csr.rFgsrary2wd05                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_ADDRESS 0x194u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_BYTE_ADDRESS 0x194u
/* Register: mkb_dig_csi_csr.rFgsrary2wd06                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_ADDRESS 0x198u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_BYTE_ADDRESS 0x198u
/* Register: mkb_dig_csi_csr.rFgsrary2wd07                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_ADDRESS 0x19cu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_BYTE_ADDRESS 0x19cu
/* Register: mkb_dig_csi_csr.rFgsrary2wd08                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_ADDRESS 0x1a0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_BYTE_ADDRESS 0x1a0u
/* Register: mkb_dig_csi_csr.rFgsrary2wd09                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_ADDRESS 0x1a4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_BYTE_ADDRESS 0x1a4u
/* Register: mkb_dig_csi_csr.rFgsrary2wd10                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_ADDRESS 0x1a8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_BYTE_ADDRESS 0x1a8u
/* Register: mkb_dig_csi_csr.rFgsrary2wd11                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_ADDRESS 0x1acu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_BYTE_ADDRESS 0x1acu
/* Register: mkb_dig_csi_csr.rFgsrary2wd12                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_ADDRESS 0x1b0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_BYTE_ADDRESS 0x1b0u
/* Register: mkb_dig_csi_csr.rFgsrary2wd13                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_ADDRESS 0x1b4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_BYTE_ADDRESS 0x1b4u
/* Register: mkb_dig_csi_csr.rFgsrary2wd14                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_ADDRESS 0x1b8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_BYTE_ADDRESS 0x1b8u
/* Register: mkb_dig_csi_csr.rFgsrary2wd15                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_ADDRESS 0x1bcu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_BYTE_ADDRESS 0x1bcu
/* Register: mkb_dig_csi_csr.rFgsrary2wd16                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_ADDRESS 0x1c0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_BYTE_ADDRESS 0x1c0u
/* Register: mkb_dig_csi_csr.rFgsrary2wd17                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_ADDRESS 0x1c4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_BYTE_ADDRESS 0x1c4u
/* Register: mkb_dig_csi_csr.rFgsrary2wd18                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_ADDRESS 0x1c8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_BYTE_ADDRESS 0x1c8u
/* Register: mkb_dig_csi_csr.rFgsrary2wd19                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_ADDRESS 0x1ccu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_BYTE_ADDRESS 0x1ccu
/* Register: mkb_dig_csi_csr.rFgsrary2wd20                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_ADDRESS 0x1d0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_BYTE_ADDRESS 0x1d0u
/* Register: mkb_dig_csi_csr.rFgsrary2wd21                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_ADDRESS 0x1d4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_BYTE_ADDRESS 0x1d4u
/* Register: mkb_dig_csi_csr.rFgsrary2wd22                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_ADDRESS 0x1d8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_BYTE_ADDRESS 0x1d8u
/* Register: mkb_dig_csi_csr.rFgsrary2wd23                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_ADDRESS 0x1dcu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_BYTE_ADDRESS 0x1dcu
/* Register: mkb_dig_csi_csr.rFgsrary2wd24                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_ADDRESS 0x1e0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_BYTE_ADDRESS 0x1e0u
/* Register: mkb_dig_csi_csr.rFgsrary2wd25                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_ADDRESS 0x1e4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_BYTE_ADDRESS 0x1e4u
/* Register: mkb_dig_csi_csr.rFgsrary2wd26                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_ADDRESS 0x1e8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_BYTE_ADDRESS 0x1e8u
/* Register: mkb_dig_csi_csr.rFgsrary2wd27                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_ADDRESS 0x1ecu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_BYTE_ADDRESS 0x1ecu
/* Register: mkb_dig_csi_csr.rFgsrary2wd28                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_ADDRESS 0x1f0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_BYTE_ADDRESS 0x1f0u
/* Register: mkb_dig_csi_csr.rFgsrary2wd29                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_ADDRESS 0x1f4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_BYTE_ADDRESS 0x1f4u
/* Register: mkb_dig_csi_csr.rFgsrary2wd30                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_ADDRESS 0x1f8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_BYTE_ADDRESS 0x1f8u
/* Register: mkb_dig_csi_csr.rFgsrary2wd31                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_ADDRESS 0x1fcu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_BYTE_ADDRESS 0x1fcu
/* Register: mkb_dig_csi_csr.rFgsrary3wd00                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_ADDRESS 0x200u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_BYTE_ADDRESS 0x200u
/* Register: mkb_dig_csi_csr.rFgsrary3wd01                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_ADDRESS 0x204u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_BYTE_ADDRESS 0x204u
/* Register: mkb_dig_csi_csr.rFgsrary3wd02                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_ADDRESS 0x208u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_BYTE_ADDRESS 0x208u
/* Register: mkb_dig_csi_csr.rFgsrary3wd03                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_ADDRESS 0x20cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_BYTE_ADDRESS 0x20cu
/* Register: mkb_dig_csi_csr.rFgsrary3wd04                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_ADDRESS 0x210u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_BYTE_ADDRESS 0x210u
/* Register: mkb_dig_csi_csr.rFgsrary3wd05                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_ADDRESS 0x214u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_BYTE_ADDRESS 0x214u
/* Register: mkb_dig_csi_csr.rFgsrary3wd06                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_ADDRESS 0x218u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_BYTE_ADDRESS 0x218u
/* Register: mkb_dig_csi_csr.rFgsrary3wd07                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_ADDRESS 0x21cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_BYTE_ADDRESS 0x21cu
/* Register: mkb_dig_csi_csr.rFgsrary3wd08                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_ADDRESS 0x220u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_BYTE_ADDRESS 0x220u
/* Register: mkb_dig_csi_csr.rFgsrary3wd09                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_ADDRESS 0x224u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_BYTE_ADDRESS 0x224u
/* Register: mkb_dig_csi_csr.rFgsrary3wd10                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_ADDRESS 0x228u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_BYTE_ADDRESS 0x228u
/* Register: mkb_dig_csi_csr.rFgsrary3wd11                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_ADDRESS 0x22cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_BYTE_ADDRESS 0x22cu
/* Register: mkb_dig_csi_csr.rFgsrary3wd12                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_ADDRESS 0x230u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_BYTE_ADDRESS 0x230u
/* Register: mkb_dig_csi_csr.rFgsrary3wd13                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_ADDRESS 0x234u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_BYTE_ADDRESS 0x234u
/* Register: mkb_dig_csi_csr.rFgsrary3wd14                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_ADDRESS 0x238u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_BYTE_ADDRESS 0x238u
/* Register: mkb_dig_csi_csr.rFgsrary3wd15                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_ADDRESS 0x23cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_BYTE_ADDRESS 0x23cu
/* Register: mkb_dig_csi_csr.rFgsrary3wd16                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_ADDRESS 0x240u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_BYTE_ADDRESS 0x240u
/* Register: mkb_dig_csi_csr.rFgsrary3wd17                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_ADDRESS 0x244u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_BYTE_ADDRESS 0x244u
/* Register: mkb_dig_csi_csr.rFgsrary3wd18                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_ADDRESS 0x248u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_BYTE_ADDRESS 0x248u
/* Register: mkb_dig_csi_csr.rFgsrary3wd19                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_ADDRESS 0x24cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_BYTE_ADDRESS 0x24cu
/* Register: mkb_dig_csi_csr.rFgsrary3wd20                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_ADDRESS 0x250u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_BYTE_ADDRESS 0x250u
/* Register: mkb_dig_csi_csr.rFgsrary3wd21                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_ADDRESS 0x254u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_BYTE_ADDRESS 0x254u
/* Register: mkb_dig_csi_csr.rFgsrary3wd22                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_ADDRESS 0x258u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_BYTE_ADDRESS 0x258u
/* Register: mkb_dig_csi_csr.rFgsrary3wd23                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_ADDRESS 0x25cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_BYTE_ADDRESS 0x25cu
/* Register: mkb_dig_csi_csr.rFgsrary3wd24                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_ADDRESS 0x260u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_BYTE_ADDRESS 0x260u
/* Register: mkb_dig_csi_csr.rFgsrary3wd25                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_ADDRESS 0x264u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_BYTE_ADDRESS 0x264u
/* Register: mkb_dig_csi_csr.rFgsrary3wd26                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_ADDRESS 0x268u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_BYTE_ADDRESS 0x268u
/* Register: mkb_dig_csi_csr.rFgsrary3wd27                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_ADDRESS 0x26cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_BYTE_ADDRESS 0x26cu
/* Register: mkb_dig_csi_csr.rFgsrary3wd28                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_ADDRESS 0x270u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_BYTE_ADDRESS 0x270u
/* Register: mkb_dig_csi_csr.rFgsrary3wd29                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_ADDRESS 0x274u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_BYTE_ADDRESS 0x274u
/* Register: mkb_dig_csi_csr.rFgsrary3wd30                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_ADDRESS 0x278u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_BYTE_ADDRESS 0x278u
/* Register: mkb_dig_csi_csr.rFgsrary3wd31                                 */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_ADDRESS 0x27cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_BYTE_ADDRESS 0x27cu


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: mkb_dig_csi_csr                                        */
/* Addressmap template: mkb_dig_csi_csr                                    */
/* Source filename: mcl_csr.csr, line: 5819                                */
#define MKB_DIG_CSI_CSR_SIZE 0x400u
#define MKB_DIG_CSI_CSR_BYTE_SIZE 0x400u
/* Register member: mkb_dig_csi_csr.rIoctl                                 */
/* Register type referenced: mkb_dig_csi_csr::rIoctl                       */
/* Register template referenced: mkb_dig_csi_csr::rIoctl                   */
#define MKB_DIG_CSI_CSR_RIOCTL_OFFSET 0x0u
#define MKB_DIG_CSI_CSR_RIOCTL_BYTE_OFFSET 0x0u
#define MKB_DIG_CSI_CSR_RIOCTL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RIOCTL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RIOCTL_RESET_VALUE 0x00000007ul
#define MKB_DIG_CSI_CSR_RIOCTL_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RIOCTL_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RIOCTL_WRITE_MASK 0x00000007ul
/* Register member: mkb_dig_csi_csr.rDbgctl                                */
/* Register type referenced: mkb_dig_csi_csr::rDbgctl                      */
/* Register template referenced: mkb_dig_csi_csr::rDbgctl                  */
#define MKB_DIG_CSI_CSR_RDBGCTL_OFFSET 0x4u
#define MKB_DIG_CSI_CSR_RDBGCTL_BYTE_OFFSET 0x4u
#define MKB_DIG_CSI_CSR_RDBGCTL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDBGCTL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDBGCTL_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RDBGCTL_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDBGCTL_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDBGCTL_WRITE_MASK 0x000007dful
/* Register member: mkb_dig_csi_csr.rCtlcl                                 */
/* Register type referenced: mkb_dig_csi_csr::rCtlcl                       */
/* Register template referenced: mkb_dig_csi_csr::rCtlcl                   */
#define MKB_DIG_CSI_CSR_RCTLCL_OFFSET 0x8u
#define MKB_DIG_CSI_CSR_RCTLCL_BYTE_OFFSET 0x8u
#define MKB_DIG_CSI_CSR_RCTLCL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RCTLCL_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCTLCL_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCTLCL_WRITE_MASK 0x03010101ul
/* Register member: mkb_dig_csi_csr.rCtlfg                                 */
/* Register type referenced: mkb_dig_csi_csr::rCtlfg                       */
/* Register template referenced: mkb_dig_csi_csr::rCtlfg                   */
#define MKB_DIG_CSI_CSR_RCTLFG_OFFSET 0xcu
#define MKB_DIG_CSI_CSR_RCTLFG_BYTE_OFFSET 0xcu
#define MKB_DIG_CSI_CSR_RCTLFG_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RCTLFG_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCTLFG_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCTLFG_WRITE_MASK 0xffffff81ul
/* Register member: mkb_dig_csi_csr.rDcen0                                 */
/* Register type referenced: mkb_dig_csi_csr::rDcen0                       */
/* Register template referenced: mkb_dig_csi_csr::rDcen0                   */
#define MKB_DIG_CSI_CSR_RDCEN0_OFFSET 0x10u
#define MKB_DIG_CSI_CSR_RDCEN0_BYTE_OFFSET 0x10u
#define MKB_DIG_CSI_CSR_RDCEN0_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCEN0_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCEN0_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RDCEN0_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCEN0_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCEN0_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rDcen1                                 */
/* Register type referenced: mkb_dig_csi_csr::rDcen1                       */
/* Register template referenced: mkb_dig_csi_csr::rDcen1                   */
#define MKB_DIG_CSI_CSR_RDCEN1_OFFSET 0x14u
#define MKB_DIG_CSI_CSR_RDCEN1_BYTE_OFFSET 0x14u
#define MKB_DIG_CSI_CSR_RDCEN1_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCEN1_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCEN1_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RDCEN1_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCEN1_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCEN1_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgen0                                 */
/* Register type referenced: mkb_dig_csi_csr::rFgen0                       */
/* Register template referenced: mkb_dig_csi_csr::rFgen0                   */
#define MKB_DIG_CSI_CSR_RFGEN0_OFFSET 0x18u
#define MKB_DIG_CSI_CSR_RFGEN0_BYTE_OFFSET 0x18u
#define MKB_DIG_CSI_CSR_RFGEN0_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGEN0_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGEN0_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGEN0_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGEN0_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGEN0_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgen1                                 */
/* Register type referenced: mkb_dig_csi_csr::rFgen1                       */
/* Register template referenced: mkb_dig_csi_csr::rFgen1                   */
#define MKB_DIG_CSI_CSR_RFGEN1_OFFSET 0x1cu
#define MKB_DIG_CSI_CSR_RFGEN1_BYTE_OFFSET 0x1cu
#define MKB_DIG_CSI_CSR_RFGEN1_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGEN1_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGEN1_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGEN1_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGEN1_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGEN1_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rTst0                                  */
/* Register type referenced: mkb_dig_csi_csr::rTst0                        */
/* Register template referenced: mkb_dig_csi_csr::rTst0                    */
#define MKB_DIG_CSI_CSR_RTST0_OFFSET 0x20u
#define MKB_DIG_CSI_CSR_RTST0_BYTE_OFFSET 0x20u
#define MKB_DIG_CSI_CSR_RTST0_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RTST0_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RTST0_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RTST0_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RTST0_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RTST0_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rTst1                                  */
/* Register type referenced: mkb_dig_csi_csr::rTst1                        */
/* Register template referenced: mkb_dig_csi_csr::rTst1                    */
#define MKB_DIG_CSI_CSR_RTST1_OFFSET 0x24u
#define MKB_DIG_CSI_CSR_RTST1_BYTE_OFFSET 0x24u
#define MKB_DIG_CSI_CSR_RTST1_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RTST1_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RTST1_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RTST1_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RTST1_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RTST1_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rClmode                                */
/* Register type referenced: mkb_dig_csi_csr::rClmode                      */
/* Register template referenced: mkb_dig_csi_csr::rClmode                  */
#define MKB_DIG_CSI_CSR_RCLMODE_OFFSET 0x28u
#define MKB_DIG_CSI_CSR_RCLMODE_BYTE_OFFSET 0x28u
#define MKB_DIG_CSI_CSR_RCLMODE_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLMODE_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLMODE_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RCLMODE_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCLMODE_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCLMODE_WRITE_MASK 0x0000fffful
/* Register member: mkb_dig_csi_csr.rClkctl                                */
/* Register type referenced: mkb_dig_csi_csr::rClkctl                      */
/* Register template referenced: mkb_dig_csi_csr::rClkctl                  */
#define MKB_DIG_CSI_CSR_RCLKCTL_OFFSET 0x2cu
#define MKB_DIG_CSI_CSR_RCLKCTL_BYTE_OFFSET 0x2cu
#define MKB_DIG_CSI_CSR_RCLKCTL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RCLKCTL_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCLKCTL_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCLKCTL_WRITE_MASK 0xff010101ul
/* Register member: mkb_dig_csi_csr.rClkdiv                                */
/* Register type referenced: mkb_dig_csi_csr::rClkdiv                      */
/* Register template referenced: mkb_dig_csi_csr::rClkdiv                  */
#define MKB_DIG_CSI_CSR_RCLKDIV_OFFSET 0x30u
#define MKB_DIG_CSI_CSR_RCLKDIV_BYTE_OFFSET 0x30u
#define MKB_DIG_CSI_CSR_RCLKDIV_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKDIV_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKDIV_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RCLKDIV_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCLKDIV_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCLKDIV_WRITE_MASK 0x0000fffful
/* Register member: mkb_dig_csi_csr.rCsictl                                */
/* Register type referenced: mkb_dig_csi_csr::rCsictl                      */
/* Register template referenced: mkb_dig_csi_csr::rCsictl                  */
#define MKB_DIG_CSI_CSR_RCSICTL_OFFSET 0x34u
#define MKB_DIG_CSI_CSR_RCSICTL_BYTE_OFFSET 0x34u
#define MKB_DIG_CSI_CSR_RCSICTL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCSICTL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCSICTL_RESET_VALUE 0x00000001ul
#define MKB_DIG_CSI_CSR_RCSICTL_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCSICTL_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RCSICTL_WRITE_MASK 0x00000001ul
/* Register member: mkb_dig_csi_csr.rDcsr0                                 */
/* Register type referenced: mkb_dig_csi_csr::rDcsr0                       */
/* Register template referenced: mkb_dig_csi_csr::rDcsr0                   */
#define MKB_DIG_CSI_CSR_RDCSR0_OFFSET 0x38u
#define MKB_DIG_CSI_CSR_RDCSR0_BYTE_OFFSET 0x38u
#define MKB_DIG_CSI_CSR_RDCSR0_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR0_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR0_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RDCSR0_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCSR0_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCSR0_WRITE_MASK 0x0000fffful
/* Register member: mkb_dig_csi_csr.rDcsr1                                 */
/* Register type referenced: mkb_dig_csi_csr::rDcsr1                       */
/* Register template referenced: mkb_dig_csi_csr::rDcsr1                   */
#define MKB_DIG_CSI_CSR_RDCSR1_OFFSET 0x3cu
#define MKB_DIG_CSI_CSR_RDCSR1_BYTE_OFFSET 0x3cu
#define MKB_DIG_CSI_CSR_RDCSR1_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR1_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR1_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RDCSR1_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCSR1_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCSR1_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rDcsr2                                 */
/* Register type referenced: mkb_dig_csi_csr::rDcsr2                       */
/* Register template referenced: mkb_dig_csi_csr::rDcsr2                   */
#define MKB_DIG_CSI_CSR_RDCSR2_OFFSET 0x40u
#define MKB_DIG_CSI_CSR_RDCSR2_BYTE_OFFSET 0x40u
#define MKB_DIG_CSI_CSR_RDCSR2_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR2_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR2_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RDCSR2_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCSR2_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCSR2_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rRfsw                                  */
/* Register type referenced: mkb_dig_csi_csr::rRfsw                        */
/* Register template referenced: mkb_dig_csi_csr::rRfsw                    */
#define MKB_DIG_CSI_CSR_RRFSW_OFFSET 0x44u
#define MKB_DIG_CSI_CSR_RRFSW_BYTE_OFFSET 0x44u
#define MKB_DIG_CSI_CSR_RRFSW_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RRFSW_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RRFSW_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RRFSW_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RRFSW_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RRFSW_WRITE_MASK 0x0000fffful
/* Register member: mkb_dig_csi_csr.rEsr                                   */
/* Register type referenced: mkb_dig_csi_csr::rEsr                         */
/* Register template referenced: mkb_dig_csi_csr::rEsr                     */
#define MKB_DIG_CSI_CSR_RESR_OFFSET 0x48u
#define MKB_DIG_CSI_CSR_RESR_BYTE_OFFSET 0x48u
#define MKB_DIG_CSI_CSR_RESR_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RESR_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RESR_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RESR_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RESR_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RESR_WRITE_MASK 0x0003fffful
/* Register member: mkb_dig_csi_csr.rFsmstatus                             */
/* Register type referenced: mkb_dig_csi_csr::rFsmstatus                   */
/* Register template referenced: mkb_dig_csi_csr::rFsmstatus               */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_OFFSET 0x50u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_BYTE_OFFSET 0x50u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFSMSTATUS_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFSMSTATUS_WRITE_MASK 0x00000000ul
/* Register member: mkb_dig_csi_csr.rFgsrary0wd00                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd00                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd00            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_OFFSET 0x80u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_BYTE_OFFSET 0x80u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd01                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd01                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd01            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_OFFSET 0x84u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_BYTE_OFFSET 0x84u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd02                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd02                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd02            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_OFFSET 0x88u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_BYTE_OFFSET 0x88u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd03                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd03                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd03            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_OFFSET 0x8cu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_BYTE_OFFSET 0x8cu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd04                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd04                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd04            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_OFFSET 0x90u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_BYTE_OFFSET 0x90u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd05                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd05                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd05            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_OFFSET 0x94u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_BYTE_OFFSET 0x94u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd06                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd06                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd06            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_OFFSET 0x98u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_BYTE_OFFSET 0x98u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd07                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd07                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd07            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_OFFSET 0x9cu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_BYTE_OFFSET 0x9cu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd08                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd08                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd08            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_OFFSET 0xa0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_BYTE_OFFSET 0xa0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd09                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd09                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd09            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_OFFSET 0xa4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_BYTE_OFFSET 0xa4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd10                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd10                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd10            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_OFFSET 0xa8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_BYTE_OFFSET 0xa8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd11                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd11                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd11            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_OFFSET 0xacu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_BYTE_OFFSET 0xacu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd12                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd12                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd12            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_OFFSET 0xb0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_BYTE_OFFSET 0xb0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd13                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd13                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd13            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_OFFSET 0xb4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_BYTE_OFFSET 0xb4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd14                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd14                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd14            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_OFFSET 0xb8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_BYTE_OFFSET 0xb8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd15                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd15                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd15            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_OFFSET 0xbcu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_BYTE_OFFSET 0xbcu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd16                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd16                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd16            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_OFFSET 0xc0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_BYTE_OFFSET 0xc0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd17                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd17                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd17            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_OFFSET 0xc4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_BYTE_OFFSET 0xc4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd18                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd18                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd18            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_OFFSET 0xc8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_BYTE_OFFSET 0xc8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd19                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd19                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd19            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_OFFSET 0xccu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_BYTE_OFFSET 0xccu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd20                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd20                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd20            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_OFFSET 0xd0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_BYTE_OFFSET 0xd0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd21                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd21                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd21            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_OFFSET 0xd4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_BYTE_OFFSET 0xd4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd22                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd22                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd22            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_OFFSET 0xd8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_BYTE_OFFSET 0xd8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd23                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd23                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd23            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_OFFSET 0xdcu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_BYTE_OFFSET 0xdcu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd24                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd24                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd24            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_OFFSET 0xe0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_BYTE_OFFSET 0xe0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd25                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd25                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd25            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_OFFSET 0xe4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_BYTE_OFFSET 0xe4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd26                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd26                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd26            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_OFFSET 0xe8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_BYTE_OFFSET 0xe8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd27                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd27                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd27            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_OFFSET 0xecu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_BYTE_OFFSET 0xecu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd28                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd28                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd28            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_OFFSET 0xf0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_BYTE_OFFSET 0xf0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd29                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd29                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd29            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_OFFSET 0xf4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_BYTE_OFFSET 0xf4u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd30                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd30                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd30            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_OFFSET 0xf8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_BYTE_OFFSET 0xf8u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary0wd31                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary0wd31                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary0wd31            */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_OFFSET 0xfcu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_BYTE_OFFSET 0xfcu
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd00                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd00                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd00            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_OFFSET 0x100u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_BYTE_OFFSET 0x100u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd01                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd01                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd01            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_OFFSET 0x104u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_BYTE_OFFSET 0x104u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd02                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd02                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd02            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_OFFSET 0x108u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_BYTE_OFFSET 0x108u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd03                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd03                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd03            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_OFFSET 0x10cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_BYTE_OFFSET 0x10cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd04                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd04                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd04            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_OFFSET 0x110u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_BYTE_OFFSET 0x110u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd05                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd05                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd05            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_OFFSET 0x114u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_BYTE_OFFSET 0x114u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd06                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd06                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd06            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_OFFSET 0x118u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_BYTE_OFFSET 0x118u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd07                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd07                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd07            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_OFFSET 0x11cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_BYTE_OFFSET 0x11cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd08                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd08                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd08            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_OFFSET 0x120u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_BYTE_OFFSET 0x120u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd09                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd09                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd09            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_OFFSET 0x124u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_BYTE_OFFSET 0x124u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd10                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd10                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd10            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_OFFSET 0x128u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_BYTE_OFFSET 0x128u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd11                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd11                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd11            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_OFFSET 0x12cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_BYTE_OFFSET 0x12cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd12                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd12                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd12            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_OFFSET 0x130u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_BYTE_OFFSET 0x130u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd13                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd13                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd13            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_OFFSET 0x134u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_BYTE_OFFSET 0x134u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd14                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd14                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd14            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_OFFSET 0x138u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_BYTE_OFFSET 0x138u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd15                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd15                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd15            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_OFFSET 0x13cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_BYTE_OFFSET 0x13cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd16                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd16                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd16            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_OFFSET 0x140u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_BYTE_OFFSET 0x140u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd17                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd17                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd17            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_OFFSET 0x144u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_BYTE_OFFSET 0x144u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd18                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd18                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd18            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_OFFSET 0x148u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_BYTE_OFFSET 0x148u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd19                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd19                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd19            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_OFFSET 0x14cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_BYTE_OFFSET 0x14cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd20                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd20                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd20            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_OFFSET 0x150u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_BYTE_OFFSET 0x150u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd21                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd21                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd21            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_OFFSET 0x154u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_BYTE_OFFSET 0x154u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd22                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd22                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd22            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_OFFSET 0x158u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_BYTE_OFFSET 0x158u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd23                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd23                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd23            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_OFFSET 0x15cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_BYTE_OFFSET 0x15cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd24                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd24                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd24            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_OFFSET 0x160u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_BYTE_OFFSET 0x160u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd25                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd25                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd25            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_OFFSET 0x164u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_BYTE_OFFSET 0x164u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd26                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd26                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd26            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_OFFSET 0x168u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_BYTE_OFFSET 0x168u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd27                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd27                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd27            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_OFFSET 0x16cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_BYTE_OFFSET 0x16cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd28                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd28                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd28            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_OFFSET 0x170u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_BYTE_OFFSET 0x170u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd29                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd29                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd29            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_OFFSET 0x174u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_BYTE_OFFSET 0x174u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd30                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd30                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd30            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_OFFSET 0x178u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_BYTE_OFFSET 0x178u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary1wd31                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary1wd31                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary1wd31            */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_OFFSET 0x17cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_BYTE_OFFSET 0x17cu
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd00                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd00                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd00            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_OFFSET 0x180u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_BYTE_OFFSET 0x180u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd01                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd01                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd01            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_OFFSET 0x184u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_BYTE_OFFSET 0x184u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd02                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd02                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd02            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_OFFSET 0x188u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_BYTE_OFFSET 0x188u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd03                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd03                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd03            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_OFFSET 0x18cu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_BYTE_OFFSET 0x18cu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd04                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd04                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd04            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_OFFSET 0x190u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_BYTE_OFFSET 0x190u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd05                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd05                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd05            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_OFFSET 0x194u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_BYTE_OFFSET 0x194u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd06                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd06                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd06            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_OFFSET 0x198u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_BYTE_OFFSET 0x198u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd07                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd07                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd07            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_OFFSET 0x19cu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_BYTE_OFFSET 0x19cu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd08                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd08                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd08            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_OFFSET 0x1a0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_BYTE_OFFSET 0x1a0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd09                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd09                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd09            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_OFFSET 0x1a4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_BYTE_OFFSET 0x1a4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd10                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd10                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd10            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_OFFSET 0x1a8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_BYTE_OFFSET 0x1a8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd11                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd11                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd11            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_OFFSET 0x1acu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_BYTE_OFFSET 0x1acu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd12                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd12                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd12            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_OFFSET 0x1b0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_BYTE_OFFSET 0x1b0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd13                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd13                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd13            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_OFFSET 0x1b4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_BYTE_OFFSET 0x1b4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd14                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd14                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd14            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_OFFSET 0x1b8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_BYTE_OFFSET 0x1b8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd15                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd15                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd15            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_OFFSET 0x1bcu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_BYTE_OFFSET 0x1bcu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd16                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd16                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd16            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_OFFSET 0x1c0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_BYTE_OFFSET 0x1c0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd17                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd17                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd17            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_OFFSET 0x1c4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_BYTE_OFFSET 0x1c4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd18                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd18                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd18            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_OFFSET 0x1c8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_BYTE_OFFSET 0x1c8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd19                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd19                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd19            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_OFFSET 0x1ccu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_BYTE_OFFSET 0x1ccu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd20                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd20                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd20            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_OFFSET 0x1d0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_BYTE_OFFSET 0x1d0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd21                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd21                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd21            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_OFFSET 0x1d4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_BYTE_OFFSET 0x1d4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd22                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd22                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd22            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_OFFSET 0x1d8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_BYTE_OFFSET 0x1d8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd23                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd23                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd23            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_OFFSET 0x1dcu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_BYTE_OFFSET 0x1dcu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd24                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd24                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd24            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_OFFSET 0x1e0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_BYTE_OFFSET 0x1e0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd25                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd25                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd25            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_OFFSET 0x1e4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_BYTE_OFFSET 0x1e4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd26                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd26                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd26            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_OFFSET 0x1e8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_BYTE_OFFSET 0x1e8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd27                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd27                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd27            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_OFFSET 0x1ecu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_BYTE_OFFSET 0x1ecu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd28                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd28                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd28            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_OFFSET 0x1f0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_BYTE_OFFSET 0x1f0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd29                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd29                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd29            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_OFFSET 0x1f4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_BYTE_OFFSET 0x1f4u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd30                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd30                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd30            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_OFFSET 0x1f8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_BYTE_OFFSET 0x1f8u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary2wd31                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary2wd31                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary2wd31            */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_OFFSET 0x1fcu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_BYTE_OFFSET 0x1fcu
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd00                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd00                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd00            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_OFFSET 0x200u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_BYTE_OFFSET 0x200u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd01                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd01                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd01            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_OFFSET 0x204u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_BYTE_OFFSET 0x204u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd02                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd02                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd02            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_OFFSET 0x208u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_BYTE_OFFSET 0x208u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd03                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd03                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd03            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_OFFSET 0x20cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_BYTE_OFFSET 0x20cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd04                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd04                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd04            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_OFFSET 0x210u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_BYTE_OFFSET 0x210u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd05                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd05                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd05            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_OFFSET 0x214u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_BYTE_OFFSET 0x214u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd06                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd06                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd06            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_OFFSET 0x218u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_BYTE_OFFSET 0x218u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd07                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd07                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd07            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_OFFSET 0x21cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_BYTE_OFFSET 0x21cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd08                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd08                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd08            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_OFFSET 0x220u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_BYTE_OFFSET 0x220u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd09                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd09                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd09            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_OFFSET 0x224u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_BYTE_OFFSET 0x224u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd10                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd10                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd10            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_OFFSET 0x228u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_BYTE_OFFSET 0x228u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd11                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd11                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd11            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_OFFSET 0x22cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_BYTE_OFFSET 0x22cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd12                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd12                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd12            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_OFFSET 0x230u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_BYTE_OFFSET 0x230u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd13                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd13                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd13            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_OFFSET 0x234u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_BYTE_OFFSET 0x234u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd14                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd14                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd14            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_OFFSET 0x238u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_BYTE_OFFSET 0x238u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd15                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd15                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd15            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_OFFSET 0x23cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_BYTE_OFFSET 0x23cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd16                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd16                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd16            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_OFFSET 0x240u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_BYTE_OFFSET 0x240u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd17                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd17                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd17            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_OFFSET 0x244u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_BYTE_OFFSET 0x244u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd18                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd18                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd18            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_OFFSET 0x248u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_BYTE_OFFSET 0x248u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd19                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd19                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd19            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_OFFSET 0x24cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_BYTE_OFFSET 0x24cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd20                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd20                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd20            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_OFFSET 0x250u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_BYTE_OFFSET 0x250u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd21                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd21                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd21            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_OFFSET 0x254u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_BYTE_OFFSET 0x254u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd22                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd22                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd22            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_OFFSET 0x258u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_BYTE_OFFSET 0x258u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd23                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd23                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd23            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_OFFSET 0x25cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_BYTE_OFFSET 0x25cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd24                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd24                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd24            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_OFFSET 0x260u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_BYTE_OFFSET 0x260u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd25                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd25                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd25            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_OFFSET 0x264u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_BYTE_OFFSET 0x264u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd26                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd26                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd26            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_OFFSET 0x268u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_BYTE_OFFSET 0x268u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd27                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd27                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd27            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_OFFSET 0x26cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_BYTE_OFFSET 0x26cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd28                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd28                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd28            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_OFFSET 0x270u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_BYTE_OFFSET 0x270u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd29                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd29                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd29            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_OFFSET 0x274u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_BYTE_OFFSET 0x274u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd30                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd30                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd30            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_OFFSET 0x278u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_BYTE_OFFSET 0x278u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_WRITE_MASK 0xfffffffful
/* Register member: mkb_dig_csi_csr.rFgsrary3wd31                          */
/* Register type referenced: mkb_dig_csi_csr::rFgsrary3wd31                */
/* Register template referenced: mkb_dig_csi_csr::rFgsrary3wd31            */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_OFFSET 0x27cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_BYTE_OFFSET 0x27cu
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_RESET_VALUE 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_RESET_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_READ_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_WRITE_MASK 0xfffffffful

/* Register type: mkb_dig_csi_csr::rIoctl                                  */
/* Register template: mkb_dig_csi_csr::rIoctl                              */
/* Source filename: mcl_csr.csr, line: 5840                                */
/* Field member: mkb_dig_csi_csr::rIoctl.drive                             */
/* Source filename: mcl_csr.csr, line: 5844                                */
#define MKB_DIG_CSI_CSR_RIOCTL_DRIVE_MSB 2u
#define MKB_DIG_CSI_CSR_RIOCTL_DRIVE_LSB 0u
#define MKB_DIG_CSI_CSR_RIOCTL_DRIVE_WIDTH 3u
#define MKB_DIG_CSI_CSR_RIOCTL_DRIVE_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RIOCTL_DRIVE_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RIOCTL_DRIVE_RESET 0x7u
#define MKB_DIG_CSI_CSR_RIOCTL_DRIVE_FIELD_MASK 0x00000007ul
#define MKB_DIG_CSI_CSR_RIOCTL_DRIVE_GET(x) ((x) & 0x00000007ul)
#define MKB_DIG_CSI_CSR_RIOCTL_DRIVE_SET(x) ((x) & 0x00000007ul)
#define MKB_DIG_CSI_CSR_RIOCTL_DRIVE_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: mkb_dig_csi_csr::rDbgctl                                 */
/* Register template: mkb_dig_csi_csr::rDbgctl                             */
/* Source filename: mcl_csr.csr, line: 5880                                */
/* Field member: mkb_dig_csi_csr::rDbgctl.dtest2Mux                        */
/* Source filename: mcl_csr.csr, line: 5900                                */
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST2MUX_MSB 10u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST2MUX_LSB 6u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST2MUX_WIDTH 5u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST2MUX_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST2MUX_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST2MUX_RESET 0x00u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST2MUX_FIELD_MASK 0x000007c0ul
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST2MUX_GET(x) (((x) & 0x000007c0ul) >> 6)
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST2MUX_SET(x) (((x) << 6) & 0x000007c0ul)
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST2MUX_MODIFY(r, x) \
   ((((x) << 6) & 0x000007c0ul) | ((r) & 0xfffff83ful))
/* Field member: mkb_dig_csi_csr::rDbgctl.dtest1Mux                        */
/* Source filename: mcl_csr.csr, line: 5884                                */
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST1MUX_MSB 4u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST1MUX_LSB 0u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST1MUX_WIDTH 5u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST1MUX_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST1MUX_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST1MUX_RESET 0x00u
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST1MUX_FIELD_MASK 0x0000001ful
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST1MUX_GET(x) ((x) & 0x0000001ful)
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST1MUX_SET(x) ((x) & 0x0000001ful)
#define MKB_DIG_CSI_CSR_RDBGCTL_DTEST1MUX_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: mkb_dig_csi_csr::rCtlcl                                  */
/* Register template: mkb_dig_csi_csr::rCtlcl                              */
/* Source filename: mcl_csr.csr, line: 5918                                */
/* Field member: mkb_dig_csi_csr::rCtlcl.clUserModeChrgVal                 */
/* Source filename: mcl_csr.csr, line: 5990                                */
#define MKB_DIG_CSI_CSR_RCTLCL_CLUSERMODECHRGVAL_MSB 25u
#define MKB_DIG_CSI_CSR_RCTLCL_CLUSERMODECHRGVAL_LSB 25u
#define MKB_DIG_CSI_CSR_RCTLCL_CLUSERMODECHRGVAL_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLUSERMODECHRGVAL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLUSERMODECHRGVAL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLUSERMODECHRGVAL_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLCL_CLUSERMODECHRGVAL_FIELD_MASK 0x02000000ul
#define MKB_DIG_CSI_CSR_RCTLCL_CLUSERMODECHRGVAL_GET(x) \
   (((x) & 0x02000000ul) >> 25)
#define MKB_DIG_CSI_CSR_RCTLCL_CLUSERMODECHRGVAL_SET(x) \
   (((x) << 25) & 0x02000000ul)
#define MKB_DIG_CSI_CSR_RCTLCL_CLUSERMODECHRGVAL_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: mkb_dig_csi_csr::rCtlcl.clChrgSel                         */
/* Source filename: mcl_csr.csr, line: 5974                                */
#define MKB_DIG_CSI_CSR_RCTLCL_CLCHRGSEL_MSB 24u
#define MKB_DIG_CSI_CSR_RCTLCL_CLCHRGSEL_LSB 24u
#define MKB_DIG_CSI_CSR_RCTLCL_CLCHRGSEL_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLCHRGSEL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLCHRGSEL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLCHRGSEL_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLCL_CLCHRGSEL_FIELD_MASK 0x01000000ul
#define MKB_DIG_CSI_CSR_RCTLCL_CLCHRGSEL_GET(x) (((x) & 0x01000000ul) >> 24)
#define MKB_DIG_CSI_CSR_RCTLCL_CLCHRGSEL_SET(x) \
   (((x) << 24) & 0x01000000ul)
#define MKB_DIG_CSI_CSR_RCTLCL_CLCHRGSEL_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: mkb_dig_csi_csr::rCtlcl.clFsmChrgUseDcen                  */
/* Source filename: mcl_csr.csr, line: 5960                                */
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGUSEDCEN_MSB 16u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGUSEDCEN_LSB 16u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGUSEDCEN_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGUSEDCEN_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGUSEDCEN_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGUSEDCEN_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGUSEDCEN_FIELD_MASK 0x00010000ul
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGUSEDCEN_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGUSEDCEN_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGUSEDCEN_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: mkb_dig_csi_csr::rCtlcl.clFsmChrgCont                     */
/* Source filename: mcl_csr.csr, line: 5944                                */
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGCONT_MSB 8u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGCONT_LSB 8u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGCONT_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGCONT_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGCONT_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGCONT_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGCONT_FIELD_MASK 0x00000100ul
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGCONT_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGCONT_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGCONT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: mkb_dig_csi_csr::rCtlcl.clFsmChrgEn                       */
/* Source filename: mcl_csr.csr, line: 5922                                */
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGEN_MSB 0u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGEN_LSB 0u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGEN_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGEN_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGEN_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGEN_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGEN_FIELD_MASK 0x00000001ul
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGEN_GET(x) ((x) & 0x00000001ul)
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGEN_SET(x) ((x) & 0x00000001ul)
#define MKB_DIG_CSI_CSR_RCTLCL_CLFSMCHRGEN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: mkb_dig_csi_csr::rCtlfg                                  */
/* Register template: mkb_dig_csi_csr::rCtlfg                              */
/* Source filename: mcl_csr.csr, line: 6004                                */
/* Field member: mkb_dig_csi_csr::rCtlfg.fg3UserModeVal                    */
/* Source filename: mcl_csr.csr, line: 6142                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG3USERMODEVAL_MSB 31u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3USERMODEVAL_LSB 28u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3USERMODEVAL_WIDTH 4u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3USERMODEVAL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3USERMODEVAL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3USERMODEVAL_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3USERMODEVAL_FIELD_MASK 0xf0000000ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG3USERMODEVAL_GET(x) \
   (((x) & 0xf0000000ul) >> 28)
#define MKB_DIG_CSI_CSR_RCTLFG_FG3USERMODEVAL_SET(x) \
   (((x) << 28) & 0xf0000000ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG3USERMODEVAL_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000ul) | ((r) & 0x0ffffffful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg2UserModeVal                    */
/* Source filename: mcl_csr.csr, line: 6134                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG2USERMODEVAL_MSB 27u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2USERMODEVAL_LSB 24u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2USERMODEVAL_WIDTH 4u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2USERMODEVAL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2USERMODEVAL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2USERMODEVAL_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2USERMODEVAL_FIELD_MASK 0x0f000000ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG2USERMODEVAL_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define MKB_DIG_CSI_CSR_RCTLFG_FG2USERMODEVAL_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG2USERMODEVAL_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg1UserModeVal                    */
/* Source filename: mcl_csr.csr, line: 6126                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG1USERMODEVAL_MSB 23u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1USERMODEVAL_LSB 20u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1USERMODEVAL_WIDTH 4u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1USERMODEVAL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1USERMODEVAL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1USERMODEVAL_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1USERMODEVAL_FIELD_MASK 0x00f00000ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG1USERMODEVAL_GET(x) \
   (((x) & 0x00f00000ul) >> 20)
#define MKB_DIG_CSI_CSR_RCTLFG_FG1USERMODEVAL_SET(x) \
   (((x) << 20) & 0x00f00000ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG1USERMODEVAL_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000ul) | ((r) & 0xff0ffffful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg0UserModeVal                    */
/* Source filename: mcl_csr.csr, line: 6118                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG0USERMODEVAL_MSB 19u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0USERMODEVAL_LSB 16u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0USERMODEVAL_WIDTH 4u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0USERMODEVAL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0USERMODEVAL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0USERMODEVAL_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0USERMODEVAL_FIELD_MASK 0x000f0000ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG0USERMODEVAL_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define MKB_DIG_CSI_CSR_RCTLFG_FG0USERMODEVAL_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG0USERMODEVAL_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg3FsmInstEn                      */
/* Source filename: mcl_csr.csr, line: 6104                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG3FSMINSTEN_MSB 15u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3FSMINSTEN_LSB 15u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3FSMINSTEN_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3FSMINSTEN_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3FSMINSTEN_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3FSMINSTEN_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3FSMINSTEN_FIELD_MASK 0x00008000ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG3FSMINSTEN_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define MKB_DIG_CSI_CSR_RCTLFG_FG3FSMINSTEN_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG3FSMINSTEN_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg2FsmInstEn                      */
/* Source filename: mcl_csr.csr, line: 6096                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG2FSMINSTEN_MSB 14u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2FSMINSTEN_LSB 14u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2FSMINSTEN_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2FSMINSTEN_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2FSMINSTEN_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2FSMINSTEN_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2FSMINSTEN_FIELD_MASK 0x00004000ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG2FSMINSTEN_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define MKB_DIG_CSI_CSR_RCTLFG_FG2FSMINSTEN_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG2FSMINSTEN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg1FsmInstEn                      */
/* Source filename: mcl_csr.csr, line: 6088                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG1FSMINSTEN_MSB 13u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1FSMINSTEN_LSB 13u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1FSMINSTEN_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1FSMINSTEN_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1FSMINSTEN_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1FSMINSTEN_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1FSMINSTEN_FIELD_MASK 0x00002000ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG1FSMINSTEN_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define MKB_DIG_CSI_CSR_RCTLFG_FG1FSMINSTEN_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG1FSMINSTEN_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg0FsmInstEn                      */
/* Source filename: mcl_csr.csr, line: 6080                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG0FSMINSTEN_MSB 12u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0FSMINSTEN_LSB 12u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0FSMINSTEN_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0FSMINSTEN_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0FSMINSTEN_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0FSMINSTEN_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0FSMINSTEN_FIELD_MASK 0x00001000ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG0FSMINSTEN_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define MKB_DIG_CSI_CSR_RCTLFG_FG0FSMINSTEN_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG0FSMINSTEN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg3ChrgSel                        */
/* Source filename: mcl_csr.csr, line: 6066                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG3CHRGSEL_MSB 11u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3CHRGSEL_LSB 11u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3CHRGSEL_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3CHRGSEL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3CHRGSEL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3CHRGSEL_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG3CHRGSEL_FIELD_MASK 0x00000800ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG3CHRGSEL_GET(x) (((x) & 0x00000800ul) >> 11)
#define MKB_DIG_CSI_CSR_RCTLFG_FG3CHRGSEL_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG3CHRGSEL_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg2ChrgSel                        */
/* Source filename: mcl_csr.csr, line: 6058                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG2CHRGSEL_MSB 10u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2CHRGSEL_LSB 10u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2CHRGSEL_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2CHRGSEL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2CHRGSEL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2CHRGSEL_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG2CHRGSEL_FIELD_MASK 0x00000400ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG2CHRGSEL_GET(x) (((x) & 0x00000400ul) >> 10)
#define MKB_DIG_CSI_CSR_RCTLFG_FG2CHRGSEL_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG2CHRGSEL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg1ChrgSel                        */
/* Source filename: mcl_csr.csr, line: 6050                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG1CHRGSEL_MSB 9u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1CHRGSEL_LSB 9u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1CHRGSEL_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1CHRGSEL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1CHRGSEL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1CHRGSEL_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG1CHRGSEL_FIELD_MASK 0x00000200ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG1CHRGSEL_GET(x) (((x) & 0x00000200ul) >> 9)
#define MKB_DIG_CSI_CSR_RCTLFG_FG1CHRGSEL_SET(x) (((x) << 9) & 0x00000200ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG1CHRGSEL_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fg0ChrgSel                        */
/* Source filename: mcl_csr.csr, line: 6042                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FG0CHRGSEL_MSB 8u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0CHRGSEL_LSB 8u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0CHRGSEL_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0CHRGSEL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0CHRGSEL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0CHRGSEL_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FG0CHRGSEL_FIELD_MASK 0x00000100ul
#define MKB_DIG_CSI_CSR_RCTLFG_FG0CHRGSEL_GET(x) (((x) & 0x00000100ul) >> 8)
#define MKB_DIG_CSI_CSR_RCTLFG_FG0CHRGSEL_SET(x) (((x) << 8) & 0x00000100ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FG0CHRGSEL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fgUserModeUpdate                  */
/* Source filename: mcl_csr.csr, line: 6030                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FGUSERMODEUPDATE_MSB 7u
#define MKB_DIG_CSI_CSR_RCTLFG_FGUSERMODEUPDATE_LSB 7u
#define MKB_DIG_CSI_CSR_RCTLFG_FGUSERMODEUPDATE_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FGUSERMODEUPDATE_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FGUSERMODEUPDATE_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FGUSERMODEUPDATE_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FGUSERMODEUPDATE_FIELD_MASK 0x00000080ul
#define MKB_DIG_CSI_CSR_RCTLFG_FGUSERMODEUPDATE_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define MKB_DIG_CSI_CSR_RCTLFG_FGUSERMODEUPDATE_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FGUSERMODEUPDATE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: mkb_dig_csi_csr::rCtlfg.fgsrEn                            */
/* Source filename: mcl_csr.csr, line: 6008                                */
#define MKB_DIG_CSI_CSR_RCTLFG_FGSREN_MSB 0u
#define MKB_DIG_CSI_CSR_RCTLFG_FGSREN_LSB 0u
#define MKB_DIG_CSI_CSR_RCTLFG_FGSREN_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FGSREN_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FGSREN_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCTLFG_FGSREN_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCTLFG_FGSREN_FIELD_MASK 0x00000001ul
#define MKB_DIG_CSI_CSR_RCTLFG_FGSREN_GET(x) ((x) & 0x00000001ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FGSREN_SET(x) ((x) & 0x00000001ul)
#define MKB_DIG_CSI_CSR_RCTLFG_FGSREN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: mkb_dig_csi_csr::rDcen0                                  */
/* Register template: mkb_dig_csi_csr::rDcen0                              */
/* Source filename: mcl_csr.csr, line: 6162                                */
/* Field member: mkb_dig_csi_csr::rDcen0.data                              */
/* Source filename: mcl_csr.csr, line: 6168                                */
#define MKB_DIG_CSI_CSR_RDCEN0_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RDCEN0_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RDCEN0_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RDCEN0_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCEN0_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCEN0_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RDCEN0_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCEN0_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RDCEN0_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RDCEN0_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rDcen1                                  */
/* Register template: mkb_dig_csi_csr::rDcen1                              */
/* Source filename: mcl_csr.csr, line: 6194                                */
/* Field member: mkb_dig_csi_csr::rDcen1.data                              */
/* Source filename: mcl_csr.csr, line: 6200                                */
#define MKB_DIG_CSI_CSR_RDCEN1_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RDCEN1_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RDCEN1_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RDCEN1_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCEN1_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCEN1_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RDCEN1_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCEN1_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RDCEN1_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RDCEN1_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgen0                                  */
/* Register template: mkb_dig_csi_csr::rFgen0                              */
/* Source filename: mcl_csr.csr, line: 6222                                */
/* Field member: mkb_dig_csi_csr::rFgen0.data                              */
/* Source filename: mcl_csr.csr, line: 6228                                */
#define MKB_DIG_CSI_CSR_RFGEN0_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGEN0_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGEN0_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGEN0_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGEN0_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGEN0_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGEN0_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGEN0_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGEN0_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGEN0_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgen1                                  */
/* Register template: mkb_dig_csi_csr::rFgen1                              */
/* Source filename: mcl_csr.csr, line: 6250                                */
/* Field member: mkb_dig_csi_csr::rFgen1.data                              */
/* Source filename: mcl_csr.csr, line: 6256                                */
#define MKB_DIG_CSI_CSR_RFGEN1_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGEN1_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGEN1_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGEN1_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGEN1_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGEN1_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGEN1_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGEN1_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGEN1_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGEN1_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rTst0                                   */
/* Register template: mkb_dig_csi_csr::rTst0                               */
/* Source filename: mcl_csr.csr, line: 6278                                */
/* Field member: mkb_dig_csi_csr::rTst0.data                               */
/* Source filename: mcl_csr.csr, line: 6284                                */
#define MKB_DIG_CSI_CSR_RTST0_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RTST0_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RTST0_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RTST0_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RTST0_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RTST0_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RTST0_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RTST0_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RTST0_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RTST0_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rTst1                                   */
/* Register template: mkb_dig_csi_csr::rTst1                               */
/* Source filename: mcl_csr.csr, line: 6302                                */
/* Field member: mkb_dig_csi_csr::rTst1.data                               */
/* Source filename: mcl_csr.csr, line: 6308                                */
#define MKB_DIG_CSI_CSR_RTST1_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RTST1_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RTST1_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RTST1_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RTST1_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RTST1_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RTST1_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RTST1_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RTST1_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RTST1_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rClmode                                 */
/* Register template: mkb_dig_csi_csr::rClmode                             */
/* Source filename: mcl_csr.csr, line: 6326                                */
/* Field member: mkb_dig_csi_csr::rClmode.clmode                           */
/* Source filename: mcl_csr.csr, line: 6332                                */
#define MKB_DIG_CSI_CSR_RCLMODE_CLMODE_MSB 15u
#define MKB_DIG_CSI_CSR_RCLMODE_CLMODE_LSB 0u
#define MKB_DIG_CSI_CSR_RCLMODE_CLMODE_WIDTH 16u
#define MKB_DIG_CSI_CSR_RCLMODE_CLMODE_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLMODE_CLMODE_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLMODE_CLMODE_RESET 0x0000u
#define MKB_DIG_CSI_CSR_RCLMODE_CLMODE_FIELD_MASK 0x0000fffful
#define MKB_DIG_CSI_CSR_RCLMODE_CLMODE_GET(x) ((x) & 0x0000fffful)
#define MKB_DIG_CSI_CSR_RCLMODE_CLMODE_SET(x) ((x) & 0x0000fffful)
#define MKB_DIG_CSI_CSR_RCLMODE_CLMODE_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: mkb_dig_csi_csr::rClkctl                                 */
/* Register template: mkb_dig_csi_csr::rClkctl                             */
/* Source filename: mcl_csr.csr, line: 6352                                */
/* Field member: mkb_dig_csi_csr::rClkctl.oscTrim                          */
/* Source filename: mcl_csr.csr, line: 6416                                */
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCTRIM_MSB 31u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCTRIM_LSB 24u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCTRIM_WIDTH 8u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCTRIM_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCTRIM_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCTRIM_RESET 0x00u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCTRIM_FIELD_MASK 0xff000000ul
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCTRIM_GET(x) (((x) & 0xff000000ul) >> 24)
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCTRIM_SET(x) (((x) << 24) & 0xff000000ul)
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCTRIM_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: mkb_dig_csi_csr::rClkctl.oscEn                            */
/* Source filename: mcl_csr.csr, line: 6396                                */
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCEN_MSB 16u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCEN_LSB 16u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCEN_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCEN_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCEN_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCEN_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCEN_FIELD_MASK 0x00010000ul
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCEN_GET(x) (((x) & 0x00010000ul) >> 16)
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCEN_SET(x) (((x) << 16) & 0x00010000ul)
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCEN_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: mkb_dig_csi_csr::rClkctl.oscSelf                          */
/* Source filename: mcl_csr.csr, line: 6374                                */
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCSELF_MSB 8u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCSELF_LSB 8u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCSELF_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCSELF_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCSELF_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCSELF_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCSELF_FIELD_MASK 0x00000100ul
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCSELF_GET(x) (((x) & 0x00000100ul) >> 8)
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCSELF_SET(x) (((x) << 8) & 0x00000100ul)
#define MKB_DIG_CSI_CSR_RCLKCTL_OSCSELF_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: mkb_dig_csi_csr::rClkctl.mkbClkDis                        */
/* Source filename: mcl_csr.csr, line: 6356                                */
#define MKB_DIG_CSI_CSR_RCLKCTL_MKBCLKDIS_MSB 0u
#define MKB_DIG_CSI_CSR_RCLKCTL_MKBCLKDIS_LSB 0u
#define MKB_DIG_CSI_CSR_RCLKCTL_MKBCLKDIS_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_MKBCLKDIS_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_MKBCLKDIS_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKCTL_MKBCLKDIS_RESET 0x0u
#define MKB_DIG_CSI_CSR_RCLKCTL_MKBCLKDIS_FIELD_MASK 0x00000001ul
#define MKB_DIG_CSI_CSR_RCLKCTL_MKBCLKDIS_GET(x) ((x) & 0x00000001ul)
#define MKB_DIG_CSI_CSR_RCLKCTL_MKBCLKDIS_SET(x) ((x) & 0x00000001ul)
#define MKB_DIG_CSI_CSR_RCLKCTL_MKBCLKDIS_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: mkb_dig_csi_csr::rClkdiv                                 */
/* Register template: mkb_dig_csi_csr::rClkdiv                             */
/* Source filename: mcl_csr.csr, line: 6438                                */
/* Field member: mkb_dig_csi_csr::rClkdiv.fdiv                             */
/* Source filename: mcl_csr.csr, line: 6442                                */
#define MKB_DIG_CSI_CSR_RCLKDIV_FDIV_MSB 15u
#define MKB_DIG_CSI_CSR_RCLKDIV_FDIV_LSB 0u
#define MKB_DIG_CSI_CSR_RCLKDIV_FDIV_WIDTH 16u
#define MKB_DIG_CSI_CSR_RCLKDIV_FDIV_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKDIV_FDIV_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCLKDIV_FDIV_RESET 0x0000u
#define MKB_DIG_CSI_CSR_RCLKDIV_FDIV_FIELD_MASK 0x0000fffful
#define MKB_DIG_CSI_CSR_RCLKDIV_FDIV_GET(x) ((x) & 0x0000fffful)
#define MKB_DIG_CSI_CSR_RCLKDIV_FDIV_SET(x) ((x) & 0x0000fffful)
#define MKB_DIG_CSI_CSR_RCLKDIV_FDIV_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: mkb_dig_csi_csr::rCsictl                                 */
/* Register template: mkb_dig_csi_csr::rCsictl                             */
/* Source filename: mcl_csr.csr, line: 6464                                */
/* Field member: mkb_dig_csi_csr::rCsictl.clkGateDis                       */
/* Source filename: mcl_csr.csr, line: 6472                                */
#define MKB_DIG_CSI_CSR_RCSICTL_CLKGATEDIS_MSB 0u
#define MKB_DIG_CSI_CSR_RCSICTL_CLKGATEDIS_LSB 0u
#define MKB_DIG_CSI_CSR_RCSICTL_CLKGATEDIS_WIDTH 1u
#define MKB_DIG_CSI_CSR_RCSICTL_CLKGATEDIS_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCSICTL_CLKGATEDIS_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RCSICTL_CLKGATEDIS_RESET 0x1u
#define MKB_DIG_CSI_CSR_RCSICTL_CLKGATEDIS_FIELD_MASK 0x00000001ul
#define MKB_DIG_CSI_CSR_RCSICTL_CLKGATEDIS_GET(x) ((x) & 0x00000001ul)
#define MKB_DIG_CSI_CSR_RCSICTL_CLKGATEDIS_SET(x) ((x) & 0x00000001ul)
#define MKB_DIG_CSI_CSR_RCSICTL_CLKGATEDIS_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: mkb_dig_csi_csr::rDcsr0                                  */
/* Register template: mkb_dig_csi_csr::rDcsr0                              */
/* Source filename: mcl_csr.csr, line: 6492                                */
/* Field member: mkb_dig_csi_csr::rDcsr0.dcper                             */
/* Source filename: mcl_csr.csr, line: 6496                                */
#define MKB_DIG_CSI_CSR_RDCSR0_DCPER_MSB 15u
#define MKB_DIG_CSI_CSR_RDCSR0_DCPER_LSB 0u
#define MKB_DIG_CSI_CSR_RDCSR0_DCPER_WIDTH 16u
#define MKB_DIG_CSI_CSR_RDCSR0_DCPER_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR0_DCPER_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR0_DCPER_RESET 0x0000u
#define MKB_DIG_CSI_CSR_RDCSR0_DCPER_FIELD_MASK 0x0000fffful
#define MKB_DIG_CSI_CSR_RDCSR0_DCPER_GET(x) ((x) & 0x0000fffful)
#define MKB_DIG_CSI_CSR_RDCSR0_DCPER_SET(x) ((x) & 0x0000fffful)
#define MKB_DIG_CSI_CSR_RDCSR0_DCPER_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: mkb_dig_csi_csr::rDcsr1                                  */
/* Register template: mkb_dig_csi_csr::rDcsr1                              */
/* Source filename: mcl_csr.csr, line: 6528                                */
/* Field member: mkb_dig_csi_csr::rDcsr1.dcdly                             */
/* Source filename: mcl_csr.csr, line: 6532                                */
#define MKB_DIG_CSI_CSR_RDCSR1_DCDLY_MSB 31u
#define MKB_DIG_CSI_CSR_RDCSR1_DCDLY_LSB 0u
#define MKB_DIG_CSI_CSR_RDCSR1_DCDLY_WIDTH 32u
#define MKB_DIG_CSI_CSR_RDCSR1_DCDLY_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR1_DCDLY_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR1_DCDLY_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RDCSR1_DCDLY_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCSR1_DCDLY_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RDCSR1_DCDLY_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RDCSR1_DCDLY_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rDcsr2                                  */
/* Register template: mkb_dig_csi_csr::rDcsr2                              */
/* Source filename: mcl_csr.csr, line: 6556                                */
/* Field member: mkb_dig_csi_csr::rDcsr2.dcrpt                             */
/* Source filename: mcl_csr.csr, line: 6560                                */
#define MKB_DIG_CSI_CSR_RDCSR2_DCRPT_MSB 31u
#define MKB_DIG_CSI_CSR_RDCSR2_DCRPT_LSB 0u
#define MKB_DIG_CSI_CSR_RDCSR2_DCRPT_WIDTH 32u
#define MKB_DIG_CSI_CSR_RDCSR2_DCRPT_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR2_DCRPT_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RDCSR2_DCRPT_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RDCSR2_DCRPT_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RDCSR2_DCRPT_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RDCSR2_DCRPT_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RDCSR2_DCRPT_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rRfsw                                   */
/* Register template: mkb_dig_csi_csr::rRfsw                               */
/* Source filename: mcl_csr.csr, line: 6582                                */
/* Field member: mkb_dig_csi_csr::rRfsw.swctl                              */
/* Source filename: mcl_csr.csr, line: 6586                                */
#define MKB_DIG_CSI_CSR_RRFSW_SWCTL_MSB 15u
#define MKB_DIG_CSI_CSR_RRFSW_SWCTL_LSB 0u
#define MKB_DIG_CSI_CSR_RRFSW_SWCTL_WIDTH 16u
#define MKB_DIG_CSI_CSR_RRFSW_SWCTL_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RRFSW_SWCTL_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RRFSW_SWCTL_RESET 0x0000u
#define MKB_DIG_CSI_CSR_RRFSW_SWCTL_FIELD_MASK 0x0000fffful
#define MKB_DIG_CSI_CSR_RRFSW_SWCTL_GET(x) ((x) & 0x0000fffful)
#define MKB_DIG_CSI_CSR_RRFSW_SWCTL_SET(x) ((x) & 0x0000fffful)
#define MKB_DIG_CSI_CSR_RRFSW_SWCTL_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: mkb_dig_csi_csr::rEsr                                    */
/* Register template: mkb_dig_csi_csr::rEsr                                */
/* Source filename: mcl_csr.csr, line: 6620                                */
/* Field member: mkb_dig_csi_csr::rEsr.errType                             */
/* Source filename: mcl_csr.csr, line: 6674                                */
#define MKB_DIG_CSI_CSR_RESR_ERRTYPE_MSB 17u
#define MKB_DIG_CSI_CSR_RESR_ERRTYPE_LSB 16u
#define MKB_DIG_CSI_CSR_RESR_ERRTYPE_WIDTH 2u
#define MKB_DIG_CSI_CSR_RESR_ERRTYPE_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RESR_ERRTYPE_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RESR_ERRTYPE_RESET 0x0u
#define MKB_DIG_CSI_CSR_RESR_ERRTYPE_FIELD_MASK 0x00030000ul
#define MKB_DIG_CSI_CSR_RESR_ERRTYPE_GET(x) (((x) & 0x00030000ul) >> 16)
#define MKB_DIG_CSI_CSR_RESR_ERRTYPE_SET(x) (((x) << 16) & 0x00030000ul)
#define MKB_DIG_CSI_CSR_RESR_ERRTYPE_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000ul) | ((r) & 0xfffcfffful))
/* Field member: mkb_dig_csi_csr::rEsr.errInfo                             */
/* Source filename: mcl_csr.csr, line: 6652                                */
#define MKB_DIG_CSI_CSR_RESR_ERRINFO_MSB 15u
#define MKB_DIG_CSI_CSR_RESR_ERRINFO_LSB 8u
#define MKB_DIG_CSI_CSR_RESR_ERRINFO_WIDTH 8u
#define MKB_DIG_CSI_CSR_RESR_ERRINFO_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RESR_ERRINFO_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RESR_ERRINFO_RESET 0x00u
#define MKB_DIG_CSI_CSR_RESR_ERRINFO_FIELD_MASK 0x0000ff00ul
#define MKB_DIG_CSI_CSR_RESR_ERRINFO_GET(x) (((x) & 0x0000ff00ul) >> 8)
#define MKB_DIG_CSI_CSR_RESR_ERRINFO_SET(x) (((x) << 8) & 0x0000ff00ul)
#define MKB_DIG_CSI_CSR_RESR_ERRINFO_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: mkb_dig_csi_csr::rEsr.errCnt                              */
/* Source filename: mcl_csr.csr, line: 6628                                */
#define MKB_DIG_CSI_CSR_RESR_ERRCNT_MSB 7u
#define MKB_DIG_CSI_CSR_RESR_ERRCNT_LSB 0u
#define MKB_DIG_CSI_CSR_RESR_ERRCNT_WIDTH 8u
#define MKB_DIG_CSI_CSR_RESR_ERRCNT_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RESR_ERRCNT_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RESR_ERRCNT_RESET 0x00u
#define MKB_DIG_CSI_CSR_RESR_ERRCNT_FIELD_MASK 0x000000fful
#define MKB_DIG_CSI_CSR_RESR_ERRCNT_GET(x) ((x) & 0x000000fful)
#define MKB_DIG_CSI_CSR_RESR_ERRCNT_SET(x) ((x) & 0x000000fful)
#define MKB_DIG_CSI_CSR_RESR_ERRCNT_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: mkb_dig_csi_csr::rFsmstatus                              */
/* Register template: mkb_dig_csi_csr::rFsmstatus                          */
/* Source filename: mcl_csr.csr, line: 6704                                */
/* Field member: mkb_dig_csi_csr::rFsmstatus.fgFsm3Cnt                     */
/* Source filename: mcl_csr.csr, line: 6942                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM3CNT_MSB 31u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM3CNT_LSB 28u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM3CNT_WIDTH 4u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM3CNT_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM3CNT_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM3CNT_RESET 0x0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM3CNT_FIELD_MASK 0xf0000000ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM3CNT_GET(x) \
   (((x) & 0xf0000000ul) >> 28)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM3CNT_SET(x) \
   (((x) << 28) & 0xf0000000ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM3CNT_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000ul) | ((r) & 0x0ffffffful))
/* Field member: mkb_dig_csi_csr::rFsmstatus.fgFsm2Cnt                     */
/* Source filename: mcl_csr.csr, line: 6920                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM2CNT_MSB 27u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM2CNT_LSB 24u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM2CNT_WIDTH 4u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM2CNT_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM2CNT_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM2CNT_RESET 0x0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM2CNT_FIELD_MASK 0x0f000000ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM2CNT_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM2CNT_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM2CNT_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: mkb_dig_csi_csr::rFsmstatus.fgFsm1Cnt                     */
/* Source filename: mcl_csr.csr, line: 6898                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM1CNT_MSB 23u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM1CNT_LSB 20u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM1CNT_WIDTH 4u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM1CNT_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM1CNT_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM1CNT_RESET 0x0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM1CNT_FIELD_MASK 0x00f00000ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM1CNT_GET(x) \
   (((x) & 0x00f00000ul) >> 20)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM1CNT_SET(x) \
   (((x) << 20) & 0x00f00000ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM1CNT_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000ul) | ((r) & 0xff0ffffful))
/* Field member: mkb_dig_csi_csr::rFsmstatus.fgFsm0Cnt                     */
/* Source filename: mcl_csr.csr, line: 6876                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM0CNT_MSB 19u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM0CNT_LSB 16u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM0CNT_WIDTH 4u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM0CNT_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM0CNT_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM0CNT_RESET 0x0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM0CNT_FIELD_MASK 0x000f0000ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM0CNT_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM0CNT_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_FGFSM0CNT_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: mkb_dig_csi_csr::rFsmstatus.clWaitCnt                     */
/* Source filename: mcl_csr.csr, line: 6854                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLWAITCNT_MSB 15u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLWAITCNT_LSB 11u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLWAITCNT_WIDTH 5u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLWAITCNT_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLWAITCNT_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLWAITCNT_RESET 0x00u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLWAITCNT_FIELD_MASK 0x0000f800ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLWAITCNT_GET(x) \
   (((x) & 0x0000f800ul) >> 11)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLWAITCNT_SET(x) \
   (((x) << 11) & 0x0000f800ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLWAITCNT_MODIFY(r, x) \
   ((((x) << 11) & 0x0000f800ul) | ((r) & 0xffff07fful))
/* Field member: mkb_dig_csi_csr::rFsmstatus.clCellIndex                   */
/* Source filename: mcl_csr.csr, line: 6832                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLCELLINDEX_MSB 10u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLCELLINDEX_LSB 5u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLCELLINDEX_WIDTH 6u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLCELLINDEX_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLCELLINDEX_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLCELLINDEX_RESET 0x00u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLCELLINDEX_FIELD_MASK 0x000007e0ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLCELLINDEX_GET(x) \
   (((x) & 0x000007e0ul) >> 5)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLCELLINDEX_SET(x) \
   (((x) << 5) & 0x000007e0ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLCELLINDEX_MODIFY(r, x) \
   ((((x) << 5) & 0x000007e0ul) | ((r) & 0xfffff81ful))
/* Field member: mkb_dig_csi_csr::rFsmstatus.clStWaitRepeat                */
/* Source filename: mcl_csr.csr, line: 6808                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITREPEAT_MSB 4u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITREPEAT_LSB 4u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITREPEAT_WIDTH 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITREPEAT_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITREPEAT_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITREPEAT_RESET 0x0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITREPEAT_FIELD_MASK 0x00000010ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITREPEAT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITREPEAT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITREPEAT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: mkb_dig_csi_csr::rFsmstatus.clStWaitDelay                 */
/* Source filename: mcl_csr.csr, line: 6784                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITDELAY_MSB 3u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITDELAY_LSB 3u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITDELAY_WIDTH 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITDELAY_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITDELAY_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITDELAY_RESET 0x0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITDELAY_FIELD_MASK 0x00000008ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITDELAY_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITDELAY_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTWAITDELAY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: mkb_dig_csi_csr::rFsmstatus.clStHoldCharge                */
/* Source filename: mcl_csr.csr, line: 6762                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTHOLDCHARGE_MSB 2u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTHOLDCHARGE_LSB 2u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTHOLDCHARGE_WIDTH 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTHOLDCHARGE_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTHOLDCHARGE_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTHOLDCHARGE_RESET 0x0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTHOLDCHARGE_FIELD_MASK 0x00000004ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTHOLDCHARGE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTHOLDCHARGE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTHOLDCHARGE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: mkb_dig_csi_csr::rFsmstatus.clStCharge                    */
/* Source filename: mcl_csr.csr, line: 6736                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTCHARGE_MSB 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTCHARGE_LSB 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTCHARGE_WIDTH 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTCHARGE_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTCHARGE_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTCHARGE_RESET 0x0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTCHARGE_FIELD_MASK 0x00000002ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTCHARGE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTCHARGE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLSTCHARGE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: mkb_dig_csi_csr::rFsmstatus.clActive                      */
/* Source filename: mcl_csr.csr, line: 6716                                */
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLACTIVE_MSB 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLACTIVE_LSB 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLACTIVE_WIDTH 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLACTIVE_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLACTIVE_WRITE_ACCESS 0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLACTIVE_RESET 0x0u
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLACTIVE_FIELD_MASK 0x00000001ul
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLACTIVE_GET(x) ((x) & 0x00000001ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLACTIVE_SET(x) ((x) & 0x00000001ul)
#define MKB_DIG_CSI_CSR_RFSMSTATUS_CLACTIVE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: mkb_dig_csi_csr::rFgsrary0wd00                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd00                       */
/* Source filename: mcl_csr.csr, line: 6966                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd00.data                       */
/* Source filename: mcl_csr.csr, line: 6972                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD00_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd01                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd01                       */
/* Source filename: mcl_csr.csr, line: 7002                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd01.data                       */
/* Source filename: mcl_csr.csr, line: 7008                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD01_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd02                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd02                       */
/* Source filename: mcl_csr.csr, line: 7024                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd02.data                       */
/* Source filename: mcl_csr.csr, line: 7030                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD02_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd03                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd03                       */
/* Source filename: mcl_csr.csr, line: 7046                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd03.data                       */
/* Source filename: mcl_csr.csr, line: 7052                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD03_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd04                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd04                       */
/* Source filename: mcl_csr.csr, line: 7064                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd04.data                       */
/* Source filename: mcl_csr.csr, line: 7070                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD04_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd05                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd05                       */
/* Source filename: mcl_csr.csr, line: 7082                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd05.data                       */
/* Source filename: mcl_csr.csr, line: 7088                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD05_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd06                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd06                       */
/* Source filename: mcl_csr.csr, line: 7100                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd06.data                       */
/* Source filename: mcl_csr.csr, line: 7106                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD06_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd07                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd07                       */
/* Source filename: mcl_csr.csr, line: 7118                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd07.data                       */
/* Source filename: mcl_csr.csr, line: 7124                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD07_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd08                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd08                       */
/* Source filename: mcl_csr.csr, line: 7136                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd08.data                       */
/* Source filename: mcl_csr.csr, line: 7142                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD08_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd09                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd09                       */
/* Source filename: mcl_csr.csr, line: 7154                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd09.data                       */
/* Source filename: mcl_csr.csr, line: 7160                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD09_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd10                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd10                       */
/* Source filename: mcl_csr.csr, line: 7172                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd10.data                       */
/* Source filename: mcl_csr.csr, line: 7178                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD10_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd11                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd11                       */
/* Source filename: mcl_csr.csr, line: 7190                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd11.data                       */
/* Source filename: mcl_csr.csr, line: 7196                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD11_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd12                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd12                       */
/* Source filename: mcl_csr.csr, line: 7208                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd12.data                       */
/* Source filename: mcl_csr.csr, line: 7214                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD12_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd13                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd13                       */
/* Source filename: mcl_csr.csr, line: 7226                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd13.data                       */
/* Source filename: mcl_csr.csr, line: 7232                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD13_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd14                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd14                       */
/* Source filename: mcl_csr.csr, line: 7244                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd14.data                       */
/* Source filename: mcl_csr.csr, line: 7250                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD14_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd15                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd15                       */
/* Source filename: mcl_csr.csr, line: 7262                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd15.data                       */
/* Source filename: mcl_csr.csr, line: 7268                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD15_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd16                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd16                       */
/* Source filename: mcl_csr.csr, line: 7280                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd16.data                       */
/* Source filename: mcl_csr.csr, line: 7286                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD16_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd17                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd17                       */
/* Source filename: mcl_csr.csr, line: 7298                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd17.data                       */
/* Source filename: mcl_csr.csr, line: 7304                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD17_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd18                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd18                       */
/* Source filename: mcl_csr.csr, line: 7316                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd18.data                       */
/* Source filename: mcl_csr.csr, line: 7322                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD18_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd19                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd19                       */
/* Source filename: mcl_csr.csr, line: 7334                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd19.data                       */
/* Source filename: mcl_csr.csr, line: 7340                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD19_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd20                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd20                       */
/* Source filename: mcl_csr.csr, line: 7352                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd20.data                       */
/* Source filename: mcl_csr.csr, line: 7358                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD20_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd21                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd21                       */
/* Source filename: mcl_csr.csr, line: 7370                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd21.data                       */
/* Source filename: mcl_csr.csr, line: 7376                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD21_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd22                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd22                       */
/* Source filename: mcl_csr.csr, line: 7388                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd22.data                       */
/* Source filename: mcl_csr.csr, line: 7394                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD22_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd23                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd23                       */
/* Source filename: mcl_csr.csr, line: 7406                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd23.data                       */
/* Source filename: mcl_csr.csr, line: 7412                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD23_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd24                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd24                       */
/* Source filename: mcl_csr.csr, line: 7424                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd24.data                       */
/* Source filename: mcl_csr.csr, line: 7430                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD24_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd25                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd25                       */
/* Source filename: mcl_csr.csr, line: 7442                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd25.data                       */
/* Source filename: mcl_csr.csr, line: 7448                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD25_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd26                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd26                       */
/* Source filename: mcl_csr.csr, line: 7460                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd26.data                       */
/* Source filename: mcl_csr.csr, line: 7466                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD26_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd27                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd27                       */
/* Source filename: mcl_csr.csr, line: 7478                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd27.data                       */
/* Source filename: mcl_csr.csr, line: 7484                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD27_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd28                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd28                       */
/* Source filename: mcl_csr.csr, line: 7496                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd28.data                       */
/* Source filename: mcl_csr.csr, line: 7502                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD28_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd29                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd29                       */
/* Source filename: mcl_csr.csr, line: 7514                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd29.data                       */
/* Source filename: mcl_csr.csr, line: 7520                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD29_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd30                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd30                       */
/* Source filename: mcl_csr.csr, line: 7532                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd30.data                       */
/* Source filename: mcl_csr.csr, line: 7538                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD30_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary0wd31                           */
/* Register template: mkb_dig_csi_csr::rFgsrary0wd31                       */
/* Source filename: mcl_csr.csr, line: 7550                                */
/* Field member: mkb_dig_csi_csr::rFgsrary0wd31.data                       */
/* Source filename: mcl_csr.csr, line: 7556                                */
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY0WD31_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd00                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd00                       */
/* Source filename: mcl_csr.csr, line: 7568                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd00.data                       */
/* Source filename: mcl_csr.csr, line: 7574                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD00_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd01                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd01                       */
/* Source filename: mcl_csr.csr, line: 7586                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd01.data                       */
/* Source filename: mcl_csr.csr, line: 7592                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD01_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd02                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd02                       */
/* Source filename: mcl_csr.csr, line: 7604                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd02.data                       */
/* Source filename: mcl_csr.csr, line: 7610                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD02_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd03                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd03                       */
/* Source filename: mcl_csr.csr, line: 7622                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd03.data                       */
/* Source filename: mcl_csr.csr, line: 7628                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD03_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd04                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd04                       */
/* Source filename: mcl_csr.csr, line: 7640                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd04.data                       */
/* Source filename: mcl_csr.csr, line: 7646                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD04_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd05                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd05                       */
/* Source filename: mcl_csr.csr, line: 7658                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd05.data                       */
/* Source filename: mcl_csr.csr, line: 7664                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD05_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd06                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd06                       */
/* Source filename: mcl_csr.csr, line: 7676                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd06.data                       */
/* Source filename: mcl_csr.csr, line: 7682                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD06_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd07                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd07                       */
/* Source filename: mcl_csr.csr, line: 7694                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd07.data                       */
/* Source filename: mcl_csr.csr, line: 7700                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD07_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd08                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd08                       */
/* Source filename: mcl_csr.csr, line: 7712                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd08.data                       */
/* Source filename: mcl_csr.csr, line: 7718                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD08_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd09                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd09                       */
/* Source filename: mcl_csr.csr, line: 7730                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd09.data                       */
/* Source filename: mcl_csr.csr, line: 7736                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD09_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd10                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd10                       */
/* Source filename: mcl_csr.csr, line: 7748                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd10.data                       */
/* Source filename: mcl_csr.csr, line: 7754                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD10_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd11                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd11                       */
/* Source filename: mcl_csr.csr, line: 7766                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd11.data                       */
/* Source filename: mcl_csr.csr, line: 7772                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD11_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd12                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd12                       */
/* Source filename: mcl_csr.csr, line: 7784                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd12.data                       */
/* Source filename: mcl_csr.csr, line: 7790                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD12_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd13                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd13                       */
/* Source filename: mcl_csr.csr, line: 7802                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd13.data                       */
/* Source filename: mcl_csr.csr, line: 7808                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD13_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd14                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd14                       */
/* Source filename: mcl_csr.csr, line: 7820                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd14.data                       */
/* Source filename: mcl_csr.csr, line: 7826                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD14_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd15                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd15                       */
/* Source filename: mcl_csr.csr, line: 7838                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd15.data                       */
/* Source filename: mcl_csr.csr, line: 7844                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD15_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd16                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd16                       */
/* Source filename: mcl_csr.csr, line: 7856                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd16.data                       */
/* Source filename: mcl_csr.csr, line: 7862                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD16_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd17                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd17                       */
/* Source filename: mcl_csr.csr, line: 7874                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd17.data                       */
/* Source filename: mcl_csr.csr, line: 7880                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD17_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd18                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd18                       */
/* Source filename: mcl_csr.csr, line: 7892                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd18.data                       */
/* Source filename: mcl_csr.csr, line: 7898                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD18_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd19                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd19                       */
/* Source filename: mcl_csr.csr, line: 7910                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd19.data                       */
/* Source filename: mcl_csr.csr, line: 7916                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD19_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd20                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd20                       */
/* Source filename: mcl_csr.csr, line: 7928                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd20.data                       */
/* Source filename: mcl_csr.csr, line: 7934                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD20_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd21                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd21                       */
/* Source filename: mcl_csr.csr, line: 7946                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd21.data                       */
/* Source filename: mcl_csr.csr, line: 7952                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD21_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd22                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd22                       */
/* Source filename: mcl_csr.csr, line: 7964                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd22.data                       */
/* Source filename: mcl_csr.csr, line: 7970                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD22_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd23                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd23                       */
/* Source filename: mcl_csr.csr, line: 7982                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd23.data                       */
/* Source filename: mcl_csr.csr, line: 7988                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD23_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd24                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd24                       */
/* Source filename: mcl_csr.csr, line: 8000                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd24.data                       */
/* Source filename: mcl_csr.csr, line: 8006                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD24_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd25                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd25                       */
/* Source filename: mcl_csr.csr, line: 8018                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd25.data                       */
/* Source filename: mcl_csr.csr, line: 8024                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD25_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd26                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd26                       */
/* Source filename: mcl_csr.csr, line: 8036                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd26.data                       */
/* Source filename: mcl_csr.csr, line: 8042                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD26_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd27                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd27                       */
/* Source filename: mcl_csr.csr, line: 8054                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd27.data                       */
/* Source filename: mcl_csr.csr, line: 8060                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD27_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd28                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd28                       */
/* Source filename: mcl_csr.csr, line: 8072                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd28.data                       */
/* Source filename: mcl_csr.csr, line: 8078                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD28_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd29                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd29                       */
/* Source filename: mcl_csr.csr, line: 8090                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd29.data                       */
/* Source filename: mcl_csr.csr, line: 8096                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD29_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd30                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd30                       */
/* Source filename: mcl_csr.csr, line: 8108                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd30.data                       */
/* Source filename: mcl_csr.csr, line: 8114                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD30_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary1wd31                           */
/* Register template: mkb_dig_csi_csr::rFgsrary1wd31                       */
/* Source filename: mcl_csr.csr, line: 8126                                */
/* Field member: mkb_dig_csi_csr::rFgsrary1wd31.data                       */
/* Source filename: mcl_csr.csr, line: 8132                                */
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY1WD31_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd00                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd00                       */
/* Source filename: mcl_csr.csr, line: 8144                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd00.data                       */
/* Source filename: mcl_csr.csr, line: 8150                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD00_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd01                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd01                       */
/* Source filename: mcl_csr.csr, line: 8162                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd01.data                       */
/* Source filename: mcl_csr.csr, line: 8168                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD01_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd02                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd02                       */
/* Source filename: mcl_csr.csr, line: 8180                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd02.data                       */
/* Source filename: mcl_csr.csr, line: 8186                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD02_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd03                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd03                       */
/* Source filename: mcl_csr.csr, line: 8198                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd03.data                       */
/* Source filename: mcl_csr.csr, line: 8204                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD03_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd04                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd04                       */
/* Source filename: mcl_csr.csr, line: 8216                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd04.data                       */
/* Source filename: mcl_csr.csr, line: 8222                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD04_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd05                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd05                       */
/* Source filename: mcl_csr.csr, line: 8234                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd05.data                       */
/* Source filename: mcl_csr.csr, line: 8240                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD05_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd06                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd06                       */
/* Source filename: mcl_csr.csr, line: 8252                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd06.data                       */
/* Source filename: mcl_csr.csr, line: 8258                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD06_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd07                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd07                       */
/* Source filename: mcl_csr.csr, line: 8270                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd07.data                       */
/* Source filename: mcl_csr.csr, line: 8276                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD07_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd08                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd08                       */
/* Source filename: mcl_csr.csr, line: 8288                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd08.data                       */
/* Source filename: mcl_csr.csr, line: 8294                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD08_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd09                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd09                       */
/* Source filename: mcl_csr.csr, line: 8306                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd09.data                       */
/* Source filename: mcl_csr.csr, line: 8312                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD09_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd10                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd10                       */
/* Source filename: mcl_csr.csr, line: 8324                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd10.data                       */
/* Source filename: mcl_csr.csr, line: 8330                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD10_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd11                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd11                       */
/* Source filename: mcl_csr.csr, line: 8342                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd11.data                       */
/* Source filename: mcl_csr.csr, line: 8348                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD11_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd12                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd12                       */
/* Source filename: mcl_csr.csr, line: 8360                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd12.data                       */
/* Source filename: mcl_csr.csr, line: 8366                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD12_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd13                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd13                       */
/* Source filename: mcl_csr.csr, line: 8378                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd13.data                       */
/* Source filename: mcl_csr.csr, line: 8384                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD13_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd14                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd14                       */
/* Source filename: mcl_csr.csr, line: 8396                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd14.data                       */
/* Source filename: mcl_csr.csr, line: 8402                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD14_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd15                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd15                       */
/* Source filename: mcl_csr.csr, line: 8414                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd15.data                       */
/* Source filename: mcl_csr.csr, line: 8420                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD15_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd16                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd16                       */
/* Source filename: mcl_csr.csr, line: 8432                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd16.data                       */
/* Source filename: mcl_csr.csr, line: 8438                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD16_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd17                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd17                       */
/* Source filename: mcl_csr.csr, line: 8450                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd17.data                       */
/* Source filename: mcl_csr.csr, line: 8456                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD17_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd18                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd18                       */
/* Source filename: mcl_csr.csr, line: 8468                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd18.data                       */
/* Source filename: mcl_csr.csr, line: 8474                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD18_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd19                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd19                       */
/* Source filename: mcl_csr.csr, line: 8486                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd19.data                       */
/* Source filename: mcl_csr.csr, line: 8492                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD19_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd20                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd20                       */
/* Source filename: mcl_csr.csr, line: 8504                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd20.data                       */
/* Source filename: mcl_csr.csr, line: 8510                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD20_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd21                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd21                       */
/* Source filename: mcl_csr.csr, line: 8522                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd21.data                       */
/* Source filename: mcl_csr.csr, line: 8528                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD21_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd22                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd22                       */
/* Source filename: mcl_csr.csr, line: 8540                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd22.data                       */
/* Source filename: mcl_csr.csr, line: 8546                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD22_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd23                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd23                       */
/* Source filename: mcl_csr.csr, line: 8558                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd23.data                       */
/* Source filename: mcl_csr.csr, line: 8564                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD23_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd24                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd24                       */
/* Source filename: mcl_csr.csr, line: 8576                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd24.data                       */
/* Source filename: mcl_csr.csr, line: 8582                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD24_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd25                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd25                       */
/* Source filename: mcl_csr.csr, line: 8594                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd25.data                       */
/* Source filename: mcl_csr.csr, line: 8600                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD25_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd26                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd26                       */
/* Source filename: mcl_csr.csr, line: 8612                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd26.data                       */
/* Source filename: mcl_csr.csr, line: 8618                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD26_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd27                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd27                       */
/* Source filename: mcl_csr.csr, line: 8630                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd27.data                       */
/* Source filename: mcl_csr.csr, line: 8636                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD27_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd28                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd28                       */
/* Source filename: mcl_csr.csr, line: 8648                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd28.data                       */
/* Source filename: mcl_csr.csr, line: 8654                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD28_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd29                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd29                       */
/* Source filename: mcl_csr.csr, line: 8666                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd29.data                       */
/* Source filename: mcl_csr.csr, line: 8672                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD29_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd30                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd30                       */
/* Source filename: mcl_csr.csr, line: 8684                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd30.data                       */
/* Source filename: mcl_csr.csr, line: 8690                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD30_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary2wd31                           */
/* Register template: mkb_dig_csi_csr::rFgsrary2wd31                       */
/* Source filename: mcl_csr.csr, line: 8702                                */
/* Field member: mkb_dig_csi_csr::rFgsrary2wd31.data                       */
/* Source filename: mcl_csr.csr, line: 8708                                */
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY2WD31_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd00                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd00                       */
/* Source filename: mcl_csr.csr, line: 8720                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd00.data                       */
/* Source filename: mcl_csr.csr, line: 8726                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD00_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd01                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd01                       */
/* Source filename: mcl_csr.csr, line: 8738                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd01.data                       */
/* Source filename: mcl_csr.csr, line: 8744                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD01_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd02                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd02                       */
/* Source filename: mcl_csr.csr, line: 8756                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd02.data                       */
/* Source filename: mcl_csr.csr, line: 8762                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD02_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd03                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd03                       */
/* Source filename: mcl_csr.csr, line: 8774                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd03.data                       */
/* Source filename: mcl_csr.csr, line: 8780                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD03_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd04                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd04                       */
/* Source filename: mcl_csr.csr, line: 8792                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd04.data                       */
/* Source filename: mcl_csr.csr, line: 8798                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD04_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd05                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd05                       */
/* Source filename: mcl_csr.csr, line: 8810                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd05.data                       */
/* Source filename: mcl_csr.csr, line: 8816                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD05_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd06                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd06                       */
/* Source filename: mcl_csr.csr, line: 8828                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd06.data                       */
/* Source filename: mcl_csr.csr, line: 8834                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD06_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd07                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd07                       */
/* Source filename: mcl_csr.csr, line: 8846                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd07.data                       */
/* Source filename: mcl_csr.csr, line: 8852                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD07_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd08                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd08                       */
/* Source filename: mcl_csr.csr, line: 8864                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd08.data                       */
/* Source filename: mcl_csr.csr, line: 8870                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD08_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd09                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd09                       */
/* Source filename: mcl_csr.csr, line: 8882                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd09.data                       */
/* Source filename: mcl_csr.csr, line: 8888                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD09_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd10                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd10                       */
/* Source filename: mcl_csr.csr, line: 8900                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd10.data                       */
/* Source filename: mcl_csr.csr, line: 8906                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD10_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd11                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd11                       */
/* Source filename: mcl_csr.csr, line: 8918                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd11.data                       */
/* Source filename: mcl_csr.csr, line: 8924                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD11_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd12                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd12                       */
/* Source filename: mcl_csr.csr, line: 8936                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd12.data                       */
/* Source filename: mcl_csr.csr, line: 8942                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD12_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd13                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd13                       */
/* Source filename: mcl_csr.csr, line: 8954                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd13.data                       */
/* Source filename: mcl_csr.csr, line: 8960                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD13_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd14                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd14                       */
/* Source filename: mcl_csr.csr, line: 8972                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd14.data                       */
/* Source filename: mcl_csr.csr, line: 8978                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD14_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd15                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd15                       */
/* Source filename: mcl_csr.csr, line: 8990                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd15.data                       */
/* Source filename: mcl_csr.csr, line: 8996                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD15_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd16                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd16                       */
/* Source filename: mcl_csr.csr, line: 9008                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd16.data                       */
/* Source filename: mcl_csr.csr, line: 9014                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD16_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd17                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd17                       */
/* Source filename: mcl_csr.csr, line: 9026                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd17.data                       */
/* Source filename: mcl_csr.csr, line: 9032                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD17_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd18                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd18                       */
/* Source filename: mcl_csr.csr, line: 9044                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd18.data                       */
/* Source filename: mcl_csr.csr, line: 9050                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD18_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd19                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd19                       */
/* Source filename: mcl_csr.csr, line: 9062                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd19.data                       */
/* Source filename: mcl_csr.csr, line: 9068                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD19_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd20                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd20                       */
/* Source filename: mcl_csr.csr, line: 9080                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd20.data                       */
/* Source filename: mcl_csr.csr, line: 9086                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD20_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd21                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd21                       */
/* Source filename: mcl_csr.csr, line: 9098                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd21.data                       */
/* Source filename: mcl_csr.csr, line: 9104                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD21_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd22                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd22                       */
/* Source filename: mcl_csr.csr, line: 9116                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd22.data                       */
/* Source filename: mcl_csr.csr, line: 9122                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD22_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd23                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd23                       */
/* Source filename: mcl_csr.csr, line: 9134                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd23.data                       */
/* Source filename: mcl_csr.csr, line: 9140                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD23_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd24                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd24                       */
/* Source filename: mcl_csr.csr, line: 9152                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd24.data                       */
/* Source filename: mcl_csr.csr, line: 9158                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD24_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd25                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd25                       */
/* Source filename: mcl_csr.csr, line: 9170                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd25.data                       */
/* Source filename: mcl_csr.csr, line: 9176                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD25_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd26                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd26                       */
/* Source filename: mcl_csr.csr, line: 9188                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd26.data                       */
/* Source filename: mcl_csr.csr, line: 9194                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD26_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd27                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd27                       */
/* Source filename: mcl_csr.csr, line: 9206                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd27.data                       */
/* Source filename: mcl_csr.csr, line: 9212                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD27_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd28                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd28                       */
/* Source filename: mcl_csr.csr, line: 9224                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd28.data                       */
/* Source filename: mcl_csr.csr, line: 9230                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD28_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd29                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd29                       */
/* Source filename: mcl_csr.csr, line: 9242                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd29.data                       */
/* Source filename: mcl_csr.csr, line: 9248                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD29_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd30                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd30                       */
/* Source filename: mcl_csr.csr, line: 9260                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd30.data                       */
/* Source filename: mcl_csr.csr, line: 9266                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD30_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: mkb_dig_csi_csr::rFgsrary3wd31                           */
/* Register template: mkb_dig_csi_csr::rFgsrary3wd31                       */
/* Source filename: mcl_csr.csr, line: 9278                                */
/* Field member: mkb_dig_csi_csr::rFgsrary3wd31.data                       */
/* Source filename: mcl_csr.csr, line: 9284                                */
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_DATA_MSB 31u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_DATA_LSB 0u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_DATA_WIDTH 32u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_DATA_READ_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_DATA_WRITE_ACCESS 1u
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_DATA_RESET 0x00000000ul
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_DATA_FIELD_MASK 0xfffffffful
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_DATA_GET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_DATA_SET(x) ((x) & 0xfffffffful)
#define MKB_DIG_CSI_CSR_RFGSRARY3WD31_DATA_MODIFY(r, x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: mkb_dig_csi_csr                                 */
/* Source filename: mcl_csr.csr, line: 9296                                */
typedef struct {
   volatile uint32_t rIoctl; /**< Offset 0x0 (R/W) */
   volatile uint32_t rDbgctl; /**< Offset 0x4 (R/W) */
   volatile uint32_t rCtlcl; /**< Offset 0x8 (R/W) */
   volatile uint32_t rCtlfg; /**< Offset 0xc (R/W) */
   volatile uint32_t rDcen0; /**< Offset 0x10 (R/W) */
   volatile uint32_t rDcen1; /**< Offset 0x14 (R/W) */
   volatile uint32_t rFgen0; /**< Offset 0x18 (R/W) */
   volatile uint32_t rFgen1; /**< Offset 0x1c (R/W) */
   volatile uint32_t rTst0; /**< Offset 0x20 (R/W) */
   volatile uint32_t rTst1; /**< Offset 0x24 (R/W) */
   volatile uint32_t rClmode; /**< Offset 0x28 (R/W) */
   volatile uint32_t rClkctl; /**< Offset 0x2c (R/W) */
   volatile uint32_t rClkdiv; /**< Offset 0x30 (R/W) */
   volatile uint32_t rCsictl; /**< Offset 0x34 (R/W) */
   volatile uint32_t rDcsr0; /**< Offset 0x38 (R/W) */
   volatile uint32_t rDcsr1; /**< Offset 0x3c (R/W) */
   volatile uint32_t rDcsr2; /**< Offset 0x40 (R/W) */
   volatile uint32_t rRfsw; /**< Offset 0x44 (R/W) */
   volatile uint32_t rEsr; /**< Offset 0x48 (R/W) */
   uint8_t _pad0[0x4];
   volatile uint32_t rFsmstatus; /**< Offset 0x50 (R) */
   uint8_t _pad1[0x2c];
   volatile uint32_t rFgsrary0wd00; /**< Offset 0x80 (R/W) */
   volatile uint32_t rFgsrary0wd01; /**< Offset 0x84 (R/W) */
   volatile uint32_t rFgsrary0wd02; /**< Offset 0x88 (R/W) */
   volatile uint32_t rFgsrary0wd03; /**< Offset 0x8c (R/W) */
   volatile uint32_t rFgsrary0wd04; /**< Offset 0x90 (R/W) */
   volatile uint32_t rFgsrary0wd05; /**< Offset 0x94 (R/W) */
   volatile uint32_t rFgsrary0wd06; /**< Offset 0x98 (R/W) */
   volatile uint32_t rFgsrary0wd07; /**< Offset 0x9c (R/W) */
   volatile uint32_t rFgsrary0wd08; /**< Offset 0xa0 (R/W) */
   volatile uint32_t rFgsrary0wd09; /**< Offset 0xa4 (R/W) */
   volatile uint32_t rFgsrary0wd10; /**< Offset 0xa8 (R/W) */
   volatile uint32_t rFgsrary0wd11; /**< Offset 0xac (R/W) */
   volatile uint32_t rFgsrary0wd12; /**< Offset 0xb0 (R/W) */
   volatile uint32_t rFgsrary0wd13; /**< Offset 0xb4 (R/W) */
   volatile uint32_t rFgsrary0wd14; /**< Offset 0xb8 (R/W) */
   volatile uint32_t rFgsrary0wd15; /**< Offset 0xbc (R/W) */
   volatile uint32_t rFgsrary0wd16; /**< Offset 0xc0 (R/W) */
   volatile uint32_t rFgsrary0wd17; /**< Offset 0xc4 (R/W) */
   volatile uint32_t rFgsrary0wd18; /**< Offset 0xc8 (R/W) */
   volatile uint32_t rFgsrary0wd19; /**< Offset 0xcc (R/W) */
   volatile uint32_t rFgsrary0wd20; /**< Offset 0xd0 (R/W) */
   volatile uint32_t rFgsrary0wd21; /**< Offset 0xd4 (R/W) */
   volatile uint32_t rFgsrary0wd22; /**< Offset 0xd8 (R/W) */
   volatile uint32_t rFgsrary0wd23; /**< Offset 0xdc (R/W) */
   volatile uint32_t rFgsrary0wd24; /**< Offset 0xe0 (R/W) */
   volatile uint32_t rFgsrary0wd25; /**< Offset 0xe4 (R/W) */
   volatile uint32_t rFgsrary0wd26; /**< Offset 0xe8 (R/W) */
   volatile uint32_t rFgsrary0wd27; /**< Offset 0xec (R/W) */
   volatile uint32_t rFgsrary0wd28; /**< Offset 0xf0 (R/W) */
   volatile uint32_t rFgsrary0wd29; /**< Offset 0xf4 (R/W) */
   volatile uint32_t rFgsrary0wd30; /**< Offset 0xf8 (R/W) */
   volatile uint32_t rFgsrary0wd31; /**< Offset 0xfc (R/W) */
   volatile uint32_t rFgsrary1wd00; /**< Offset 0x100 (R/W) */
   volatile uint32_t rFgsrary1wd01; /**< Offset 0x104 (R/W) */
   volatile uint32_t rFgsrary1wd02; /**< Offset 0x108 (R/W) */
   volatile uint32_t rFgsrary1wd03; /**< Offset 0x10c (R/W) */
   volatile uint32_t rFgsrary1wd04; /**< Offset 0x110 (R/W) */
   volatile uint32_t rFgsrary1wd05; /**< Offset 0x114 (R/W) */
   volatile uint32_t rFgsrary1wd06; /**< Offset 0x118 (R/W) */
   volatile uint32_t rFgsrary1wd07; /**< Offset 0x11c (R/W) */
   volatile uint32_t rFgsrary1wd08; /**< Offset 0x120 (R/W) */
   volatile uint32_t rFgsrary1wd09; /**< Offset 0x124 (R/W) */
   volatile uint32_t rFgsrary1wd10; /**< Offset 0x128 (R/W) */
   volatile uint32_t rFgsrary1wd11; /**< Offset 0x12c (R/W) */
   volatile uint32_t rFgsrary1wd12; /**< Offset 0x130 (R/W) */
   volatile uint32_t rFgsrary1wd13; /**< Offset 0x134 (R/W) */
   volatile uint32_t rFgsrary1wd14; /**< Offset 0x138 (R/W) */
   volatile uint32_t rFgsrary1wd15; /**< Offset 0x13c (R/W) */
   volatile uint32_t rFgsrary1wd16; /**< Offset 0x140 (R/W) */
   volatile uint32_t rFgsrary1wd17; /**< Offset 0x144 (R/W) */
   volatile uint32_t rFgsrary1wd18; /**< Offset 0x148 (R/W) */
   volatile uint32_t rFgsrary1wd19; /**< Offset 0x14c (R/W) */
   volatile uint32_t rFgsrary1wd20; /**< Offset 0x150 (R/W) */
   volatile uint32_t rFgsrary1wd21; /**< Offset 0x154 (R/W) */
   volatile uint32_t rFgsrary1wd22; /**< Offset 0x158 (R/W) */
   volatile uint32_t rFgsrary1wd23; /**< Offset 0x15c (R/W) */
   volatile uint32_t rFgsrary1wd24; /**< Offset 0x160 (R/W) */
   volatile uint32_t rFgsrary1wd25; /**< Offset 0x164 (R/W) */
   volatile uint32_t rFgsrary1wd26; /**< Offset 0x168 (R/W) */
   volatile uint32_t rFgsrary1wd27; /**< Offset 0x16c (R/W) */
   volatile uint32_t rFgsrary1wd28; /**< Offset 0x170 (R/W) */
   volatile uint32_t rFgsrary1wd29; /**< Offset 0x174 (R/W) */
   volatile uint32_t rFgsrary1wd30; /**< Offset 0x178 (R/W) */
   volatile uint32_t rFgsrary1wd31; /**< Offset 0x17c (R/W) */
   volatile uint32_t rFgsrary2wd00; /**< Offset 0x180 (R/W) */
   volatile uint32_t rFgsrary2wd01; /**< Offset 0x184 (R/W) */
   volatile uint32_t rFgsrary2wd02; /**< Offset 0x188 (R/W) */
   volatile uint32_t rFgsrary2wd03; /**< Offset 0x18c (R/W) */
   volatile uint32_t rFgsrary2wd04; /**< Offset 0x190 (R/W) */
   volatile uint32_t rFgsrary2wd05; /**< Offset 0x194 (R/W) */
   volatile uint32_t rFgsrary2wd06; /**< Offset 0x198 (R/W) */
   volatile uint32_t rFgsrary2wd07; /**< Offset 0x19c (R/W) */
   volatile uint32_t rFgsrary2wd08; /**< Offset 0x1a0 (R/W) */
   volatile uint32_t rFgsrary2wd09; /**< Offset 0x1a4 (R/W) */
   volatile uint32_t rFgsrary2wd10; /**< Offset 0x1a8 (R/W) */
   volatile uint32_t rFgsrary2wd11; /**< Offset 0x1ac (R/W) */
   volatile uint32_t rFgsrary2wd12; /**< Offset 0x1b0 (R/W) */
   volatile uint32_t rFgsrary2wd13; /**< Offset 0x1b4 (R/W) */
   volatile uint32_t rFgsrary2wd14; /**< Offset 0x1b8 (R/W) */
   volatile uint32_t rFgsrary2wd15; /**< Offset 0x1bc (R/W) */
   volatile uint32_t rFgsrary2wd16; /**< Offset 0x1c0 (R/W) */
   volatile uint32_t rFgsrary2wd17; /**< Offset 0x1c4 (R/W) */
   volatile uint32_t rFgsrary2wd18; /**< Offset 0x1c8 (R/W) */
   volatile uint32_t rFgsrary2wd19; /**< Offset 0x1cc (R/W) */
   volatile uint32_t rFgsrary2wd20; /**< Offset 0x1d0 (R/W) */
   volatile uint32_t rFgsrary2wd21; /**< Offset 0x1d4 (R/W) */
   volatile uint32_t rFgsrary2wd22; /**< Offset 0x1d8 (R/W) */
   volatile uint32_t rFgsrary2wd23; /**< Offset 0x1dc (R/W) */
   volatile uint32_t rFgsrary2wd24; /**< Offset 0x1e0 (R/W) */
   volatile uint32_t rFgsrary2wd25; /**< Offset 0x1e4 (R/W) */
   volatile uint32_t rFgsrary2wd26; /**< Offset 0x1e8 (R/W) */
   volatile uint32_t rFgsrary2wd27; /**< Offset 0x1ec (R/W) */
   volatile uint32_t rFgsrary2wd28; /**< Offset 0x1f0 (R/W) */
   volatile uint32_t rFgsrary2wd29; /**< Offset 0x1f4 (R/W) */
   volatile uint32_t rFgsrary2wd30; /**< Offset 0x1f8 (R/W) */
   volatile uint32_t rFgsrary2wd31; /**< Offset 0x1fc (R/W) */
   volatile uint32_t rFgsrary3wd00; /**< Offset 0x200 (R/W) */
   volatile uint32_t rFgsrary3wd01; /**< Offset 0x204 (R/W) */
   volatile uint32_t rFgsrary3wd02; /**< Offset 0x208 (R/W) */
   volatile uint32_t rFgsrary3wd03; /**< Offset 0x20c (R/W) */
   volatile uint32_t rFgsrary3wd04; /**< Offset 0x210 (R/W) */
   volatile uint32_t rFgsrary3wd05; /**< Offset 0x214 (R/W) */
   volatile uint32_t rFgsrary3wd06; /**< Offset 0x218 (R/W) */
   volatile uint32_t rFgsrary3wd07; /**< Offset 0x21c (R/W) */
   volatile uint32_t rFgsrary3wd08; /**< Offset 0x220 (R/W) */
   volatile uint32_t rFgsrary3wd09; /**< Offset 0x224 (R/W) */
   volatile uint32_t rFgsrary3wd10; /**< Offset 0x228 (R/W) */
   volatile uint32_t rFgsrary3wd11; /**< Offset 0x22c (R/W) */
   volatile uint32_t rFgsrary3wd12; /**< Offset 0x230 (R/W) */
   volatile uint32_t rFgsrary3wd13; /**< Offset 0x234 (R/W) */
   volatile uint32_t rFgsrary3wd14; /**< Offset 0x238 (R/W) */
   volatile uint32_t rFgsrary3wd15; /**< Offset 0x23c (R/W) */
   volatile uint32_t rFgsrary3wd16; /**< Offset 0x240 (R/W) */
   volatile uint32_t rFgsrary3wd17; /**< Offset 0x244 (R/W) */
   volatile uint32_t rFgsrary3wd18; /**< Offset 0x248 (R/W) */
   volatile uint32_t rFgsrary3wd19; /**< Offset 0x24c (R/W) */
   volatile uint32_t rFgsrary3wd20; /**< Offset 0x250 (R/W) */
   volatile uint32_t rFgsrary3wd21; /**< Offset 0x254 (R/W) */
   volatile uint32_t rFgsrary3wd22; /**< Offset 0x258 (R/W) */
   volatile uint32_t rFgsrary3wd23; /**< Offset 0x25c (R/W) */
   volatile uint32_t rFgsrary3wd24; /**< Offset 0x260 (R/W) */
   volatile uint32_t rFgsrary3wd25; /**< Offset 0x264 (R/W) */
   volatile uint32_t rFgsrary3wd26; /**< Offset 0x268 (R/W) */
   volatile uint32_t rFgsrary3wd27; /**< Offset 0x26c (R/W) */
   volatile uint32_t rFgsrary3wd28; /**< Offset 0x270 (R/W) */
   volatile uint32_t rFgsrary3wd29; /**< Offset 0x274 (R/W) */
   volatile uint32_t rFgsrary3wd30; /**< Offset 0x278 (R/W) */
   volatile uint32_t rFgsrary3wd31; /**< Offset 0x27c (R/W) */
   uint8_t _pad2[0x180];
} Mkb_dig_csi_csr, *PTR_Mkb_dig_csi_csr;

#endif
