<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Bootloader: tstrRCC Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="iti-logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">Bootloader<span id="projectnumber">&#160;v 1.0</span>
   </div>
   <div id="projectbrief">Bootloader for ITI Graduation Project</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structtstr_r_c_c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">tstrRCC Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This struct has all the RCC registers.  
 <a href="structtstr_r_c_c.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for tstrRCC:</div>
<div class="dyncontent">
<div class="center"><img src="structtstr_r_c_c__coll__graph.png" border="0" usemap="#atstr_r_c_c_coll__map" alt="Collaboration graph"/></div>
<map name="atstr_r_c_c_coll__map" id="atstr_r_c_c_coll__map">
<area shape="rect" title="This struct has all the RCC registers." alt="" coords="5,5,113,288"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a627b319a72d0c07ee38b18de309f7c04" id="r_a627b319a72d0c07ee38b18de309f7c04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a627b319a72d0c07ee38b18de309f7c04">CR</a></td></tr>
<tr class="memdesc:a627b319a72d0c07ee38b18de309f7c04"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC clock control register.  <br /></td></tr>
<tr class="separator:a627b319a72d0c07ee38b18de309f7c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d62ab8b6a950a3b6e43995684b9230b" id="r_a2d62ab8b6a950a3b6e43995684b9230b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a2d62ab8b6a950a3b6e43995684b9230b">PLLCFGR</a></td></tr>
<tr class="memdesc:a2d62ab8b6a950a3b6e43995684b9230b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration register.  <br /></td></tr>
<tr class="separator:a2d62ab8b6a950a3b6e43995684b9230b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f7f37033ff7a0a1d55fdcbf6bff514" id="r_a68f7f37033ff7a0a1d55fdcbf6bff514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a68f7f37033ff7a0a1d55fdcbf6bff514">CFGR</a></td></tr>
<tr class="memdesc:a68f7f37033ff7a0a1d55fdcbf6bff514"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC clock configuration register.  <br /></td></tr>
<tr class="separator:a68f7f37033ff7a0a1d55fdcbf6bff514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672f94255f3081095823bcdec48bced0" id="r_a672f94255f3081095823bcdec48bced0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a672f94255f3081095823bcdec48bced0">CIR</a></td></tr>
<tr class="memdesc:a672f94255f3081095823bcdec48bced0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC clock interrupt register.  <br /></td></tr>
<tr class="separator:a672f94255f3081095823bcdec48bced0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4844ff5fa35cdf93aa91a1a375c62f" id="r_a3d4844ff5fa35cdf93aa91a1a375c62f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a3d4844ff5fa35cdf93aa91a1a375c62f">AHB1RSTR</a></td></tr>
<tr class="memdesc:a3d4844ff5fa35cdf93aa91a1a375c62f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC AHB1 peripheral reset register.  <br /></td></tr>
<tr class="separator:a3d4844ff5fa35cdf93aa91a1a375c62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef9699897e7fe29bc597f819100157f" id="r_adef9699897e7fe29bc597f819100157f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#adef9699897e7fe29bc597f819100157f">AHB2RSTR</a></td></tr>
<tr class="memdesc:adef9699897e7fe29bc597f819100157f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC AHB2 peripheral reset register.  <br /></td></tr>
<tr class="separator:adef9699897e7fe29bc597f819100157f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50da37ffeb6b1f70ebd99af2cdc395c" id="r_ad50da37ffeb6b1f70ebd99af2cdc395c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#ad50da37ffeb6b1f70ebd99af2cdc395c">RESERVED1</a></td></tr>
<tr class="memdesc:ad50da37ffeb6b1f70ebd99af2cdc395c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:ad50da37ffeb6b1f70ebd99af2cdc395c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6fa1b0050047734356109ee3f1704b" id="r_aff6fa1b0050047734356109ee3f1704b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#aff6fa1b0050047734356109ee3f1704b">RESERVED2</a></td></tr>
<tr class="memdesc:aff6fa1b0050047734356109ee3f1704b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:aff6fa1b0050047734356109ee3f1704b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac242f36420f964c7634db6ca02512dbe" id="r_ac242f36420f964c7634db6ca02512dbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#ac242f36420f964c7634db6ca02512dbe">APB1RSTR</a></td></tr>
<tr class="memdesc:ac242f36420f964c7634db6ca02512dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC APB1 peripheral reset register.  <br /></td></tr>
<tr class="separator:ac242f36420f964c7634db6ca02512dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae707a732fe48bd03d74cc7aa96954f52" id="r_ae707a732fe48bd03d74cc7aa96954f52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#ae707a732fe48bd03d74cc7aa96954f52">APB2RSTR</a></td></tr>
<tr class="memdesc:ae707a732fe48bd03d74cc7aa96954f52"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC APB2 peripheral reset register.  <br /></td></tr>
<tr class="separator:ae707a732fe48bd03d74cc7aa96954f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074c0d7321d1aa76ccd5fe8a62afaf0c" id="r_a074c0d7321d1aa76ccd5fe8a62afaf0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a074c0d7321d1aa76ccd5fe8a62afaf0c">RESERVED3</a></td></tr>
<tr class="memdesc:a074c0d7321d1aa76ccd5fe8a62afaf0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:a074c0d7321d1aa76ccd5fe8a62afaf0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251882cdf659c20676b9bbe6a3a7aba6" id="r_a251882cdf659c20676b9bbe6a3a7aba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a251882cdf659c20676b9bbe6a3a7aba6">RESERVED4</a></td></tr>
<tr class="memdesc:a251882cdf659c20676b9bbe6a3a7aba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:a251882cdf659c20676b9bbe6a3a7aba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4e7344681703c3f5d916f3ac35c52b" id="r_afa4e7344681703c3f5d916f3ac35c52b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#afa4e7344681703c3f5d916f3ac35c52b">AHB1ENR</a></td></tr>
<tr class="memdesc:afa4e7344681703c3f5d916f3ac35c52b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC AHB1 peripheral reset register.  <br /></td></tr>
<tr class="separator:afa4e7344681703c3f5d916f3ac35c52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406f99f3b98864456691314f1ea4f16c" id="r_a406f99f3b98864456691314f1ea4f16c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a406f99f3b98864456691314f1ea4f16c">AHB2ENR</a></td></tr>
<tr class="memdesc:a406f99f3b98864456691314f1ea4f16c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC AHB1 peripheral clock enable register.  <br /></td></tr>
<tr class="separator:a406f99f3b98864456691314f1ea4f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76bad3dee98ab6c34164ef493e441a7" id="r_ad76bad3dee98ab6c34164ef493e441a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#ad76bad3dee98ab6c34164ef493e441a7">RESERVED5</a></td></tr>
<tr class="memdesc:ad76bad3dee98ab6c34164ef493e441a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:ad76bad3dee98ab6c34164ef493e441a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3a7632159a82f307cbed2e96137787" id="r_a8b3a7632159a82f307cbed2e96137787"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a8b3a7632159a82f307cbed2e96137787">RESERVED6</a></td></tr>
<tr class="memdesc:a8b3a7632159a82f307cbed2e96137787"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:a8b3a7632159a82f307cbed2e96137787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e1ed0d11acde6f9412a00c43c266a0" id="r_a87e1ed0d11acde6f9412a00c43c266a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a87e1ed0d11acde6f9412a00c43c266a0">APB1ENR</a></td></tr>
<tr class="memdesc:a87e1ed0d11acde6f9412a00c43c266a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC AHB2 peripheral clock enable register.  <br /></td></tr>
<tr class="separator:a87e1ed0d11acde6f9412a00c43c266a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f55f4dace6598fbef395761443a4e76" id="r_a4f55f4dace6598fbef395761443a4e76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a4f55f4dace6598fbef395761443a4e76">APB2ENR</a></td></tr>
<tr class="memdesc:a4f55f4dace6598fbef395761443a4e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC APB1 peripheral clock enable register.  <br /></td></tr>
<tr class="separator:a4f55f4dace6598fbef395761443a4e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd01fb742b9e4ff470203365338c2f0" id="r_a8fd01fb742b9e4ff470203365338c2f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a8fd01fb742b9e4ff470203365338c2f0">RESERVED7</a></td></tr>
<tr class="memdesc:a8fd01fb742b9e4ff470203365338c2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:a8fd01fb742b9e4ff470203365338c2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa9b403a10a60d78ced97c10a9c5780" id="r_adfa9b403a10a60d78ced97c10a9c5780"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#adfa9b403a10a60d78ced97c10a9c5780">RESERVED8</a></td></tr>
<tr class="memdesc:adfa9b403a10a60d78ced97c10a9c5780"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:adfa9b403a10a60d78ced97c10a9c5780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65ed995d27be498f19cde89438b30a1" id="r_aa65ed995d27be498f19cde89438b30a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#aa65ed995d27be498f19cde89438b30a1">AHB1LPENR</a></td></tr>
<tr class="memdesc:aa65ed995d27be498f19cde89438b30a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC AHB1 peripheral reset register.  <br /></td></tr>
<tr class="separator:aa65ed995d27be498f19cde89438b30a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb173e7b286dc13fb542b7816a3f0aa3" id="r_adb173e7b286dc13fb542b7816a3f0aa3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#adb173e7b286dc13fb542b7816a3f0aa3">AHB2LPENR</a></td></tr>
<tr class="memdesc:adb173e7b286dc13fb542b7816a3f0aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC APB2 peripheral clock enable register.  <br /></td></tr>
<tr class="separator:adb173e7b286dc13fb542b7816a3f0aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e098292a1f77fa26d347fdd03cb0e5a" id="r_a1e098292a1f77fa26d347fdd03cb0e5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a1e098292a1f77fa26d347fdd03cb0e5a">RESERVED9</a></td></tr>
<tr class="memdesc:a1e098292a1f77fa26d347fdd03cb0e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:a1e098292a1f77fa26d347fdd03cb0e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881a5c5720481c28489c341099fdad2f" id="r_a881a5c5720481c28489c341099fdad2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a881a5c5720481c28489c341099fdad2f">RESERVED10</a></td></tr>
<tr class="memdesc:a881a5c5720481c28489c341099fdad2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:a881a5c5720481c28489c341099fdad2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b0cd06bda654467769f51489dff818" id="r_aa5b0cd06bda654467769f51489dff818"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#aa5b0cd06bda654467769f51489dff818">APB1LPENR</a></td></tr>
<tr class="memdesc:aa5b0cd06bda654467769f51489dff818"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC AHB1 peripheral clock enable in low power mode register.  <br /></td></tr>
<tr class="separator:aa5b0cd06bda654467769f51489dff818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743f75d6ed7f364e37f2fd3426a5d87d" id="r_a743f75d6ed7f364e37f2fd3426a5d87d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a743f75d6ed7f364e37f2fd3426a5d87d">APB2LPENR</a></td></tr>
<tr class="memdesc:a743f75d6ed7f364e37f2fd3426a5d87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC AHB2 peripheral clock enable in low power mode register.  <br /></td></tr>
<tr class="separator:a743f75d6ed7f364e37f2fd3426a5d87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c42d7bc6d3dfd3476e850c6abb8cc3" id="r_af7c42d7bc6d3dfd3476e850c6abb8cc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#af7c42d7bc6d3dfd3476e850c6abb8cc3">RESERVED11</a></td></tr>
<tr class="memdesc:af7c42d7bc6d3dfd3476e850c6abb8cc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:af7c42d7bc6d3dfd3476e850c6abb8cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9334b067588e90dccc622a089af589" id="r_a9c9334b067588e90dccc622a089af589"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a9c9334b067588e90dccc622a089af589">RESERVED12</a></td></tr>
<tr class="memdesc:a9c9334b067588e90dccc622a089af589"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:a9c9334b067588e90dccc622a089af589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad69415b998f69b685638e941e81d72" id="r_aaad69415b998f69b685638e941e81d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#aaad69415b998f69b685638e941e81d72">BDCR</a></td></tr>
<tr class="memdesc:aaad69415b998f69b685638e941e81d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Backup domain control register.  <br /></td></tr>
<tr class="separator:aaad69415b998f69b685638e941e81d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b81f0aa7f2a305acace77ac79926b4b" id="r_a2b81f0aa7f2a305acace77ac79926b4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a2b81f0aa7f2a305acace77ac79926b4b">CSR</a></td></tr>
<tr class="memdesc:a2b81f0aa7f2a305acace77ac79926b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC clock control &amp; status register.  <br /></td></tr>
<tr class="separator:a2b81f0aa7f2a305acace77ac79926b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade578dd6109e48e71224db208109e21a" id="r_ade578dd6109e48e71224db208109e21a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#ade578dd6109e48e71224db208109e21a">RESERVED13</a></td></tr>
<tr class="memdesc:ade578dd6109e48e71224db208109e21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:ade578dd6109e48e71224db208109e21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95a5f2f30036e9db2b055de21392415" id="r_aa95a5f2f30036e9db2b055de21392415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#aa95a5f2f30036e9db2b055de21392415">RESERVED14</a></td></tr>
<tr class="memdesc:aa95a5f2f30036e9db2b055de21392415"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:aa95a5f2f30036e9db2b055de21392415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf763effe4dc1322f6e846a62f7fef27" id="r_aaf763effe4dc1322f6e846a62f7fef27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#aaf763effe4dc1322f6e846a62f7fef27">SSCGR</a></td></tr>
<tr class="memdesc:aaf763effe4dc1322f6e846a62f7fef27"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC spread spectrum clock generation register.  <br /></td></tr>
<tr class="separator:aaf763effe4dc1322f6e846a62f7fef27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502f3dbb93d518e9f27ce3816606217e" id="r_a502f3dbb93d518e9f27ce3816606217e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a502f3dbb93d518e9f27ce3816606217e">PLLI2SCFGR</a></td></tr>
<tr class="memdesc:a502f3dbb93d518e9f27ce3816606217e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLLI2S configuration register.  <br /></td></tr>
<tr class="separator:a502f3dbb93d518e9f27ce3816606217e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650441234265d071f382912362e26429" id="r_a650441234265d071f382912362e26429"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a650441234265d071f382912362e26429">RESERVED15</a></td></tr>
<tr class="memdesc:a650441234265d071f382912362e26429"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reserved Register.  <br /></td></tr>
<tr class="separator:a650441234265d071f382912362e26429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c9e19ccf7ebcbb3a5df950fd35185b" id="r_a59c9e19ccf7ebcbb3a5df950fd35185b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html#a59c9e19ccf7ebcbb3a5df950fd35185b">DCKCFGR</a></td></tr>
<tr class="memdesc:a59c9e19ccf7ebcbb3a5df950fd35185b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Dedicated Clocks Configuration Register.  <br /></td></tr>
<tr class="separator:a59c9e19ccf7ebcbb3a5df950fd35185b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This struct has all the RCC registers. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00017">17</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="afa4e7344681703c3f5d916f3ac35c52b" name="afa4e7344681703c3f5d916f3ac35c52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4e7344681703c3f5d916f3ac35c52b">&#9670;&#160;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC AHB1 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00031">31</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aa65ed995d27be498f19cde89438b30a1" name="aa65ed995d27be498f19cde89438b30a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa65ed995d27be498f19cde89438b30a1">&#9670;&#160;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC AHB1 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00039">39</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a3d4844ff5fa35cdf93aa91a1a375c62f" name="a3d4844ff5fa35cdf93aa91a1a375c62f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4844ff5fa35cdf93aa91a1a375c62f">&#9670;&#160;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC AHB1 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00023">23</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a406f99f3b98864456691314f1ea4f16c" name="a406f99f3b98864456691314f1ea4f16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406f99f3b98864456691314f1ea4f16c">&#9670;&#160;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC AHB1 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00032">32</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="adb173e7b286dc13fb542b7816a3f0aa3" name="adb173e7b286dc13fb542b7816a3f0aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb173e7b286dc13fb542b7816a3f0aa3">&#9670;&#160;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC APB2 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00040">40</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="adef9699897e7fe29bc597f819100157f" name="adef9699897e7fe29bc597f819100157f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef9699897e7fe29bc597f819100157f">&#9670;&#160;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC AHB2 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00024">24</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a87e1ed0d11acde6f9412a00c43c266a0" name="a87e1ed0d11acde6f9412a00c43c266a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e1ed0d11acde6f9412a00c43c266a0">&#9670;&#160;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC AHB2 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00035">35</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aa5b0cd06bda654467769f51489dff818" name="aa5b0cd06bda654467769f51489dff818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b0cd06bda654467769f51489dff818">&#9670;&#160;</a></span>APB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> APB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC AHB1 peripheral clock enable in low power mode register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00043">43</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="ac242f36420f964c7634db6ca02512dbe" name="ac242f36420f964c7634db6ca02512dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac242f36420f964c7634db6ca02512dbe">&#9670;&#160;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC APB1 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00027">27</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a4f55f4dace6598fbef395761443a4e76" name="a4f55f4dace6598fbef395761443a4e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f55f4dace6598fbef395761443a4e76">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC APB1 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00036">36</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a743f75d6ed7f364e37f2fd3426a5d87d" name="a743f75d6ed7f364e37f2fd3426a5d87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743f75d6ed7f364e37f2fd3426a5d87d">&#9670;&#160;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC AHB2 peripheral clock enable in low power mode register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00044">44</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="ae707a732fe48bd03d74cc7aa96954f52" name="ae707a732fe48bd03d74cc7aa96954f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae707a732fe48bd03d74cc7aa96954f52">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC APB2 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00028">28</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aaad69415b998f69b685638e941e81d72" name="aaad69415b998f69b685638e941e81d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad69415b998f69b685638e941e81d72">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Backup domain control register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00047">47</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a68f7f37033ff7a0a1d55fdcbf6bff514" name="a68f7f37033ff7a0a1d55fdcbf6bff514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f7f37033ff7a0a1d55fdcbf6bff514">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC clock configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00021">21</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a672f94255f3081095823bcdec48bced0" name="a672f94255f3081095823bcdec48bced0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672f94255f3081095823bcdec48bced0">&#9670;&#160;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> CIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC clock interrupt register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00022">22</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a627b319a72d0c07ee38b18de309f7c04" name="a627b319a72d0c07ee38b18de309f7c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627b319a72d0c07ee38b18de309f7c04">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC clock control register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00019">19</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a2b81f0aa7f2a305acace77ac79926b4b" name="a2b81f0aa7f2a305acace77ac79926b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b81f0aa7f2a305acace77ac79926b4b">&#9670;&#160;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC clock control &amp; status register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00048">48</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a59c9e19ccf7ebcbb3a5df950fd35185b" name="a59c9e19ccf7ebcbb3a5df950fd35185b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c9e19ccf7ebcbb3a5df950fd35185b">&#9670;&#160;</a></span>DCKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> DCKCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Dedicated Clocks Configuration Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00054">54</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a2d62ab8b6a950a3b6e43995684b9230b" name="a2d62ab8b6a950a3b6e43995684b9230b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d62ab8b6a950a3b6e43995684b9230b">&#9670;&#160;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC PLL configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00020">20</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a502f3dbb93d518e9f27ce3816606217e" name="a502f3dbb93d518e9f27ce3816606217e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502f3dbb93d518e9f27ce3816606217e">&#9670;&#160;</a></span>PLLI2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> PLLI2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC PLLI2S configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00052">52</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="ad50da37ffeb6b1f70ebd99af2cdc395c" name="ad50da37ffeb6b1f70ebd99af2cdc395c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad50da37ffeb6b1f70ebd99af2cdc395c">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00025">25</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a881a5c5720481c28489c341099fdad2f" name="a881a5c5720481c28489c341099fdad2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881a5c5720481c28489c341099fdad2f">&#9670;&#160;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00042">42</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="af7c42d7bc6d3dfd3476e850c6abb8cc3" name="af7c42d7bc6d3dfd3476e850c6abb8cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c42d7bc6d3dfd3476e850c6abb8cc3">&#9670;&#160;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00045">45</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a9c9334b067588e90dccc622a089af589" name="a9c9334b067588e90dccc622a089af589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9334b067588e90dccc622a089af589">&#9670;&#160;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00046">46</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="ade578dd6109e48e71224db208109e21a" name="ade578dd6109e48e71224db208109e21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade578dd6109e48e71224db208109e21a">&#9670;&#160;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00049">49</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aa95a5f2f30036e9db2b055de21392415" name="aa95a5f2f30036e9db2b055de21392415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95a5f2f30036e9db2b055de21392415">&#9670;&#160;</a></span>RESERVED14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00050">50</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a650441234265d071f382912362e26429" name="a650441234265d071f382912362e26429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650441234265d071f382912362e26429">&#9670;&#160;</a></span>RESERVED15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00053">53</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aff6fa1b0050047734356109ee3f1704b" name="aff6fa1b0050047734356109ee3f1704b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6fa1b0050047734356109ee3f1704b">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00026">26</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a074c0d7321d1aa76ccd5fe8a62afaf0c" name="a074c0d7321d1aa76ccd5fe8a62afaf0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074c0d7321d1aa76ccd5fe8a62afaf0c">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00029">29</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a251882cdf659c20676b9bbe6a3a7aba6" name="a251882cdf659c20676b9bbe6a3a7aba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251882cdf659c20676b9bbe6a3a7aba6">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00030">30</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="ad76bad3dee98ab6c34164ef493e441a7" name="ad76bad3dee98ab6c34164ef493e441a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76bad3dee98ab6c34164ef493e441a7">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00033">33</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a8b3a7632159a82f307cbed2e96137787" name="a8b3a7632159a82f307cbed2e96137787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3a7632159a82f307cbed2e96137787">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00034">34</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a8fd01fb742b9e4ff470203365338c2f0" name="a8fd01fb742b9e4ff470203365338c2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd01fb742b9e4ff470203365338c2f0">&#9670;&#160;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00037">37</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="adfa9b403a10a60d78ced97c10a9c5780" name="adfa9b403a10a60d78ced97c10a9c5780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa9b403a10a60d78ced97c10a9c5780">&#9670;&#160;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00038">38</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a1e098292a1f77fa26d347fdd03cb0e5a" name="a1e098292a1f77fa26d347fdd03cb0e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e098292a1f77fa26d347fdd03cb0e5a">&#9670;&#160;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reserved Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00041">41</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aaf763effe4dc1322f6e846a62f7fef27" name="aaf763effe4dc1322f6e846a62f7fef27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf763effe4dc1322f6e846a62f7fef27">&#9670;&#160;</a></span>SSCGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s_t_d___t_y_p_e_s_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> SSCGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC spread spectrum clock generation register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00051">51</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structtstr_r_c_c.html">tstrRCC</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
