Analysis & Synthesis report for roulette
Tue Apr 01 16:23:52 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Parameter Settings for User Entity Instance: UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst
  7. Parameter Settings for User Entity Instance: Lcd:inst_lcd|UsbPort:instance_UsbPort|sld_virtual_jtag:b2v_inst
  8. Port Connectivity Checks: "Lcd:inst_lcd|UsbPort:instance_UsbPort"
  9. Port Connectivity Checks: "UsbPort:usbPortVHD"
 10. Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|register_2bits:Reg"
 11. Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|register_2bits:instance_registry_2bits|FFD:FFD2"
 12. Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|register_2bits:instance_registry_2bits|FFD:FFD1"
 13. Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|register_2bits:instance_registry_2bits"
 14. Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|adder_2bits:instance_adder_2bits"
 15. Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|counter:Contador"
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Apr 01 16:23:52 2025           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; roulette                                    ;
; Top-level Entity Name              ; roulette                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; roulette           ; roulette           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |roulette|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |roulette|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |roulette|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |roulette|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |roulette|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst ;
+-------------------------+------------------+----------------------------------------------+
; Parameter Name          ; Value            ; Type                                         ;
+-------------------------+------------------+----------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                       ;
; sld_instance_index      ; 0                ; Signed Integer                               ;
; sld_ir_width            ; 8                ; Signed Integer                               ;
; sld_sim_n_scan          ; 0                ; Signed Integer                               ;
; sld_sim_action          ; UNUSED           ; String                                       ;
; sld_sim_total_length    ; 0                ; Signed Integer                               ;
; lpm_type                ; sld_virtual_jtag ; String                                       ;
; lpm_hint                ; UNUSED           ; String                                       ;
+-------------------------+------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lcd:inst_lcd|UsbPort:instance_UsbPort|sld_virtual_jtag:b2v_inst ;
+-------------------------+------------------+-----------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                            ;
+-------------------------+------------------+-----------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                          ;
; sld_instance_index      ; 0                ; Signed Integer                                                  ;
; sld_ir_width            ; 8                ; Signed Integer                                                  ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                  ;
; sld_sim_action          ; UNUSED           ; String                                                          ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                  ;
; lpm_type                ; sld_virtual_jtag ; String                                                          ;
; lpm_hint                ; UNUSED           ; String                                                          ;
+-------------------------+------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lcd:inst_lcd|UsbPort:instance_UsbPort"                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; inputport     ; Input  ; Info     ; Stuck at GND                                                                        ;
; outputport[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outputport[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UsbPort:usbPortVHD"                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; outputport[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|register_2bits:Reg" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                  ;
; en   ; Input ; Info     ; Stuck at VCC                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|register_2bits:instance_registry_2bits|FFD:FFD2" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|register_2bits:instance_registry_2bits|FFD:FFD1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|register_2bits:instance_registry_2bits" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at VCC                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|adder_2bits:instance_adder_2bits" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+
; b[1]      ; Input  ; Info     ; Stuck at GND                                                                           ;
; b[0]      ; Input  ; Info     ; Stuck at VCC                                                                           ;
; carry_in  ; Input  ; Info     ; Stuck at GND                                                                           ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Key_decode:keydecode|key_scanner:keyscan|counter:Contador" ;
+------------------------+-------+----------+-------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                   ;
+------------------------+-------+----------+-------------------------------------------+
; parallel_load_flag     ; Input ; Info     ; Stuck at GND                              ;
; parallel_load_value[1] ; Input ; Info     ; Stuck at GND                              ;
; parallel_load_value[0] ; Input ; Info     ; Stuck at VCC                              ;
+------------------------+-------+----------+-------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Apr 01 16:23:35 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off roulette -c roulette
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/penc/priority_encoder.vhd
    Info (12022): Found design unit 1: priority_encoder-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/PENC/priority_encoder.vhd Line: 16
    Info (12023): Found entity 1: priority_encoder File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/PENC/priority_encoder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/penc/partial_priority_encoder.vhd
    Info (12022): Found design unit 1: partial_priority_encoder-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/PENC/partial_priority_encoder.vhd Line: 16
    Info (12023): Found entity 1: partial_priority_encoder File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/PENC/partial_priority_encoder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/penc/mux_2x1_penc.vhd
    Info (12022): Found design unit 1: mux_2x1_penc-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/PENC/mux_2x1_penc.vhd Line: 21
    Info (12023): Found entity 1: mux_2x1_penc File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/PENC/mux_2x1_penc.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/dec/decoder_2x4.vhd
    Info (12022): Found design unit 1: decoder_2x4-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/DEC/decoder_2x4.vhd Line: 15
    Info (12023): Found entity 1: decoder_2x4 File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/DEC/decoder_2x4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/counter/registry_2bits_counter.vhd
    Info (12022): Found design unit 1: register_2bits_counter-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/registry_2bits_counter.vhd Line: 18
    Info (12023): Found entity 1: register_2bits_counter File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/registry_2bits_counter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/counter/registry_2bits.vhd
    Info (12022): Found design unit 1: register_2bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/registry_2bits.vhd Line: 18
    Info (12023): Found entity 1: register_2bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/registry_2bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/counter/mux2x1.vhd
    Info (12022): Found design unit 1: mux_2x1-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/MUX2x1.vhd Line: 21
    Info (12023): Found entity 1: mux_2x1 File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/MUX2x1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/counter/half_adder.vhd
    Info (12022): Found design unit 1: half_adder-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/half_adder.vhd Line: 19
    Info (12023): Found entity 1: half_adder File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/half_adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/counter/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/full_adder.vhd Line: 21
    Info (12023): Found entity 1: full_adder File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/full_adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/counter/ffd.vhd
    Info (12022): Found design unit 1: FFD-logicFunction File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/FFD.vhd Line: 17
    Info (12023): Found entity 1: FFD File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/FFD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/counter/counter.vhd
    Info (12022): Found design unit 1: counter-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/counter.vhd Line: 19
    Info (12023): Found entity 1: counter File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/counter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/counter/adder_2bits.vhd
    Info (12022): Found design unit 1: adder_2bits-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/adder_2bits.vhd Line: 19
    Info (12023): Found entity 1: adder_2bits File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/adder_2bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_scanner/key_scanner.vhd
    Info (12022): Found design unit 1: key_scanner-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/key_scanner.vhd Line: 21
    Info (12023): Found entity 1: key_scanner File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/key_scanner.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/key_decode.vhd
    Info (12022): Found design unit 1: Key_decode-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/Key_decode.vhd Line: 17
    Info (12023): Found entity 1: Key_decode File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/Key_decode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file roulette.vhd
    Info (12022): Found design unit 1: roulette-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 23
    Info (12023): Found entity 1: roulette File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file usbport.vhd
    Info (12022): Found design unit 1: UsbPort-bdf_type File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 33
    Info (12023): Found entity 1: UsbPort File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file testbench/keyscannertb.vhd
    Info (12022): Found design unit 1: Key_Scanner_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/testbench/KeyScannerTb.vhd Line: 7
    Info (12023): Found entity 1: Key_Scanner_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/testbench/KeyScannerTb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbench/keycontrol_tb.vhd
    Info (12022): Found design unit 1: KeyControl_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/testbench/KeyControl_tb.vhd Line: 7
    Info (12023): Found entity 1: KeyControl_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/testbench/KeyControl_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbench/key_decode_tb.vhd
    Info (12022): Found design unit 1: Key_decode_tb-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/testbench/Key_decode_tb.vhd Line: 7
    Info (12023): Found entity 1: Key_decode_tb File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/testbench/Key_decode_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_decode/keycontrol/keycontrol.vhd
    Info (12022): Found design unit 1: KeyControl-behavioral File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KeyControl/KeyControl.vhd Line: 19
    Info (12023): Found entity 1: KeyControl File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KeyControl/KeyControl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lcd/lcd.vhd
    Info (12022): Found design unit 1: Lcd-structural File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/LCD/Lcd.vhd Line: 12
    Info (12023): Found entity 1: Lcd File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/LCD/Lcd.vhd Line: 4
Info (12127): Elaborating entity "roulette" for the top level hierarchy
Critical Warning (10920): VHDL Incomplete Partial Association warning at roulette.vhd(78): port or argument "inputPort" has 3/8 unassociated elements File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 78
Critical Warning (10920): VHDL Incomplete Partial Association warning at roulette.vhd(78): port or argument "outputPort" has 1/8 unassociated elements File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 78
Info (12128): Elaborating entity "Key_decode" for hierarchy "Key_decode:keydecode" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 68
Info (12128): Elaborating entity "key_scanner" for hierarchy "Key_decode:keydecode|key_scanner:keyscan" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/Key_decode.vhd Line: 55
Info (12128): Elaborating entity "counter" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|counter:Contador" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/key_scanner.vhd Line: 74
Info (12128): Elaborating entity "adder_2bits" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|adder_2bits:instance_adder_2bits" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/counter.vhd Line: 75
Info (12128): Elaborating entity "full_adder" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|adder_2bits:instance_adder_2bits|full_adder:instance_full_adder_1" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/adder_2bits.vhd Line: 47
Info (12128): Elaborating entity "half_adder" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|adder_2bits:instance_adder_2bits|full_adder:instance_full_adder_1|half_adder:instance_half_adder_1" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/full_adder.vhd Line: 48
Info (12128): Elaborating entity "mux_2x1" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|mux_2x1:instance_mux_2x1" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/counter.vhd Line: 88
Info (12128): Elaborating entity "register_2bits" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|register_2bits:instance_registry_2bits" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/counter.vhd Line: 100
Info (12128): Elaborating entity "FFD" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|counter:Contador|register_2bits:instance_registry_2bits|FFD:FFD1" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/COUNTER/registry_2bits.vhd Line: 37
Info (12128): Elaborating entity "decoder_2x4" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|decoder_2x4:Decoder" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/key_scanner.vhd Line: 83
Info (12128): Elaborating entity "priority_encoder" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|priority_encoder:Penc" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/key_scanner.vhd Line: 93
Info (12128): Elaborating entity "partial_priority_encoder" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|priority_encoder:Penc|partial_priority_encoder:PencPartial1" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/PENC/priority_encoder.vhd Line: 54
Info (12128): Elaborating entity "mux_2x1_penc" for hierarchy "Key_decode:keydecode|key_scanner:keyscan|priority_encoder:Penc|mux_2x1_penc:Mux2x1" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/KEY_SCANNER/PENC/priority_encoder.vhd Line: 81
Info (12128): Elaborating entity "KeyControl" for hierarchy "Key_decode:keydecode|KeyControl:keycontrols" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/KEY_DECODE/Key_decode.vhd Line: 65
Info (12128): Elaborating entity "UsbPort" for hierarchy "UsbPort:usbPortVHD" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 78
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 80
Info (12133): Instantiated megafunction "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst" with the following parameter: File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 80
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "8"
    Info (12134): Parameter "sld_sim_action" = "UNUSED"
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "UsbPort:usbPortVHD|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Lcd" for hierarchy "Lcd:inst_lcd" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 95
Critical Warning (10920): VHDL Incomplete Partial Association warning at Lcd.vhd(30): port or argument "outputPort" has 2/8 unassociated elements File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/LCD/Lcd.vhd Line: 30
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.04.01.16:23:44 Progress: Loading sld86bd74f0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86bd74f0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/db/ip/sld86bd74f0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/db/ip/sld86bd74f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Error (12014): Net "sig_d7_4[3]", which fans out to "D[3]", cannot be assigned more than one value File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 59
    Error (12015): Net is fed by "UsbPort:usbPortVHD|outputPort[4]" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 29
    Error (12015): Net is fed by "Lcd:inst_lcd|D[3]" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/LCD/Lcd.vhd Line: 8
Error (12014): Net "sig_d7_4[2]", which fans out to "D[2]", cannot be assigned more than one value File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 59
    Error (12015): Net is fed by "UsbPort:usbPortVHD|outputPort[3]" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 29
    Error (12015): Net is fed by "Lcd:inst_lcd|D[2]" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/LCD/Lcd.vhd Line: 8
Error (12014): Net "sig_d7_4[1]", which fans out to "D[1]", cannot be assigned more than one value File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 59
    Error (12015): Net is fed by "UsbPort:usbPortVHD|outputPort[2]" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 29
    Error (12015): Net is fed by "Lcd:inst_lcd|D[1]" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/LCD/Lcd.vhd Line: 8
Error (12014): Net "sig_d7_4[0]", which fans out to "D[0]", cannot be assigned more than one value File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 59
    Error (12015): Net is fed by "UsbPort:usbPortVHD|outputPort[1]" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 29
    Error (12015): Net is fed by "Lcd:inst_lcd|D[0]" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/LCD/Lcd.vhd Line: 8
Error (12014): Net "sig_enable", which fans out to "Enable", cannot be assigned more than one value File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 60
    Error (12015): Net is fed by "UsbPort:usbPortVHD|outputPort[7]" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 29
    Error (12015): Net is fed by "Lcd:inst_lcd|Enable" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/LCD/Lcd.vhd Line: 7
Error (12014): Net "sig_rs", which fans out to "RegisterSelector", cannot be assigned more than one value File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/roulette.vhd Line: 61
    Error (12015): Net is fed by "UsbPort:usbPortVHD|outputPort[6]" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/UsbPort.vhd Line: 29
    Error (12015): Net is fed by "Lcd:inst_lcd|RegisterSelector" File: C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/LCD/Lcd.vhd Line: 6
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 4 warnings
    Error: Peak virtual memory: 4793 megabytes
    Error: Processing ended: Tue Apr 01 16:23:52 2025
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:37


