Qflow static timing analysis logfile created on seg jan 8 23:11:21 -02 2018
Running vesta static timing analysis
vesta  NRISC_ULA.rtlnopwr.v /usr/local/share/qflow/tech/gscl45nm/gscl45nm.lib
----------------------------------------------
Vesta static timing analysis tool
(c) 2013-2017 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "gscl45nm"
End of library at line 6016
Parsing module "NRISC_ULA"
Lib Read:  Processed 6017 lines.
Verilog netlist read:  Processed 1729 lines.
Number of paths analyzed:  33

Top 20 maximum delay paths:
Path DFFPOSX1_21/CLK to output pin ULA_OUT[19] delay 167.912 ps
Path DFFPOSX1_19/CLK to output pin ULA_OUT[17] delay 167.912 ps
Path DFFPOSX1_18/CLK to output pin ULA_OUT[16] delay 167.912 ps
Path DFFPOSX1_6/CLK to output pin ULA_OUT[4] delay 167.912 ps
Path DFFPOSX1_5/CLK to output pin ULA_OUT[3] delay 167.912 ps
Path DFFPOSX1_3/CLK to output pin ULA_OUT[1] delay 167.912 ps
Path DFFPOSX1_33/CLK to output pin ULA_OUT[31] delay 167.912 ps
Path DFFPOSX1_17/CLK to output pin ULA_OUT[15] delay 167.912 ps
Path DFFPOSX1_16/CLK to output pin ULA_OUT[14] delay 167.912 ps
Path DFFPOSX1_15/CLK to output pin ULA_OUT[13] delay 167.912 ps
Path DFFPOSX1_13/CLK to output pin ULA_OUT[11] delay 167.912 ps
Path DFFPOSX1_12/CLK to output pin ULA_OUT[10] delay 167.912 ps
Path DFFPOSX1_23/CLK to output pin ULA_OUT[21] delay 167.912 ps
Path DFFPOSX1_20/CLK to output pin ULA_OUT[18] delay 167.912 ps
Path DFFPOSX1_14/CLK to output pin ULA_OUT[12] delay 167.912 ps
Path DFFPOSX1_11/CLK to output pin ULA_OUT[9] delay 167.912 ps
Path DFFPOSX1_8/CLK to output pin ULA_OUT[6] delay 167.912 ps
Path DFFPOSX1_7/CLK to output pin ULA_OUT[5] delay 167.912 ps
Path DFFPOSX1_1/CLK to output pin ULA_flags[1] delay 167.912 ps
Path DFFPOSX1_32/CLK to output pin ULA_OUT[30] delay 167.912 ps
Computed maximum clock frequency (zero slack) = 5955.49 MHz
-----------------------------------------

Number of paths analyzed:  33

Top 20 minimum delay paths:
Path DFFPOSX1_2/CLK to output pin ULA_OUT[0] delay 36.9732 ps
Path DFFPOSX1_4/CLK to output pin ULA_OUT[2] delay 36.9732 ps
Path DFFPOSX1_9/CLK to output pin ULA_OUT[7] delay 36.9732 ps
Path DFFPOSX1_10/CLK to output pin ULA_OUT[8] delay 36.9732 ps
Path DFFPOSX1_22/CLK to output pin ULA_OUT[20] delay 36.9732 ps
Path DFFPOSX1_26/CLK to output pin ULA_OUT[24] delay 36.9732 ps
Path DFFPOSX1_28/CLK to output pin ULA_OUT[26] delay 36.9732 ps
Path DFFPOSX1_24/CLK to output pin ULA_OUT[22] delay 36.9732 ps
Path DFFPOSX1_25/CLK to output pin ULA_OUT[23] delay 36.9732 ps
Path DFFPOSX1_27/CLK to output pin ULA_OUT[25] delay 36.9732 ps
Path DFFPOSX1_29/CLK to output pin ULA_OUT[27] delay 36.9732 ps
Path DFFPOSX1_30/CLK to output pin ULA_OUT[28] delay 36.9732 ps
Path DFFPOSX1_31/CLK to output pin ULA_OUT[29] delay 36.9732 ps
Path DFFPOSX1_32/CLK to output pin ULA_OUT[30] delay 36.9732 ps
Path DFFPOSX1_1/CLK to output pin ULA_flags[1] delay 36.9732 ps
Path DFFPOSX1_7/CLK to output pin ULA_OUT[5] delay 36.9732 ps
Path DFFPOSX1_8/CLK to output pin ULA_OUT[6] delay 36.9732 ps
Path DFFPOSX1_11/CLK to output pin ULA_OUT[9] delay 36.9732 ps
Path DFFPOSX1_14/CLK to output pin ULA_OUT[12] delay 36.9732 ps
Path DFFPOSX1_20/CLK to output pin ULA_OUT[18] delay 36.9732 ps
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  66

Top 20 maximum delay paths:
Path input pin ULA_B[1] to DFFPOSX1_1/D delay 2918.3 ps
Path input pin ULA_B[1] to DFFPOSX1_2/D delay 1474.57 ps
Path input pin ULA_B[1] to DFFPOSX1_24/D delay 1417.07 ps
Path input pin ULA_B[1] to DFFPOSX1_31/D delay 1271.71 ps
Path input pin ULA_B[1] to DFFPOSX1_7/D delay 1267.86 ps
Path input pin ULA_B[1] to DFFPOSX1_23/D delay 1195.21 ps
Path input pin ULA_B[1] to DFFPOSX1_18/D delay 1156.96 ps
Path input pin ULA_B[0] to DFFPOSX1_20/D delay 1132.67 ps
Path input pin ULA_B[1] to DFFPOSX1_6/D delay 1128.23 ps
Path input pin ULA_B[4] to DFFPOSX1_8/D delay 1122.11 ps
Path input pin ULA_B[0] to DFFPOSX1_12/D delay 1079.91 ps
Path input pin ULA_B[1] to DFFPOSX1_10/D delay 1077.67 ps
Path input pin ULA_B[1] to DFFPOSX1_30/D delay 1068.01 ps
Path input pin ULA_B[1] to DFFPOSX1_13/D delay 913.571 ps
Path input pin ULA_B[4] to DFFPOSX1_28/D delay 891.259 ps
Path input pin ULA_B[1] to DFFPOSX1_14/D delay 888.834 ps
Path input pin ULA_B[0] to DFFPOSX1_5/D delay 888.359 ps
Path input pin ULA_B[0] to DFFPOSX1_11/D delay 883.953 ps
Path input pin ULA_B[1] to DFFPOSX1_4/D delay 880.348 ps
Path input pin ULA_B[1] to DFFPOSX1_16/D delay 857.58 ps
-----------------------------------------

Number of paths analyzed:  66

Top 20 minimum delay paths:
Path input pin ULA_ctrl[0] to DFFPOSX1_1/D delay -955528 ps
Path input pin ULA_ctrl[0] to DFFPOSX1_8/D delay -828.019 ps
Path input pin ULA_ctrl[0] to DFFPOSX1_4/D delay -485.873 ps
Path input pin ULA_B[1] to DFFPOSX1_24/D delay -479.248 ps
Path input pin ULA_ctrl[0] to DFFPOSX1_3/D delay -321.394 ps
Path input pin ULA_ctrl[0] to DFFPOSX1_6/D delay -286.562 ps
Path input pin ULA_ctrl[0] to DFFPOSX1_7/D delay -268.433 ps
Path input pin ULA_ctrl[0] to DFFPOSX1_5/D delay -266.581 ps
Path input pin ULA_B[1] to DFFPOSX1_20/D delay -132.847 ps
Path input pin ULA_B[1] to DFFPOSX1_33/D delay -109.524 ps
Path input pin ULA_B[1] to DFFPOSX1_22/D delay 33.6517 ps
Path input pin clk to DFFPOSX1_23/CLK delay 45.2472 ps
Path input pin clk to DFFPOSX1_20/CLK delay 45.2472 ps
Path input pin clk to DFFPOSX1_14/CLK delay 45.2472 ps
Path input pin clk to DFFPOSX1_11/CLK delay 45.2472 ps
Path input pin clk to DFFPOSX1_8/CLK delay 45.2472 ps
Path input pin clk to DFFPOSX1_7/CLK delay 45.2472 ps
Path input pin clk to DFFPOSX1_1/CLK delay 45.2472 ps
Path input pin clk to DFFPOSX1_32/CLK delay 45.2472 ps
Path input pin clk to DFFPOSX1_31/CLK delay 45.2472 ps
-----------------------------------------

