// Seed: 1263620784
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  supply1 id_6 = {id_2{1 & 1}}, id_7;
  assign id_1 = id_6 + id_6 - id_2;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  uwire id_3,
    output wor   id_4,
    output wor   id_5,
    input  uwire id_6
);
  assign id_4 = 1'b0;
  tri id_8;
  assign id_8 = 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8
  );
endmodule
