//Clears the ram in 3ms
module clear_ram(input logic Clk, beginClear
						output logic complete,
						output logic [19:0] addr,
						);
enum logic{
	waiting,
	clearing
} state, next_state;

logic [19:0] counter;

always_ff @(posedge Clk) begin
	if(state == clearing)
		counter++;
	else if (state == waiting)
		counter = 20'b0;
	state <= next_state
end
endmodule : clear_ram