Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 16 16:00:16 2023
| Host         : LAPTOP-L5E1O48L running 64-bit major release  (build 9200)
| Command      : report_methodology -file completeAssembly_methodology_drc_routed.rpt -pb completeAssembly_methodology_drc_routed.pb -rpx completeAssembly_methodology_drc_routed.rpx
| Design       : completeAssembly
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1          |
| TIMING-20 | Warning  | Non-clocked latch            | 1          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell behavioral1/Fout_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) behavioral1/Fout_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch behavioral1/Fout_reg cannot be properly analyzed as its control pin behavioral1/Fout_reg/G is not reached by a timing clock
Related violations: <none>


