# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# EPC.v  transcript              
vlog EPC.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:02:34 on Sep 03,2025
# vlog -reportprogress 300 EPC.v "+acc" 
# -- Compiling module EPC
# ** Error: (vlog-13069) EPC.v(10): near "initial": syntax error, unexpected initial, expecting class.
# End time: 16:02:35 on Sep 03,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog EPC.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:05:03 on Sep 03,2025
# vlog -reportprogress 300 EPC.v "+acc" 
# -- Compiling module EPC
# -- Compiling module EPC_tb
# 
# Top level modules:
# 	EPC_tb
# End time: 16:05:03 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim EPC_tb
# vsim EPC_tb 
# Start time: 16:05:20 on Sep 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.EPC_tb(fast)
# Loading work.EPC(fast)
add wave *
run -all
# a=0 b=1 c=1 pb=1 pc=0 Time=                   0
vlog EPC.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:06:13 on Sep 03,2025
# vlog -reportprogress 300 EPC.v "+acc" 
# -- Compiling module EPC
# -- Compiling module EPC_tb
# 
# Top level modules:
# 	EPC_tb
# End time: 16:06:13 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim EPC_tb
# End time: 16:06:22 on Sep 03,2025, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim EPC_tb 
# Start time: 16:06:22 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.EPC_tb(fast)
# Loading work.EPC(fast)
run -all
# a=0 b=1 c=1 pb=1 pc=0 Time=                   0
# a=1 b=1 c=1 pb=0 pc=0 Time=                  10
# a=1 b=1 c=0 pb=1 pc=0 Time=                  20
# a=1 b=0 c=1 pb=0 pc=0 Time=                  30
# a=1 b=0 c=1 pb=1 pc=0 Time=                  40
# a=0 b=1 c=0 pb=0 pc=0 Time=                  50
# a=0 b=1 c=0 pb=1 pc=0 Time=                  60
# a=1 b=1 c=1 pb=0 pc=0 Time=                  70
# a=0 b=0 c=0 pb=1 pc=0 Time=                  80
# a=0 b=1 c=1 pb=1 pc=0 Time=                  90
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# EPC.v  qverilog.log  transcript  vsim.wlf  work    
vlog EPC.v 
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:16:02 on Sep 03,2025
# vlog -reportprogress 300 EPC.v 
# -- Compiling module EPC
# -- Compiling module EPC_tb
# 
# Top level modules:
# 	EPC_tb
# End time: 19:16:02 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim EPC_tb
# vsim EPC_tb 
# Start time: 19:16:37 on Sep 03,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.EPC_tb(fast)
run -all
# a=0 b=1 c=1 pb=1 pc=0 Time=                   0
# a=1 b=1 c=1 pb=0 pc=0 Time=                  10
# a=1 b=1 c=0 pb=1 pc=0 Time=                  20
# a=1 b=0 c=1 pb=0 pc=0 Time=                  30
# a=1 b=0 c=1 pb=1 pc=0 Time=                  40
# a=0 b=1 c=0 pb=0 pc=0 Time=                  50
# a=0 b=1 c=0 pb=1 pc=0 Time=                  60
# a=1 b=1 c=1 pb=0 pc=0 Time=                  70
# a=0 b=0 c=0 pb=1 pc=0 Time=                  80
# a=0 b=1 c=1 pb=1 pc=0 Time=                  90
vlog EPC.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:17:14 on Sep 03,2025
# vlog -reportprogress 300 EPC.v "+acc" 
# -- Compiling module EPC
# -- Compiling module EPC_tb
# 
# Top level modules:
# 	EPC_tb
# End time: 19:17:14 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim EPC_tb
# End time: 19:17:19 on Sep 03,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim EPC_tb 
# Start time: 19:17:19 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.EPC_tb(fast)
# Loading work.EPC(fast)
add wave *
run -all
# a=0 b=1 c=1 pb=1 pc=0 Time=                   0
# a=1 b=1 c=1 pb=0 pc=0 Time=                  10
# a=1 b=1 c=0 pb=1 pc=0 Time=                  20
# a=1 b=0 c=1 pb=0 pc=0 Time=                  30
# a=1 b=0 c=1 pb=1 pc=0 Time=                  40
# a=0 b=1 c=0 pb=0 pc=0 Time=                  50
# a=0 b=1 c=0 pb=1 pc=0 Time=                  60
# a=1 b=1 c=1 pb=0 pc=0 Time=                  70
# a=0 b=0 c=0 pb=1 pc=0 Time=                  80
# a=0 b=1 c=1 pb=1 pc=0 Time=                  90
vlog EPC.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:23:40 on Sep 03,2025
# vlog -reportprogress 300 EPC.v "+acc" 
# -- Compiling module EPC
# -- Compiling module EPC_tb
# 
# Top level modules:
# 	EPC_tb
# End time: 19:23:40 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim EPC_tb
# End time: 19:23:44 on Sep 03,2025, Elapsed time: 0:06:25
# Errors: 0, Warnings: 0
# vsim EPC_tb 
# Start time: 19:23:44 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.EPC_tb(fast)
# Loading work.EPC(fast)
add wave *
run -all
# a=0 b=1 c=1 pb=1 pc=0 Time=                   0
# a=1 b=1 c=1 pb=0 pc=0 Time=                  10
# a=1 b=1 c=0 pb=1 pc=0 Time=                  20
# a=1 b=0 c=1 pb=0 pc=0 Time=                  30
# a=1 b=0 c=1 pb=1 pc=0 Time=                  40
# a=0 b=1 c=0 pb=0 pc=0 Time=                  50
# a=0 b=1 c=0 pb=1 pc=0 Time=                  60
# a=1 b=1 c=1 pb=0 pc=0 Time=                  70
# a=0 b=0 c=0 pb=1 pc=0 Time=                  80
# a=0 b=1 c=1 pb=1 pc=0 Time=                  90
vlog EPC.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:24:53 on Sep 03,2025
# vlog -reportprogress 300 EPC.v "+acc" 
# -- Compiling module EPC
# -- Compiling module EPC_tb
# 
# Top level modules:
# 	EPC_tb
# End time: 19:24:53 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim EPC_tb
# End time: 19:24:55 on Sep 03,2025, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim EPC_tb 
# Start time: 19:24:55 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.EPC_tb(fast)
# Loading work.EPC(fast)
add wave *
run -all
# a=0 b=1 c=1 pb=1 pc=1 Time=                   0
# a=1 b=1 c=1 pb=0 pc=1 Time=                  10
# a=1 b=1 c=0 pb=1 pc=1 Time=                  20
# a=1 b=0 c=1 pb=0 pc=0 Time=                  30
# a=1 b=0 c=1 pb=1 pc=1 Time=                  40
# a=0 b=1 c=0 pb=0 pc=1 Time=                  50
# a=0 b=1 c=0 pb=1 pc=0 Time=                  60
# a=1 b=1 c=1 pb=0 pc=1 Time=                  70
# a=0 b=0 c=0 pb=1 pc=1 Time=                  80
# a=0 b=1 c=1 pb=1 pc=1 Time=                  90
quit -sim
# End time: 19:26:07 on Sep 03,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
