
module priority_enc_tb();
	reg [7:0]i;
	wire valid;
	wire [2:0]y;
	integer k;

	priority_en DUT(.i(i),.valid(valid),.y(y));

	initial
		begin
			for(k=0;k<256;k=k+1)
			begin
			i=k;
			#10;
			end
				
		end
endmodule
