# Tandem
**Xilinx ZYNQ 7000 based compute module.**

**Hardware peripherals:**
1. 2 X DDR3L (16-bit wide data bus)
2. 8 Gb of eMMC
3. 1 X Gigabit Ethernet
4. 1 X USB 2.0 (USB On-the-go compatible)
5. JTAG interface.

**Power architecture:**

1. 5VDC 2A input
2. 4 X Buck converters at different voltage output levels.

**Other features:**
1. 2 X Mezzanine connectors to break out most of the I/O from the ZYNQ 7000.

_As the final deliverable to complete FEDEVEL: High Speed Digital Hardware Design course by instructor Phil Salmony._

Front

<img width="795" height="564" alt="image" src="https://github.com/user-attachments/assets/dad30d31-ed39-4bdc-b585-553b54545ddd" />

Back

<img width="762" height="564" alt="image" src="https://github.com/user-attachments/assets/389d7ed5-5b39-48fc-bd46-af98ceaedce5" />

# Crosstalk verification (work in progress)

<img width="1107" height="257" alt="image" src="https://github.com/user-attachments/assets/c36eaf12-419a-498e-9522-740d7f5a260d" />

<img width="780" height="412" alt="image" src="https://github.com/user-attachments/assets/e5560622-15a3-4f4b-a12f-74a8d096a200" />

<img width="1103" height="525" alt="image" src="https://github.com/user-attachments/assets/078113b0-bf0b-4bd0-941c-a8f710a232f6" />

<img width="735" height="383" alt="image" src="https://github.com/user-attachments/assets/1795a6c5-f55d-49fa-91cd-4898e94a7fb4" />

# Some views of the copper layers

<img width="1180" height="857" alt="image" src="https://github.com/user-attachments/assets/2a90e0fe-653a-403d-8aaf-c53fe55d8f71" />

<img width="1174" height="855" alt="image" src="https://github.com/user-attachments/assets/49087f6a-c42f-45ef-8432-3d9793129d63" />



