
Lab7_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001158  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080012ec  080012ec  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080012ec  080012ec  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  080012ec  080012ec  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  080012ec  080012ec  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012ec  080012ec  000112ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080012f0  080012f0  000112f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  080012f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000028  0800131c  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000050  0800131c  00020050  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004f38  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000b75  00000000  00000000  00024f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000700  00000000  00000000  00025b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000688  00000000  00000000  00026208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000d67e  00000000  00000000  00026890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000034a5  00000000  00000000  00033f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00042c95  00000000  00000000  000373b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000ce  00000000  00000000  0007a048  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f00  00000000  00000000  0007a118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000028 	.word	0x20000028
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080012d4 	.word	0x080012d4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	2000002c 	.word	0x2000002c
 80001d0:	080012d4 	.word	0x080012d4

080001d4 <Timer_Config>:
void delay_ms(uint32_t milliseconds){
	for(int i =0; i < milliseconds; i++){
		for(int j = 0; j < 5000; j++);
	}
}
void Timer_Config(void){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b08a      	sub	sp, #40	; 0x28
 80001d8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_ICInitTypeDef TIM_ICIbitStrcuture;
	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80001da:	2101      	movs	r1, #1
 80001dc:	2002      	movs	r0, #2
 80001de:	f000 fc43 	bl	8000a68 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80001e2:	2302      	movs	r3, #2
 80001e4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80001e8:	2300      	movs	r3, #0
 80001ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_Speed =  GPIO_Speed_100MHz;
 80001ee:	2303      	movs	r3, #3
 80001f0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80001f4:	2300      	movs	r3, #0
 80001f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource3, GPIO_AF_TIM2);
 80001fa:	2201      	movs	r2, #1
 80001fc:	2103      	movs	r1, #3
 80001fe:	4827      	ldr	r0, [pc, #156]	; (800029c <Timer_Config+0xc8>)
 8000200:	f000 fb40 	bl	8000884 <GPIO_PinAFConfig>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 8000204:	2308      	movs	r3, #8
 8000206:	623b      	str	r3, [r7, #32]

	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000208:	f107 0320 	add.w	r3, r7, #32
 800020c:	4619      	mov	r1, r3
 800020e:	4823      	ldr	r0, [pc, #140]	; (800029c <Timer_Config+0xc8>)
 8000210:	f000 faaa 	bl	8000768 <GPIO_Init>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000214:	2101      	movs	r1, #1
 8000216:	2001      	movs	r0, #1
 8000218:	f000 fc46 	bl	8000aa8 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800021c:	2300      	movs	r3, #0
 800021e:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_Prescaler = 41999;
 8000220:	f24a 430f 	movw	r3, #41999	; 0xa40f
 8000224:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 8000226:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800022a:	61bb      	str	r3, [r7, #24]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800022c:	2300      	movs	r3, #0
 800022e:	83bb      	strh	r3, [r7, #28]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 8000230:	2300      	movs	r3, #0
 8000232:	77bb      	strb	r3, [r7, #30]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000234:	f107 0314 	add.w	r3, r7, #20
 8000238:	4619      	mov	r1, r3
 800023a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800023e:	f000 fc53 	bl	8000ae8 <TIM_TimeBaseInit>
	//TIM_Cmd(TIM2, ENABLE);

	TIM_ICIbitStrcuture.TIM_Channel  = TIM_Channel_2;
 8000242:	2304      	movs	r3, #4
 8000244:	813b      	strh	r3, [r7, #8]
	TIM_ICIbitStrcuture.TIM_ICPolarity = TIM_ICPolarity_BothEdge;
 8000246:	230a      	movs	r3, #10
 8000248:	817b      	strh	r3, [r7, #10]
	TIM_ICIbitStrcuture.TIM_ICSelection = TIM_ICSelection_DirectTI;
 800024a:	2301      	movs	r3, #1
 800024c:	81bb      	strh	r3, [r7, #12]
	TIM_ICIbitStrcuture.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800024e:	2300      	movs	r3, #0
 8000250:	81fb      	strh	r3, [r7, #14]
	TIM_ICIbitStrcuture.TIM_ICFilter = 0x0;
 8000252:	2300      	movs	r3, #0
 8000254:	823b      	strh	r3, [r7, #16]

	TIM_ICInit(TIM2, &TIM_ICIbitStrcuture);
 8000256:	f107 0308 	add.w	r3, r7, #8
 800025a:	4619      	mov	r1, r3
 800025c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000260:	f000 fcce 	bl	8000c00 <TIM_ICInit>

	TIM_Cmd(TIM2, ENABLE);
 8000264:	2101      	movs	r1, #1
 8000266:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800026a:	f000 fca9 	bl	8000bc0 <TIM_Cmd>

	TIM_ITConfig(TIM2, TIM_IT_CC2, ENABLE);
 800026e:	2201      	movs	r2, #1
 8000270:	2104      	movs	r1, #4
 8000272:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000276:	f000 fd97 	bl	8000da8 <TIM_ITConfig>
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 800027a:	231c      	movs	r3, #28
 800027c:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800027e:	2300      	movs	r3, #0
 8000280:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000282:	2300      	movs	r3, #0
 8000284:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000286:	2301      	movs	r3, #1
 8000288:	71fb      	strb	r3, [r7, #7]

	NVIC_Init(&NVIC_InitStructure);
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	4618      	mov	r0, r3
 800028e:	f000 fa09 	bl	80006a4 <NVIC_Init>
}
 8000292:	bf00      	nop
 8000294:	3728      	adds	r7, #40	; 0x28
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	40020400 	.word	0x40020400

080002a0 <USART2_Init>:
void USART2_Init(void){
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b086      	sub	sp, #24
 80002a4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	USART_InitTypeDef USART_InitStruct;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80002a6:	2101      	movs	r1, #1
 80002a8:	2001      	movs	r0, #1
 80002aa:	f000 fbdd 	bl	8000a68 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80002ae:	2302      	movs	r3, #2
 80002b0:	753b      	strb	r3, [r7, #20]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80002b2:	2303      	movs	r3, #3
 80002b4:	757b      	strb	r3, [r7, #21]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80002b6:	2300      	movs	r3, #0
 80002b8:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80002ba:	2301      	movs	r3, #1
 80002bc:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2;
 80002be:	2304      	movs	r3, #4
 80002c0:	613b      	str	r3, [r7, #16]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002c2:	f107 0310 	add.w	r3, r7, #16
 80002c6:	4619      	mov	r1, r3
 80002c8:	4813      	ldr	r0, [pc, #76]	; (8000318 <USART2_Init+0x78>)
 80002ca:	f000 fa4d 	bl	8000768 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);	//TX
 80002ce:	2207      	movs	r2, #7
 80002d0:	2102      	movs	r1, #2
 80002d2:	4811      	ldr	r0, [pc, #68]	; (8000318 <USART2_Init+0x78>)
 80002d4:	f000 fad6 	bl	8000884 <GPIO_PinAFConfig>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80002d8:	2101      	movs	r1, #1
 80002da:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80002de:	f000 fbe3 	bl	8000aa8 <RCC_APB1PeriphClockCmd>

	USART_InitStruct.USART_BaudRate = 9600;
 80002e2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80002e6:	603b      	str	r3, [r7, #0]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 80002e8:	2300      	movs	r3, #0
 80002ea:	80bb      	strh	r3, [r7, #4]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 80002ec:	2300      	movs	r3, #0
 80002ee:	80fb      	strh	r3, [r7, #6]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 80002f0:	2300      	movs	r3, #0
 80002f2:	813b      	strh	r3, [r7, #8]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80002f4:	2300      	movs	r3, #0
 80002f6:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_Mode = USART_Mode_Tx;
 80002f8:	2308      	movs	r3, #8
 80002fa:	817b      	strh	r3, [r7, #10]

	USART_Init(USART2, &USART_InitStruct);
 80002fc:	463b      	mov	r3, r7
 80002fe:	4619      	mov	r1, r3
 8000300:	4806      	ldr	r0, [pc, #24]	; (800031c <USART2_Init+0x7c>)
 8000302:	f000 fed7 	bl	80010b4 <USART_Init>
	USART_Cmd(USART2, ENABLE);
 8000306:	2101      	movs	r1, #1
 8000308:	4804      	ldr	r0, [pc, #16]	; (800031c <USART2_Init+0x7c>)
 800030a:	f000 ff8d 	bl	8001228 <USART_Cmd>
}
 800030e:	bf00      	nop
 8000310:	3718      	adds	r7, #24
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	40020000 	.word	0x40020000
 800031c:	40004400 	.word	0x40004400

08000320 <Check_Tim_Press>:

void Check_Tim_Press(void){
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0
	if(status == 0){
 8000324:	4b0d      	ldr	r3, [pc, #52]	; (800035c <Check_Tim_Press+0x3c>)
 8000326:	781b      	ldrb	r3, [r3, #0]
 8000328:	2b00      	cmp	r3, #0
 800032a:	d106      	bne.n	800033a <Check_Tim_Press+0x1a>
		Number_Press++;
 800032c:	4b0c      	ldr	r3, [pc, #48]	; (8000360 <Check_Tim_Press+0x40>)
 800032e:	881b      	ldrh	r3, [r3, #0]
 8000330:	3301      	adds	r3, #1
 8000332:	b29a      	uxth	r2, r3
 8000334:	4b0a      	ldr	r3, [pc, #40]	; (8000360 <Check_Tim_Press+0x40>)
 8000336:	801a      	strh	r2, [r3, #0]

	}else if(status == 1){
		check_rising = 1;
		Tim_Rising = TIM_GetCapture2(TIM2);
	}
}
 8000338:	e00e      	b.n	8000358 <Check_Tim_Press+0x38>
	}else if(status == 1){
 800033a:	4b08      	ldr	r3, [pc, #32]	; (800035c <Check_Tim_Press+0x3c>)
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2b01      	cmp	r3, #1
 8000340:	d10a      	bne.n	8000358 <Check_Tim_Press+0x38>
		check_rising = 1;
 8000342:	4b08      	ldr	r3, [pc, #32]	; (8000364 <Check_Tim_Press+0x44>)
 8000344:	2201      	movs	r2, #1
 8000346:	701a      	strb	r2, [r3, #0]
		Tim_Rising = TIM_GetCapture2(TIM2);
 8000348:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800034c:	f000 fcac 	bl	8000ca8 <TIM_GetCapture2>
 8000350:	4603      	mov	r3, r0
 8000352:	b29a      	uxth	r2, r3
 8000354:	4b04      	ldr	r3, [pc, #16]	; (8000368 <Check_Tim_Press+0x48>)
 8000356:	801a      	strh	r2, [r3, #0]
}
 8000358:	bf00      	nop
 800035a:	bd80      	pop	{r7, pc}
 800035c:	20000000 	.word	0x20000000
 8000360:	20000048 	.word	0x20000048
 8000364:	20000044 	.word	0x20000044
 8000368:	20000046 	.word	0x20000046

0800036c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void){
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM2, TIM_IT_CC2)){
 8000370:	2104      	movs	r1, #4
 8000372:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000376:	f000 fd3b 	bl	8000df0 <TIM_GetITStatus>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d008      	beq.n	8000392 <TIM2_IRQHandler+0x26>
		status = 1 - status;
 8000380:	4b07      	ldr	r3, [pc, #28]	; (80003a0 <TIM2_IRQHandler+0x34>)
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	f1c3 0301 	rsb	r3, r3, #1
 8000388:	b2da      	uxtb	r2, r3
 800038a:	4b05      	ldr	r3, [pc, #20]	; (80003a0 <TIM2_IRQHandler+0x34>)
 800038c:	701a      	strb	r2, [r3, #0]
		Check_Tim_Press();
 800038e:	f7ff ffc7 	bl	8000320 <Check_Tim_Press>
	}
	TIM_ClearITPendingBit(TIM2, TIM_IT_CC2);
 8000392:	2104      	movs	r1, #4
 8000394:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000398:	f000 fd54 	bl	8000e44 <TIM_ClearITPendingBit>
}
 800039c:	bf00      	nop
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	20000000 	.word	0x20000000

080003a4 <Send_NumberPress>:
static
void Send_NumberPress(void){
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
	if(status == 1 && check_rising == 1){
 80003a8:	4b1c      	ldr	r3, [pc, #112]	; (800041c <Send_NumberPress+0x78>)
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	2b01      	cmp	r3, #1
 80003ae:	d132      	bne.n	8000416 <Send_NumberPress+0x72>
 80003b0:	4b1b      	ldr	r3, [pc, #108]	; (8000420 <Send_NumberPress+0x7c>)
 80003b2:	781b      	ldrb	r3, [r3, #0]
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d12e      	bne.n	8000416 <Send_NumberPress+0x72>
		if(Tim_Update < Tim_Rising ){
 80003b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003be:	4a19      	ldr	r2, [pc, #100]	; (8000424 <Send_NumberPress+0x80>)
 80003c0:	8812      	ldrh	r2, [r2, #0]
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d20b      	bcs.n	80003de <Send_NumberPress+0x3a>
			Tim_SendData = (0xffff + Tim_Update) - Tim_Rising;
 80003c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003cc:	4a15      	ldr	r2, [pc, #84]	; (8000424 <Send_NumberPress+0x80>)
 80003ce:	8812      	ldrh	r2, [r2, #0]
 80003d0:	1a9b      	subs	r3, r3, r2
 80003d2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80003d6:	33ff      	adds	r3, #255	; 0xff
 80003d8:	4a13      	ldr	r2, [pc, #76]	; (8000428 <Send_NumberPress+0x84>)
 80003da:	6013      	str	r3, [r2, #0]
 80003dc:	e007      	b.n	80003ee <Send_NumberPress+0x4a>
		}else{
			Tim_SendData = Tim_Update - Tim_Rising;
 80003de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003e4:	4a0f      	ldr	r2, [pc, #60]	; (8000424 <Send_NumberPress+0x80>)
 80003e6:	8812      	ldrh	r2, [r2, #0]
 80003e8:	1a9b      	subs	r3, r3, r2
 80003ea:	4a0f      	ldr	r2, [pc, #60]	; (8000428 <Send_NumberPress+0x84>)
 80003ec:	6013      	str	r3, [r2, #0]
		}
		if(Tim_SendData > TimLimit_SendData){
 80003ee:	4b0e      	ldr	r3, [pc, #56]	; (8000428 <Send_NumberPress+0x84>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80003f6:	d90e      	bls.n	8000416 <Send_NumberPress+0x72>
			USART_SendData(USART2, Number_Press);
 80003f8:	4b0c      	ldr	r3, [pc, #48]	; (800042c <Send_NumberPress+0x88>)
 80003fa:	881b      	ldrh	r3, [r3, #0]
 80003fc:	4619      	mov	r1, r3
 80003fe:	480c      	ldr	r0, [pc, #48]	; (8000430 <Send_NumberPress+0x8c>)
 8000400:	f000 ff32 	bl	8001268 <USART_SendData>
			Number_Press = 0;
 8000404:	4b09      	ldr	r3, [pc, #36]	; (800042c <Send_NumberPress+0x88>)
 8000406:	2200      	movs	r2, #0
 8000408:	801a      	strh	r2, [r3, #0]
			Tim_SendData = 0;
 800040a:	4b07      	ldr	r3, [pc, #28]	; (8000428 <Send_NumberPress+0x84>)
 800040c:	2200      	movs	r2, #0
 800040e:	601a      	str	r2, [r3, #0]
			check_rising =  0;
 8000410:	4b03      	ldr	r3, [pc, #12]	; (8000420 <Send_NumberPress+0x7c>)
 8000412:	2200      	movs	r2, #0
 8000414:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000416:	bf00      	nop
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	20000000 	.word	0x20000000
 8000420:	20000044 	.word	0x20000044
 8000424:	20000046 	.word	0x20000046
 8000428:	2000004c 	.word	0x2000004c
 800042c:	20000048 	.word	0x20000048
 8000430:	40004400 	.word	0x40004400

08000434 <main>:
int main(void){
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
 8000438:	f000 f868 	bl	800050c <SystemCoreClockUpdate>
	USART2_Init();
 800043c:	f7ff ff30 	bl	80002a0 <USART2_Init>
	Timer_Config();
 8000440:	f7ff fec8 	bl	80001d4 <Timer_Config>
	while(1){
		Send_NumberPress();
 8000444:	f7ff ffae 	bl	80003a4 <Send_NumberPress>
 8000448:	e7fc      	b.n	8000444 <main+0x10>
	...

0800044c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800044c:	480d      	ldr	r0, [pc, #52]	; (8000484 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800044e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000450:	f000 f826 	bl	80004a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000454:	480c      	ldr	r0, [pc, #48]	; (8000488 <LoopForever+0x6>)
  ldr r1, =_edata
 8000456:	490d      	ldr	r1, [pc, #52]	; (800048c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000458:	4a0d      	ldr	r2, [pc, #52]	; (8000490 <LoopForever+0xe>)
  movs r3, #0
 800045a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800045c:	e002      	b.n	8000464 <LoopCopyDataInit>

0800045e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800045e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000460:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000462:	3304      	adds	r3, #4

08000464 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000464:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000466:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000468:	d3f9      	bcc.n	800045e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800046a:	4a0a      	ldr	r2, [pc, #40]	; (8000494 <LoopForever+0x12>)
  ldr r4, =_ebss
 800046c:	4c0a      	ldr	r4, [pc, #40]	; (8000498 <LoopForever+0x16>)
  movs r3, #0
 800046e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000470:	e001      	b.n	8000476 <LoopFillZerobss>

08000472 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000472:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000474:	3204      	adds	r2, #4

08000476 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000476:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000478:	d3fb      	bcc.n	8000472 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800047a:	f000 ff07 	bl	800128c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800047e:	f7ff ffd9 	bl	8000434 <main>

08000482 <LoopForever>:

LoopForever:
    b LoopForever
 8000482:	e7fe      	b.n	8000482 <LoopForever>
  ldr   r0, =_estack
 8000484:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800048c:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8000490:	080012f4 	.word	0x080012f4
  ldr r2, =_sbss
 8000494:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8000498:	20000050 	.word	0x20000050

0800049c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800049c:	e7fe      	b.n	800049c <ADC_IRQHandler>
	...

080004a0 <SystemInit>:
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
 80004a4:	4b16      	ldr	r3, [pc, #88]	; (8000500 <SystemInit+0x60>)
 80004a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004aa:	4a15      	ldr	r2, [pc, #84]	; (8000500 <SystemInit+0x60>)
 80004ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80004b4:	4b13      	ldr	r3, [pc, #76]	; (8000504 <SystemInit+0x64>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a12      	ldr	r2, [pc, #72]	; (8000504 <SystemInit+0x64>)
 80004ba:	f043 0301 	orr.w	r3, r3, #1
 80004be:	6013      	str	r3, [r2, #0]
 80004c0:	4b10      	ldr	r3, [pc, #64]	; (8000504 <SystemInit+0x64>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	609a      	str	r2, [r3, #8]
 80004c6:	4b0f      	ldr	r3, [pc, #60]	; (8000504 <SystemInit+0x64>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	4a0e      	ldr	r2, [pc, #56]	; (8000504 <SystemInit+0x64>)
 80004cc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004d4:	6013      	str	r3, [r2, #0]
 80004d6:	4b0b      	ldr	r3, [pc, #44]	; (8000504 <SystemInit+0x64>)
 80004d8:	4a0b      	ldr	r2, [pc, #44]	; (8000508 <SystemInit+0x68>)
 80004da:	605a      	str	r2, [r3, #4]
 80004dc:	4b09      	ldr	r3, [pc, #36]	; (8000504 <SystemInit+0x64>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a08      	ldr	r2, [pc, #32]	; (8000504 <SystemInit+0x64>)
 80004e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004e6:	6013      	str	r3, [r2, #0]
 80004e8:	4b06      	ldr	r3, [pc, #24]	; (8000504 <SystemInit+0x64>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	60da      	str	r2, [r3, #12]
 80004ee:	f000 f889 	bl	8000604 <SetSysClock>
 80004f2:	4b03      	ldr	r3, [pc, #12]	; (8000500 <SystemInit+0x60>)
 80004f4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80004f8:	609a      	str	r2, [r3, #8]
 80004fa:	bf00      	nop
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	e000ed00 	.word	0xe000ed00
 8000504:	40023800 	.word	0x40023800
 8000508:	24003010 	.word	0x24003010

0800050c <SystemCoreClockUpdate>:
 800050c:	b480      	push	{r7}
 800050e:	b087      	sub	sp, #28
 8000510:	af00      	add	r7, sp, #0
 8000512:	2300      	movs	r3, #0
 8000514:	613b      	str	r3, [r7, #16]
 8000516:	2300      	movs	r3, #0
 8000518:	617b      	str	r3, [r7, #20]
 800051a:	2302      	movs	r3, #2
 800051c:	60fb      	str	r3, [r7, #12]
 800051e:	2300      	movs	r3, #0
 8000520:	60bb      	str	r3, [r7, #8]
 8000522:	2302      	movs	r3, #2
 8000524:	607b      	str	r3, [r7, #4]
 8000526:	4b32      	ldr	r3, [pc, #200]	; (80005f0 <SystemCoreClockUpdate+0xe4>)
 8000528:	689b      	ldr	r3, [r3, #8]
 800052a:	f003 030c 	and.w	r3, r3, #12
 800052e:	613b      	str	r3, [r7, #16]
 8000530:	693b      	ldr	r3, [r7, #16]
 8000532:	2b04      	cmp	r3, #4
 8000534:	d007      	beq.n	8000546 <SystemCoreClockUpdate+0x3a>
 8000536:	2b08      	cmp	r3, #8
 8000538:	d009      	beq.n	800054e <SystemCoreClockUpdate+0x42>
 800053a:	2b00      	cmp	r3, #0
 800053c:	d13d      	bne.n	80005ba <SystemCoreClockUpdate+0xae>
 800053e:	4b2d      	ldr	r3, [pc, #180]	; (80005f4 <SystemCoreClockUpdate+0xe8>)
 8000540:	4a2d      	ldr	r2, [pc, #180]	; (80005f8 <SystemCoreClockUpdate+0xec>)
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	e03d      	b.n	80005c2 <SystemCoreClockUpdate+0xb6>
 8000546:	4b2b      	ldr	r3, [pc, #172]	; (80005f4 <SystemCoreClockUpdate+0xe8>)
 8000548:	4a2c      	ldr	r2, [pc, #176]	; (80005fc <SystemCoreClockUpdate+0xf0>)
 800054a:	601a      	str	r2, [r3, #0]
 800054c:	e039      	b.n	80005c2 <SystemCoreClockUpdate+0xb6>
 800054e:	4b28      	ldr	r3, [pc, #160]	; (80005f0 <SystemCoreClockUpdate+0xe4>)
 8000550:	685b      	ldr	r3, [r3, #4]
 8000552:	0d9b      	lsrs	r3, r3, #22
 8000554:	f003 0301 	and.w	r3, r3, #1
 8000558:	60bb      	str	r3, [r7, #8]
 800055a:	4b25      	ldr	r3, [pc, #148]	; (80005f0 <SystemCoreClockUpdate+0xe4>)
 800055c:	685b      	ldr	r3, [r3, #4]
 800055e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000562:	607b      	str	r3, [r7, #4]
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	2b00      	cmp	r3, #0
 8000568:	d00c      	beq.n	8000584 <SystemCoreClockUpdate+0x78>
 800056a:	4a24      	ldr	r2, [pc, #144]	; (80005fc <SystemCoreClockUpdate+0xf0>)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000572:	4a1f      	ldr	r2, [pc, #124]	; (80005f0 <SystemCoreClockUpdate+0xe4>)
 8000574:	6852      	ldr	r2, [r2, #4]
 8000576:	0992      	lsrs	r2, r2, #6
 8000578:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800057c:	fb02 f303 	mul.w	r3, r2, r3
 8000580:	617b      	str	r3, [r7, #20]
 8000582:	e00b      	b.n	800059c <SystemCoreClockUpdate+0x90>
 8000584:	4a1c      	ldr	r2, [pc, #112]	; (80005f8 <SystemCoreClockUpdate+0xec>)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	fbb2 f3f3 	udiv	r3, r2, r3
 800058c:	4a18      	ldr	r2, [pc, #96]	; (80005f0 <SystemCoreClockUpdate+0xe4>)
 800058e:	6852      	ldr	r2, [r2, #4]
 8000590:	0992      	lsrs	r2, r2, #6
 8000592:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000596:	fb02 f303 	mul.w	r3, r2, r3
 800059a:	617b      	str	r3, [r7, #20]
 800059c:	4b14      	ldr	r3, [pc, #80]	; (80005f0 <SystemCoreClockUpdate+0xe4>)
 800059e:	685b      	ldr	r3, [r3, #4]
 80005a0:	0c1b      	lsrs	r3, r3, #16
 80005a2:	f003 0303 	and.w	r3, r3, #3
 80005a6:	3301      	adds	r3, #1
 80005a8:	005b      	lsls	r3, r3, #1
 80005aa:	60fb      	str	r3, [r7, #12]
 80005ac:	697a      	ldr	r2, [r7, #20]
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80005b4:	4a0f      	ldr	r2, [pc, #60]	; (80005f4 <SystemCoreClockUpdate+0xe8>)
 80005b6:	6013      	str	r3, [r2, #0]
 80005b8:	e003      	b.n	80005c2 <SystemCoreClockUpdate+0xb6>
 80005ba:	4b0e      	ldr	r3, [pc, #56]	; (80005f4 <SystemCoreClockUpdate+0xe8>)
 80005bc:	4a0e      	ldr	r2, [pc, #56]	; (80005f8 <SystemCoreClockUpdate+0xec>)
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	bf00      	nop
 80005c2:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <SystemCoreClockUpdate+0xe4>)
 80005c4:	689b      	ldr	r3, [r3, #8]
 80005c6:	091b      	lsrs	r3, r3, #4
 80005c8:	f003 030f 	and.w	r3, r3, #15
 80005cc:	4a0c      	ldr	r2, [pc, #48]	; (8000600 <SystemCoreClockUpdate+0xf4>)
 80005ce:	5cd3      	ldrb	r3, [r2, r3]
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	613b      	str	r3, [r7, #16]
 80005d4:	4b07      	ldr	r3, [pc, #28]	; (80005f4 <SystemCoreClockUpdate+0xe8>)
 80005d6:	681a      	ldr	r2, [r3, #0]
 80005d8:	693b      	ldr	r3, [r7, #16]
 80005da:	fa22 f303 	lsr.w	r3, r2, r3
 80005de:	4a05      	ldr	r2, [pc, #20]	; (80005f4 <SystemCoreClockUpdate+0xe8>)
 80005e0:	6013      	str	r3, [r2, #0]
 80005e2:	bf00      	nop
 80005e4:	371c      	adds	r7, #28
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	40023800 	.word	0x40023800
 80005f4:	20000004 	.word	0x20000004
 80005f8:	00f42400 	.word	0x00f42400
 80005fc:	017d7840 	.word	0x017d7840
 8000600:	20000008 	.word	0x20000008

08000604 <SetSysClock>:
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
 8000608:	4b22      	ldr	r3, [pc, #136]	; (8000694 <SetSysClock+0x90>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060c:	4a21      	ldr	r2, [pc, #132]	; (8000694 <SetSysClock+0x90>)
 800060e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000612:	6413      	str	r3, [r2, #64]	; 0x40
 8000614:	4b20      	ldr	r3, [pc, #128]	; (8000698 <SetSysClock+0x94>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a1f      	ldr	r2, [pc, #124]	; (8000698 <SetSysClock+0x94>)
 800061a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800061e:	6013      	str	r3, [r2, #0]
 8000620:	4b1c      	ldr	r3, [pc, #112]	; (8000694 <SetSysClock+0x90>)
 8000622:	4a1c      	ldr	r2, [pc, #112]	; (8000694 <SetSysClock+0x90>)
 8000624:	689b      	ldr	r3, [r3, #8]
 8000626:	6093      	str	r3, [r2, #8]
 8000628:	4b1a      	ldr	r3, [pc, #104]	; (8000694 <SetSysClock+0x90>)
 800062a:	4a1a      	ldr	r2, [pc, #104]	; (8000694 <SetSysClock+0x90>)
 800062c:	689b      	ldr	r3, [r3, #8]
 800062e:	6093      	str	r3, [r2, #8]
 8000630:	4b18      	ldr	r3, [pc, #96]	; (8000694 <SetSysClock+0x90>)
 8000632:	689b      	ldr	r3, [r3, #8]
 8000634:	4a17      	ldr	r2, [pc, #92]	; (8000694 <SetSysClock+0x90>)
 8000636:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800063a:	6093      	str	r3, [r2, #8]
 800063c:	4b15      	ldr	r3, [pc, #84]	; (8000694 <SetSysClock+0x90>)
 800063e:	4a17      	ldr	r2, [pc, #92]	; (800069c <SetSysClock+0x98>)
 8000640:	605a      	str	r2, [r3, #4]
 8000642:	4b14      	ldr	r3, [pc, #80]	; (8000694 <SetSysClock+0x90>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a13      	ldr	r2, [pc, #76]	; (8000694 <SetSysClock+0x90>)
 8000648:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800064c:	6013      	str	r3, [r2, #0]
 800064e:	bf00      	nop
 8000650:	4b10      	ldr	r3, [pc, #64]	; (8000694 <SetSysClock+0x90>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000658:	2b00      	cmp	r3, #0
 800065a:	d0f9      	beq.n	8000650 <SetSysClock+0x4c>
 800065c:	4b10      	ldr	r3, [pc, #64]	; (80006a0 <SetSysClock+0x9c>)
 800065e:	f240 6202 	movw	r2, #1538	; 0x602
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	4b0b      	ldr	r3, [pc, #44]	; (8000694 <SetSysClock+0x90>)
 8000666:	689b      	ldr	r3, [r3, #8]
 8000668:	4a0a      	ldr	r2, [pc, #40]	; (8000694 <SetSysClock+0x90>)
 800066a:	f023 0303 	bic.w	r3, r3, #3
 800066e:	6093      	str	r3, [r2, #8]
 8000670:	4b08      	ldr	r3, [pc, #32]	; (8000694 <SetSysClock+0x90>)
 8000672:	689b      	ldr	r3, [r3, #8]
 8000674:	4a07      	ldr	r2, [pc, #28]	; (8000694 <SetSysClock+0x90>)
 8000676:	f043 0302 	orr.w	r3, r3, #2
 800067a:	6093      	str	r3, [r2, #8]
 800067c:	bf00      	nop
 800067e:	4b05      	ldr	r3, [pc, #20]	; (8000694 <SetSysClock+0x90>)
 8000680:	689b      	ldr	r3, [r3, #8]
 8000682:	f003 030c 	and.w	r3, r3, #12
 8000686:	2b08      	cmp	r3, #8
 8000688:	d1f9      	bne.n	800067e <SetSysClock+0x7a>
 800068a:	bf00      	nop
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr
 8000694:	40023800 	.word	0x40023800
 8000698:	40007000 	.word	0x40007000
 800069c:	08015410 	.word	0x08015410
 80006a0:	40023c00 	.word	0x40023c00

080006a4 <NVIC_Init>:
 80006a4:	b480      	push	{r7}
 80006a6:	b085      	sub	sp, #20
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
 80006ac:	2300      	movs	r3, #0
 80006ae:	73fb      	strb	r3, [r7, #15]
 80006b0:	2300      	movs	r3, #0
 80006b2:	73bb      	strb	r3, [r7, #14]
 80006b4:	230f      	movs	r3, #15
 80006b6:	737b      	strb	r3, [r7, #13]
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	78db      	ldrb	r3, [r3, #3]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d039      	beq.n	8000734 <NVIC_Init+0x90>
 80006c0:	4b27      	ldr	r3, [pc, #156]	; (8000760 <NVIC_Init+0xbc>)
 80006c2:	68db      	ldr	r3, [r3, #12]
 80006c4:	43db      	mvns	r3, r3
 80006c6:	0a1b      	lsrs	r3, r3, #8
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	f003 0307 	and.w	r3, r3, #7
 80006ce:	73fb      	strb	r3, [r7, #15]
 80006d0:	7bfb      	ldrb	r3, [r7, #15]
 80006d2:	f1c3 0304 	rsb	r3, r3, #4
 80006d6:	73bb      	strb	r3, [r7, #14]
 80006d8:	7b7a      	ldrb	r2, [r7, #13]
 80006da:	7bfb      	ldrb	r3, [r7, #15]
 80006dc:	fa42 f303 	asr.w	r3, r2, r3
 80006e0:	737b      	strb	r3, [r7, #13]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	785b      	ldrb	r3, [r3, #1]
 80006e6:	461a      	mov	r2, r3
 80006e8:	7bbb      	ldrb	r3, [r7, #14]
 80006ea:	fa02 f303 	lsl.w	r3, r2, r3
 80006ee:	73fb      	strb	r3, [r7, #15]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	789a      	ldrb	r2, [r3, #2]
 80006f4:	7b7b      	ldrb	r3, [r7, #13]
 80006f6:	4013      	ands	r3, r2
 80006f8:	b2da      	uxtb	r2, r3
 80006fa:	7bfb      	ldrb	r3, [r7, #15]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	73fb      	strb	r3, [r7, #15]
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	011b      	lsls	r3, r3, #4
 8000704:	73fb      	strb	r3, [r7, #15]
 8000706:	4a17      	ldr	r2, [pc, #92]	; (8000764 <NVIC_Init+0xc0>)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	4413      	add	r3, r2
 800070e:	7bfa      	ldrb	r2, [r7, #15]
 8000710:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	f003 031f 	and.w	r3, r3, #31
 800071c:	4911      	ldr	r1, [pc, #68]	; (8000764 <NVIC_Init+0xc0>)
 800071e:	687a      	ldr	r2, [r7, #4]
 8000720:	7812      	ldrb	r2, [r2, #0]
 8000722:	0952      	lsrs	r2, r2, #5
 8000724:	b2d2      	uxtb	r2, r2
 8000726:	4610      	mov	r0, r2
 8000728:	2201      	movs	r2, #1
 800072a:	fa02 f303 	lsl.w	r3, r2, r3
 800072e:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
 8000732:	e00f      	b.n	8000754 <NVIC_Init+0xb0>
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	f003 031f 	and.w	r3, r3, #31
 800073c:	4909      	ldr	r1, [pc, #36]	; (8000764 <NVIC_Init+0xc0>)
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	7812      	ldrb	r2, [r2, #0]
 8000742:	0952      	lsrs	r2, r2, #5
 8000744:	b2d2      	uxtb	r2, r2
 8000746:	4610      	mov	r0, r2
 8000748:	2201      	movs	r2, #1
 800074a:	409a      	lsls	r2, r3
 800074c:	f100 0320 	add.w	r3, r0, #32
 8000750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000754:	bf00      	nop
 8000756:	3714      	adds	r7, #20
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr
 8000760:	e000ed00 	.word	0xe000ed00
 8000764:	e000e100 	.word	0xe000e100

08000768 <GPIO_Init>:
 8000768:	b480      	push	{r7}
 800076a:	b087      	sub	sp, #28
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	6039      	str	r1, [r7, #0]
 8000772:	2300      	movs	r3, #0
 8000774:	617b      	str	r3, [r7, #20]
 8000776:	2300      	movs	r3, #0
 8000778:	613b      	str	r3, [r7, #16]
 800077a:	2300      	movs	r3, #0
 800077c:	60fb      	str	r3, [r7, #12]
 800077e:	2300      	movs	r3, #0
 8000780:	617b      	str	r3, [r7, #20]
 8000782:	e076      	b.n	8000872 <GPIO_Init+0x10a>
 8000784:	2201      	movs	r2, #1
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	fa02 f303 	lsl.w	r3, r2, r3
 800078c:	613b      	str	r3, [r7, #16]
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	693a      	ldr	r2, [r7, #16]
 8000794:	4013      	ands	r3, r2
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	68fa      	ldr	r2, [r7, #12]
 800079a:	693b      	ldr	r3, [r7, #16]
 800079c:	429a      	cmp	r2, r3
 800079e:	d165      	bne.n	800086c <GPIO_Init+0x104>
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	005b      	lsls	r3, r3, #1
 80007a8:	2103      	movs	r1, #3
 80007aa:	fa01 f303 	lsl.w	r3, r1, r3
 80007ae:	43db      	mvns	r3, r3
 80007b0:	401a      	ands	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681a      	ldr	r2, [r3, #0]
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	791b      	ldrb	r3, [r3, #4]
 80007be:	4619      	mov	r1, r3
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	fa01 f303 	lsl.w	r3, r1, r3
 80007c8:	431a      	orrs	r2, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	601a      	str	r2, [r3, #0]
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	791b      	ldrb	r3, [r3, #4]
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d003      	beq.n	80007de <GPIO_Init+0x76>
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	791b      	ldrb	r3, [r3, #4]
 80007da:	2b02      	cmp	r3, #2
 80007dc:	d12e      	bne.n	800083c <GPIO_Init+0xd4>
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	689a      	ldr	r2, [r3, #8]
 80007e2:	697b      	ldr	r3, [r7, #20]
 80007e4:	005b      	lsls	r3, r3, #1
 80007e6:	2103      	movs	r1, #3
 80007e8:	fa01 f303 	lsl.w	r3, r1, r3
 80007ec:	43db      	mvns	r3, r3
 80007ee:	401a      	ands	r2, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	689a      	ldr	r2, [r3, #8]
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	795b      	ldrb	r3, [r3, #5]
 80007fc:	4619      	mov	r1, r3
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	fa01 f303 	lsl.w	r3, r1, r3
 8000806:	431a      	orrs	r2, r3
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	685a      	ldr	r2, [r3, #4]
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	b29b      	uxth	r3, r3
 8000814:	4619      	mov	r1, r3
 8000816:	2301      	movs	r3, #1
 8000818:	408b      	lsls	r3, r1
 800081a:	43db      	mvns	r3, r3
 800081c:	401a      	ands	r2, r3
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	683a      	ldr	r2, [r7, #0]
 8000828:	7992      	ldrb	r2, [r2, #6]
 800082a:	4611      	mov	r1, r2
 800082c:	697a      	ldr	r2, [r7, #20]
 800082e:	b292      	uxth	r2, r2
 8000830:	fa01 f202 	lsl.w	r2, r1, r2
 8000834:	b292      	uxth	r2, r2
 8000836:	431a      	orrs	r2, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	68da      	ldr	r2, [r3, #12]
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	b29b      	uxth	r3, r3
 8000844:	005b      	lsls	r3, r3, #1
 8000846:	2103      	movs	r1, #3
 8000848:	fa01 f303 	lsl.w	r3, r1, r3
 800084c:	43db      	mvns	r3, r3
 800084e:	401a      	ands	r2, r3
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	60da      	str	r2, [r3, #12]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	68da      	ldr	r2, [r3, #12]
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	79db      	ldrb	r3, [r3, #7]
 800085c:	4619      	mov	r1, r3
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	fa01 f303 	lsl.w	r3, r1, r3
 8000866:	431a      	orrs	r2, r3
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	3301      	adds	r3, #1
 8000870:	617b      	str	r3, [r7, #20]
 8000872:	697b      	ldr	r3, [r7, #20]
 8000874:	2b0f      	cmp	r3, #15
 8000876:	d985      	bls.n	8000784 <GPIO_Init+0x1c>
 8000878:	bf00      	nop
 800087a:	371c      	adds	r7, #28
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr

08000884 <GPIO_PinAFConfig>:
 8000884:	b480      	push	{r7}
 8000886:	b085      	sub	sp, #20
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	460b      	mov	r3, r1
 800088e:	807b      	strh	r3, [r7, #2]
 8000890:	4613      	mov	r3, r2
 8000892:	707b      	strb	r3, [r7, #1]
 8000894:	2300      	movs	r3, #0
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	2300      	movs	r3, #0
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	787a      	ldrb	r2, [r7, #1]
 800089e:	887b      	ldrh	r3, [r7, #2]
 80008a0:	f003 0307 	and.w	r3, r3, #7
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	fa02 f303 	lsl.w	r3, r2, r3
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	887b      	ldrh	r3, [r7, #2]
 80008ae:	08db      	lsrs	r3, r3, #3
 80008b0:	b29b      	uxth	r3, r3
 80008b2:	461a      	mov	r2, r3
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	3208      	adds	r2, #8
 80008b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008bc:	887b      	ldrh	r3, [r7, #2]
 80008be:	f003 0307 	and.w	r3, r3, #7
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	210f      	movs	r1, #15
 80008c6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ca:	43db      	mvns	r3, r3
 80008cc:	8879      	ldrh	r1, [r7, #2]
 80008ce:	08c9      	lsrs	r1, r1, #3
 80008d0:	b289      	uxth	r1, r1
 80008d2:	4608      	mov	r0, r1
 80008d4:	ea02 0103 	and.w	r1, r2, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	f100 0208 	add.w	r2, r0, #8
 80008de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80008e2:	887b      	ldrh	r3, [r7, #2]
 80008e4:	08db      	lsrs	r3, r3, #3
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	461a      	mov	r2, r3
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	3208      	adds	r2, #8
 80008ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008f2:	68fa      	ldr	r2, [r7, #12]
 80008f4:	4313      	orrs	r3, r2
 80008f6:	60bb      	str	r3, [r7, #8]
 80008f8:	887b      	ldrh	r3, [r7, #2]
 80008fa:	08db      	lsrs	r3, r3, #3
 80008fc:	b29b      	uxth	r3, r3
 80008fe:	461a      	mov	r2, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	3208      	adds	r2, #8
 8000904:	68b9      	ldr	r1, [r7, #8]
 8000906:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800090a:	bf00      	nop
 800090c:	3714      	adds	r7, #20
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
	...

08000918 <RCC_GetClocksFreq>:
 8000918:	b480      	push	{r7}
 800091a:	b089      	sub	sp, #36	; 0x24
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	2300      	movs	r3, #0
 8000922:	61bb      	str	r3, [r7, #24]
 8000924:	2300      	movs	r3, #0
 8000926:	617b      	str	r3, [r7, #20]
 8000928:	2300      	movs	r3, #0
 800092a:	61fb      	str	r3, [r7, #28]
 800092c:	2302      	movs	r3, #2
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	2302      	movs	r3, #2
 8000936:	60bb      	str	r3, [r7, #8]
 8000938:	4b47      	ldr	r3, [pc, #284]	; (8000a58 <RCC_GetClocksFreq+0x140>)
 800093a:	689b      	ldr	r3, [r3, #8]
 800093c:	f003 030c 	and.w	r3, r3, #12
 8000940:	61bb      	str	r3, [r7, #24]
 8000942:	69bb      	ldr	r3, [r7, #24]
 8000944:	2b04      	cmp	r3, #4
 8000946:	d007      	beq.n	8000958 <RCC_GetClocksFreq+0x40>
 8000948:	2b08      	cmp	r3, #8
 800094a:	d009      	beq.n	8000960 <RCC_GetClocksFreq+0x48>
 800094c:	2b00      	cmp	r3, #0
 800094e:	d13d      	bne.n	80009cc <RCC_GetClocksFreq+0xb4>
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	4a42      	ldr	r2, [pc, #264]	; (8000a5c <RCC_GetClocksFreq+0x144>)
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	e03d      	b.n	80009d4 <RCC_GetClocksFreq+0xbc>
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4a41      	ldr	r2, [pc, #260]	; (8000a60 <RCC_GetClocksFreq+0x148>)
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	e039      	b.n	80009d4 <RCC_GetClocksFreq+0xbc>
 8000960:	4b3d      	ldr	r3, [pc, #244]	; (8000a58 <RCC_GetClocksFreq+0x140>)
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	0d9b      	lsrs	r3, r3, #22
 8000966:	f003 0301 	and.w	r3, r3, #1
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	4b3a      	ldr	r3, [pc, #232]	; (8000a58 <RCC_GetClocksFreq+0x140>)
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000974:	60bb      	str	r3, [r7, #8]
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d00c      	beq.n	8000996 <RCC_GetClocksFreq+0x7e>
 800097c:	4a38      	ldr	r2, [pc, #224]	; (8000a60 <RCC_GetClocksFreq+0x148>)
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	fbb2 f3f3 	udiv	r3, r2, r3
 8000984:	4a34      	ldr	r2, [pc, #208]	; (8000a58 <RCC_GetClocksFreq+0x140>)
 8000986:	6852      	ldr	r2, [r2, #4]
 8000988:	0992      	lsrs	r2, r2, #6
 800098a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800098e:	fb02 f303 	mul.w	r3, r2, r3
 8000992:	61fb      	str	r3, [r7, #28]
 8000994:	e00b      	b.n	80009ae <RCC_GetClocksFreq+0x96>
 8000996:	4a31      	ldr	r2, [pc, #196]	; (8000a5c <RCC_GetClocksFreq+0x144>)
 8000998:	68bb      	ldr	r3, [r7, #8]
 800099a:	fbb2 f3f3 	udiv	r3, r2, r3
 800099e:	4a2e      	ldr	r2, [pc, #184]	; (8000a58 <RCC_GetClocksFreq+0x140>)
 80009a0:	6852      	ldr	r2, [r2, #4]
 80009a2:	0992      	lsrs	r2, r2, #6
 80009a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80009a8:	fb02 f303 	mul.w	r3, r2, r3
 80009ac:	61fb      	str	r3, [r7, #28]
 80009ae:	4b2a      	ldr	r3, [pc, #168]	; (8000a58 <RCC_GetClocksFreq+0x140>)
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	0c1b      	lsrs	r3, r3, #16
 80009b4:	f003 0303 	and.w	r3, r3, #3
 80009b8:	3301      	adds	r3, #1
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	613b      	str	r3, [r7, #16]
 80009be:	69fa      	ldr	r2, [r7, #28]
 80009c0:	693b      	ldr	r3, [r7, #16]
 80009c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	e003      	b.n	80009d4 <RCC_GetClocksFreq+0xbc>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4a23      	ldr	r2, [pc, #140]	; (8000a5c <RCC_GetClocksFreq+0x144>)
 80009d0:	601a      	str	r2, [r3, #0]
 80009d2:	bf00      	nop
 80009d4:	4b20      	ldr	r3, [pc, #128]	; (8000a58 <RCC_GetClocksFreq+0x140>)
 80009d6:	689b      	ldr	r3, [r3, #8]
 80009d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80009dc:	61bb      	str	r3, [r7, #24]
 80009de:	69bb      	ldr	r3, [r7, #24]
 80009e0:	091b      	lsrs	r3, r3, #4
 80009e2:	61bb      	str	r3, [r7, #24]
 80009e4:	4a1f      	ldr	r2, [pc, #124]	; (8000a64 <RCC_GetClocksFreq+0x14c>)
 80009e6:	69bb      	ldr	r3, [r7, #24]
 80009e8:	4413      	add	r3, r2
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	617b      	str	r3, [r7, #20]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	40da      	lsrs	r2, r3
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	4b16      	ldr	r3, [pc, #88]	; (8000a58 <RCC_GetClocksFreq+0x140>)
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000a04:	61bb      	str	r3, [r7, #24]
 8000a06:	69bb      	ldr	r3, [r7, #24]
 8000a08:	0a9b      	lsrs	r3, r3, #10
 8000a0a:	61bb      	str	r3, [r7, #24]
 8000a0c:	4a15      	ldr	r2, [pc, #84]	; (8000a64 <RCC_GetClocksFreq+0x14c>)
 8000a0e:	69bb      	ldr	r3, [r7, #24]
 8000a10:	4413      	add	r3, r2
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	617b      	str	r3, [r7, #20]
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	685a      	ldr	r2, [r3, #4]
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	40da      	lsrs	r2, r3
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <RCC_GetClocksFreq+0x140>)
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000a2c:	61bb      	str	r3, [r7, #24]
 8000a2e:	69bb      	ldr	r3, [r7, #24]
 8000a30:	0b5b      	lsrs	r3, r3, #13
 8000a32:	61bb      	str	r3, [r7, #24]
 8000a34:	4a0b      	ldr	r2, [pc, #44]	; (8000a64 <RCC_GetClocksFreq+0x14c>)
 8000a36:	69bb      	ldr	r3, [r7, #24]
 8000a38:	4413      	add	r3, r2
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	617b      	str	r3, [r7, #20]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	685a      	ldr	r2, [r3, #4]
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	40da      	lsrs	r2, r3
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	60da      	str	r2, [r3, #12]
 8000a4c:	bf00      	nop
 8000a4e:	3724      	adds	r7, #36	; 0x24
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	40023800 	.word	0x40023800
 8000a5c:	00f42400 	.word	0x00f42400
 8000a60:	017d7840 	.word	0x017d7840
 8000a64:	20000018 	.word	0x20000018

08000a68 <RCC_AHB1PeriphClockCmd>:
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	460b      	mov	r3, r1
 8000a72:	70fb      	strb	r3, [r7, #3]
 8000a74:	78fb      	ldrb	r3, [r7, #3]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d006      	beq.n	8000a88 <RCC_AHB1PeriphClockCmd+0x20>
 8000a7a:	4b0a      	ldr	r3, [pc, #40]	; (8000aa4 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a7e:	4909      	ldr	r1, [pc, #36]	; (8000aa4 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	630b      	str	r3, [r1, #48]	; 0x30
 8000a86:	e006      	b.n	8000a96 <RCC_AHB1PeriphClockCmd+0x2e>
 8000a88:	4b06      	ldr	r3, [pc, #24]	; (8000aa4 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	4904      	ldr	r1, [pc, #16]	; (8000aa4 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a92:	4013      	ands	r3, r2
 8000a94:	630b      	str	r3, [r1, #48]	; 0x30
 8000a96:	bf00      	nop
 8000a98:	370c      	adds	r7, #12
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	40023800 	.word	0x40023800

08000aa8 <RCC_APB1PeriphClockCmd>:
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	70fb      	strb	r3, [r7, #3]
 8000ab4:	78fb      	ldrb	r3, [r7, #3]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d006      	beq.n	8000ac8 <RCC_APB1PeriphClockCmd+0x20>
 8000aba:	4b0a      	ldr	r3, [pc, #40]	; (8000ae4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000abc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000abe:	4909      	ldr	r1, [pc, #36]	; (8000ae4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	640b      	str	r3, [r1, #64]	; 0x40
 8000ac6:	e006      	b.n	8000ad6 <RCC_APB1PeriphClockCmd+0x2e>
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000aca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	43db      	mvns	r3, r3
 8000ad0:	4904      	ldr	r1, [pc, #16]	; (8000ae4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	640b      	str	r3, [r1, #64]	; 0x40
 8000ad6:	bf00      	nop
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	40023800 	.word	0x40023800

08000ae8 <TIM_TimeBaseInit>:
 8000ae8:	b480      	push	{r7}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
 8000af2:	2300      	movs	r3, #0
 8000af4:	81fb      	strh	r3, [r7, #14]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	881b      	ldrh	r3, [r3, #0]
 8000afa:	81fb      	strh	r3, [r7, #14]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4a29      	ldr	r2, [pc, #164]	; (8000ba4 <TIM_TimeBaseInit+0xbc>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d013      	beq.n	8000b2c <TIM_TimeBaseInit+0x44>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4a28      	ldr	r2, [pc, #160]	; (8000ba8 <TIM_TimeBaseInit+0xc0>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d00f      	beq.n	8000b2c <TIM_TimeBaseInit+0x44>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b12:	d00b      	beq.n	8000b2c <TIM_TimeBaseInit+0x44>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4a25      	ldr	r2, [pc, #148]	; (8000bac <TIM_TimeBaseInit+0xc4>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d007      	beq.n	8000b2c <TIM_TimeBaseInit+0x44>
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a24      	ldr	r2, [pc, #144]	; (8000bb0 <TIM_TimeBaseInit+0xc8>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d003      	beq.n	8000b2c <TIM_TimeBaseInit+0x44>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4a23      	ldr	r2, [pc, #140]	; (8000bb4 <TIM_TimeBaseInit+0xcc>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d108      	bne.n	8000b3e <TIM_TimeBaseInit+0x56>
 8000b2c:	89fb      	ldrh	r3, [r7, #14]
 8000b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b32:	81fb      	strh	r3, [r7, #14]
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	885a      	ldrh	r2, [r3, #2]
 8000b38:	89fb      	ldrh	r3, [r7, #14]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	81fb      	strh	r3, [r7, #14]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a1d      	ldr	r2, [pc, #116]	; (8000bb8 <TIM_TimeBaseInit+0xd0>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d00c      	beq.n	8000b60 <TIM_TimeBaseInit+0x78>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a1c      	ldr	r2, [pc, #112]	; (8000bbc <TIM_TimeBaseInit+0xd4>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d008      	beq.n	8000b60 <TIM_TimeBaseInit+0x78>
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000b54:	81fb      	strh	r3, [r7, #14]
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	891a      	ldrh	r2, [r3, #8]
 8000b5a:	89fb      	ldrh	r3, [r7, #14]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	81fb      	strh	r3, [r7, #14]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	89fa      	ldrh	r2, [r7, #14]
 8000b64:	801a      	strh	r2, [r3, #0]
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685a      	ldr	r2, [r3, #4]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	881a      	ldrh	r2, [r3, #0]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	851a      	strh	r2, [r3, #40]	; 0x28
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4a0a      	ldr	r2, [pc, #40]	; (8000ba4 <TIM_TimeBaseInit+0xbc>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d003      	beq.n	8000b86 <TIM_TimeBaseInit+0x9e>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4a09      	ldr	r2, [pc, #36]	; (8000ba8 <TIM_TimeBaseInit+0xc0>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d104      	bne.n	8000b90 <TIM_TimeBaseInit+0xa8>
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	7a9b      	ldrb	r3, [r3, #10]
 8000b8a:	b29a      	uxth	r2, r3
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	861a      	strh	r2, [r3, #48]	; 0x30
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2201      	movs	r2, #1
 8000b94:	829a      	strh	r2, [r3, #20]
 8000b96:	bf00      	nop
 8000b98:	3714      	adds	r7, #20
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	40010000 	.word	0x40010000
 8000ba8:	40010400 	.word	0x40010400
 8000bac:	40000400 	.word	0x40000400
 8000bb0:	40000800 	.word	0x40000800
 8000bb4:	40000c00 	.word	0x40000c00
 8000bb8:	40001000 	.word	0x40001000
 8000bbc:	40001400 	.word	0x40001400

08000bc0 <TIM_Cmd>:
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	460b      	mov	r3, r1
 8000bca:	70fb      	strb	r3, [r7, #3]
 8000bcc:	78fb      	ldrb	r3, [r7, #3]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d008      	beq.n	8000be4 <TIM_Cmd+0x24>
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	801a      	strh	r2, [r3, #0]
 8000be2:	e007      	b.n	8000bf4 <TIM_Cmd+0x34>
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	881b      	ldrh	r3, [r3, #0]
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	f023 0301 	bic.w	r3, r3, #1
 8000bee:	b29a      	uxth	r2, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	801a      	strh	r2, [r3, #0]
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <TIM_ICInit>:
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	881b      	ldrh	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d10f      	bne.n	8000c32 <TIM_ICInit+0x32>
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	8859      	ldrh	r1, [r3, #2]
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	889a      	ldrh	r2, [r3, #4]
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	891b      	ldrh	r3, [r3, #8]
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	f000 f921 	bl	8000e66 <TI1_Config>
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	88db      	ldrh	r3, [r3, #6]
 8000c28:	4619      	mov	r1, r3
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f000 f848 	bl	8000cc0 <TIM_SetIC1Prescaler>
 8000c30:	e036      	b.n	8000ca0 <TIM_ICInit+0xa0>
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	2b04      	cmp	r3, #4
 8000c38:	d10f      	bne.n	8000c5a <TIM_ICInit+0x5a>
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	8859      	ldrh	r1, [r3, #2]
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	889a      	ldrh	r2, [r3, #4]
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	891b      	ldrh	r3, [r3, #8]
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f000 f950 	bl	8000eec <TI2_Config>
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	88db      	ldrh	r3, [r3, #6]
 8000c50:	4619      	mov	r1, r3
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f000 f850 	bl	8000cf8 <TIM_SetIC2Prescaler>
 8000c58:	e022      	b.n	8000ca0 <TIM_ICInit+0xa0>
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	881b      	ldrh	r3, [r3, #0]
 8000c5e:	2b08      	cmp	r3, #8
 8000c60:	d10f      	bne.n	8000c82 <TIM_ICInit+0x82>
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	8859      	ldrh	r1, [r3, #2]
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	889a      	ldrh	r2, [r3, #4]
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	891b      	ldrh	r3, [r3, #8]
 8000c6e:	6878      	ldr	r0, [r7, #4]
 8000c70:	f000 f989 	bl	8000f86 <TI3_Config>
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	88db      	ldrh	r3, [r3, #6]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f000 f85a 	bl	8000d34 <TIM_SetIC3Prescaler>
 8000c80:	e00e      	b.n	8000ca0 <TIM_ICInit+0xa0>
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	8859      	ldrh	r1, [r3, #2]
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	889a      	ldrh	r2, [r3, #4]
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	891b      	ldrh	r3, [r3, #8]
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	f000 f9c1 	bl	8001016 <TI4_Config>
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	88db      	ldrh	r3, [r3, #6]
 8000c98:	4619      	mov	r1, r3
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f000 f866 	bl	8000d6c <TIM_SetIC4Prescaler>
 8000ca0:	bf00      	nop
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <TIM_GetCapture2>:
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <TIM_SetIC1Prescaler>:
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	460b      	mov	r3, r1
 8000cca:	807b      	strh	r3, [r7, #2]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	8b1b      	ldrh	r3, [r3, #24]
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	f023 030c 	bic.w	r3, r3, #12
 8000cd6:	b29a      	uxth	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	831a      	strh	r2, [r3, #24]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	8b1b      	ldrh	r3, [r3, #24]
 8000ce0:	b29a      	uxth	r2, r3
 8000ce2:	887b      	ldrh	r3, [r7, #2]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	b29a      	uxth	r2, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	831a      	strh	r2, [r3, #24]
 8000cec:	bf00      	nop
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <TIM_SetIC2Prescaler>:
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	460b      	mov	r3, r1
 8000d02:	807b      	strh	r3, [r7, #2]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	8b1b      	ldrh	r3, [r3, #24]
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000d0e:	b29a      	uxth	r2, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	831a      	strh	r2, [r3, #24]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	8b1b      	ldrh	r3, [r3, #24]
 8000d18:	b29a      	uxth	r2, r3
 8000d1a:	887b      	ldrh	r3, [r7, #2]
 8000d1c:	021b      	lsls	r3, r3, #8
 8000d1e:	b29b      	uxth	r3, r3
 8000d20:	4313      	orrs	r3, r2
 8000d22:	b29a      	uxth	r2, r3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	831a      	strh	r2, [r3, #24]
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr

08000d34 <TIM_SetIC3Prescaler>:
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	807b      	strh	r3, [r7, #2]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	8b9b      	ldrh	r3, [r3, #28]
 8000d44:	b29b      	uxth	r3, r3
 8000d46:	f023 030c 	bic.w	r3, r3, #12
 8000d4a:	b29a      	uxth	r2, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	839a      	strh	r2, [r3, #28]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	8b9b      	ldrh	r3, [r3, #28]
 8000d54:	b29a      	uxth	r2, r3
 8000d56:	887b      	ldrh	r3, [r7, #2]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	b29a      	uxth	r2, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	839a      	strh	r2, [r3, #28]
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <TIM_SetIC4Prescaler>:
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	460b      	mov	r3, r1
 8000d76:	807b      	strh	r3, [r7, #2]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	8b9b      	ldrh	r3, [r3, #28]
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000d82:	b29a      	uxth	r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	839a      	strh	r2, [r3, #28]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	8b9b      	ldrh	r3, [r3, #28]
 8000d8c:	b29a      	uxth	r2, r3
 8000d8e:	887b      	ldrh	r3, [r7, #2]
 8000d90:	021b      	lsls	r3, r3, #8
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	4313      	orrs	r3, r2
 8000d96:	b29a      	uxth	r2, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	839a      	strh	r2, [r3, #28]
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <TIM_ITConfig>:
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	460b      	mov	r3, r1
 8000db2:	807b      	strh	r3, [r7, #2]
 8000db4:	4613      	mov	r3, r2
 8000db6:	707b      	strb	r3, [r7, #1]
 8000db8:	787b      	ldrb	r3, [r7, #1]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d008      	beq.n	8000dd0 <TIM_ITConfig+0x28>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	899b      	ldrh	r3, [r3, #12]
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	887b      	ldrh	r3, [r7, #2]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	b29a      	uxth	r2, r3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	819a      	strh	r2, [r3, #12]
 8000dce:	e009      	b.n	8000de4 <TIM_ITConfig+0x3c>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	899b      	ldrh	r3, [r3, #12]
 8000dd4:	b29a      	uxth	r2, r3
 8000dd6:	887b      	ldrh	r3, [r7, #2]
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	4013      	ands	r3, r2
 8000dde:	b29a      	uxth	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	819a      	strh	r2, [r3, #12]
 8000de4:	bf00      	nop
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <TIM_GetITStatus>:
 8000df0:	b480      	push	{r7}
 8000df2:	b085      	sub	sp, #20
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	460b      	mov	r3, r1
 8000dfa:	807b      	strh	r3, [r7, #2]
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	73fb      	strb	r3, [r7, #15]
 8000e00:	2300      	movs	r3, #0
 8000e02:	81bb      	strh	r3, [r7, #12]
 8000e04:	2300      	movs	r3, #0
 8000e06:	817b      	strh	r3, [r7, #10]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	8a1b      	ldrh	r3, [r3, #16]
 8000e0c:	b29a      	uxth	r2, r3
 8000e0e:	887b      	ldrh	r3, [r7, #2]
 8000e10:	4013      	ands	r3, r2
 8000e12:	81bb      	strh	r3, [r7, #12]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	899b      	ldrh	r3, [r3, #12]
 8000e18:	b29a      	uxth	r2, r3
 8000e1a:	887b      	ldrh	r3, [r7, #2]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	817b      	strh	r3, [r7, #10]
 8000e20:	89bb      	ldrh	r3, [r7, #12]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d005      	beq.n	8000e32 <TIM_GetITStatus+0x42>
 8000e26:	897b      	ldrh	r3, [r7, #10]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d002      	beq.n	8000e32 <TIM_GetITStatus+0x42>
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	73fb      	strb	r3, [r7, #15]
 8000e30:	e001      	b.n	8000e36 <TIM_GetITStatus+0x46>
 8000e32:	2300      	movs	r3, #0
 8000e34:	73fb      	strb	r3, [r7, #15]
 8000e36:	7bfb      	ldrb	r3, [r7, #15]
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3714      	adds	r7, #20
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <TIM_ClearITPendingBit>:
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	807b      	strh	r3, [r7, #2]
 8000e50:	887b      	ldrh	r3, [r7, #2]
 8000e52:	43db      	mvns	r3, r3
 8000e54:	b29a      	uxth	r2, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	821a      	strh	r2, [r3, #16]
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <TI1_Config>:
 8000e66:	b480      	push	{r7}
 8000e68:	b087      	sub	sp, #28
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	60f8      	str	r0, [r7, #12]
 8000e6e:	4608      	mov	r0, r1
 8000e70:	4611      	mov	r1, r2
 8000e72:	461a      	mov	r2, r3
 8000e74:	4603      	mov	r3, r0
 8000e76:	817b      	strh	r3, [r7, #10]
 8000e78:	460b      	mov	r3, r1
 8000e7a:	813b      	strh	r3, [r7, #8]
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	80fb      	strh	r3, [r7, #6]
 8000e80:	2300      	movs	r3, #0
 8000e82:	82fb      	strh	r3, [r7, #22]
 8000e84:	2300      	movs	r3, #0
 8000e86:	82bb      	strh	r3, [r7, #20]
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	8c1b      	ldrh	r3, [r3, #32]
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	f023 0301 	bic.w	r3, r3, #1
 8000e92:	b29a      	uxth	r2, r3
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	841a      	strh	r2, [r3, #32]
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	8b1b      	ldrh	r3, [r3, #24]
 8000e9c:	82fb      	strh	r3, [r7, #22]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	8c1b      	ldrh	r3, [r3, #32]
 8000ea2:	82bb      	strh	r3, [r7, #20]
 8000ea4:	8afb      	ldrh	r3, [r7, #22]
 8000ea6:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8000eaa:	82fb      	strh	r3, [r7, #22]
 8000eac:	88fb      	ldrh	r3, [r7, #6]
 8000eae:	011b      	lsls	r3, r3, #4
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	893b      	ldrh	r3, [r7, #8]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	8afb      	ldrh	r3, [r7, #22]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	82fb      	strh	r3, [r7, #22]
 8000ebe:	8abb      	ldrh	r3, [r7, #20]
 8000ec0:	f023 030a 	bic.w	r3, r3, #10
 8000ec4:	82bb      	strh	r3, [r7, #20]
 8000ec6:	897a      	ldrh	r2, [r7, #10]
 8000ec8:	8abb      	ldrh	r3, [r7, #20]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	f043 0301 	orr.w	r3, r3, #1
 8000ed2:	82bb      	strh	r3, [r7, #20]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	8afa      	ldrh	r2, [r7, #22]
 8000ed8:	831a      	strh	r2, [r3, #24]
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	8aba      	ldrh	r2, [r7, #20]
 8000ede:	841a      	strh	r2, [r3, #32]
 8000ee0:	bf00      	nop
 8000ee2:	371c      	adds	r7, #28
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <TI2_Config>:
 8000eec:	b480      	push	{r7}
 8000eee:	b087      	sub	sp, #28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4603      	mov	r3, r0
 8000efc:	817b      	strh	r3, [r7, #10]
 8000efe:	460b      	mov	r3, r1
 8000f00:	813b      	strh	r3, [r7, #8]
 8000f02:	4613      	mov	r3, r2
 8000f04:	80fb      	strh	r3, [r7, #6]
 8000f06:	2300      	movs	r3, #0
 8000f08:	82fb      	strh	r3, [r7, #22]
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	82bb      	strh	r3, [r7, #20]
 8000f0e:	2300      	movs	r3, #0
 8000f10:	827b      	strh	r3, [r7, #18]
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	8c1b      	ldrh	r3, [r3, #32]
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	f023 0310 	bic.w	r3, r3, #16
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	841a      	strh	r2, [r3, #32]
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	8b1b      	ldrh	r3, [r3, #24]
 8000f26:	82fb      	strh	r3, [r7, #22]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	8c1b      	ldrh	r3, [r3, #32]
 8000f2c:	82bb      	strh	r3, [r7, #20]
 8000f2e:	897b      	ldrh	r3, [r7, #10]
 8000f30:	011b      	lsls	r3, r3, #4
 8000f32:	827b      	strh	r3, [r7, #18]
 8000f34:	8afb      	ldrh	r3, [r7, #22]
 8000f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f3a:	051b      	lsls	r3, r3, #20
 8000f3c:	0d1b      	lsrs	r3, r3, #20
 8000f3e:	82fb      	strh	r3, [r7, #22]
 8000f40:	88fb      	ldrh	r3, [r7, #6]
 8000f42:	031b      	lsls	r3, r3, #12
 8000f44:	b29a      	uxth	r2, r3
 8000f46:	8afb      	ldrh	r3, [r7, #22]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	82fb      	strh	r3, [r7, #22]
 8000f4c:	893b      	ldrh	r3, [r7, #8]
 8000f4e:	021b      	lsls	r3, r3, #8
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	8afb      	ldrh	r3, [r7, #22]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	82fb      	strh	r3, [r7, #22]
 8000f58:	8abb      	ldrh	r3, [r7, #20]
 8000f5a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000f5e:	82bb      	strh	r3, [r7, #20]
 8000f60:	8a7a      	ldrh	r2, [r7, #18]
 8000f62:	8abb      	ldrh	r3, [r7, #20]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	f043 0310 	orr.w	r3, r3, #16
 8000f6c:	82bb      	strh	r3, [r7, #20]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	8afa      	ldrh	r2, [r7, #22]
 8000f72:	831a      	strh	r2, [r3, #24]
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	8aba      	ldrh	r2, [r7, #20]
 8000f78:	841a      	strh	r2, [r3, #32]
 8000f7a:	bf00      	nop
 8000f7c:	371c      	adds	r7, #28
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <TI3_Config>:
 8000f86:	b480      	push	{r7}
 8000f88:	b087      	sub	sp, #28
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	60f8      	str	r0, [r7, #12]
 8000f8e:	4608      	mov	r0, r1
 8000f90:	4611      	mov	r1, r2
 8000f92:	461a      	mov	r2, r3
 8000f94:	4603      	mov	r3, r0
 8000f96:	817b      	strh	r3, [r7, #10]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	813b      	strh	r3, [r7, #8]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	80fb      	strh	r3, [r7, #6]
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	82fb      	strh	r3, [r7, #22]
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	82bb      	strh	r3, [r7, #20]
 8000fa8:	2300      	movs	r3, #0
 8000faa:	827b      	strh	r3, [r7, #18]
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	8c1b      	ldrh	r3, [r3, #32]
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fb6:	b29a      	uxth	r2, r3
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	841a      	strh	r2, [r3, #32]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	8b9b      	ldrh	r3, [r3, #28]
 8000fc0:	82fb      	strh	r3, [r7, #22]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	8c1b      	ldrh	r3, [r3, #32]
 8000fc6:	82bb      	strh	r3, [r7, #20]
 8000fc8:	897b      	ldrh	r3, [r7, #10]
 8000fca:	021b      	lsls	r3, r3, #8
 8000fcc:	827b      	strh	r3, [r7, #18]
 8000fce:	8afb      	ldrh	r3, [r7, #22]
 8000fd0:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8000fd4:	82fb      	strh	r3, [r7, #22]
 8000fd6:	88fb      	ldrh	r3, [r7, #6]
 8000fd8:	011b      	lsls	r3, r3, #4
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	893b      	ldrh	r3, [r7, #8]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	8afb      	ldrh	r3, [r7, #22]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	82fb      	strh	r3, [r7, #22]
 8000fe8:	8abb      	ldrh	r3, [r7, #20]
 8000fea:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000fee:	82bb      	strh	r3, [r7, #20]
 8000ff0:	8a7a      	ldrh	r2, [r7, #18]
 8000ff2:	8abb      	ldrh	r3, [r7, #20]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ffc:	82bb      	strh	r3, [r7, #20]
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	8afa      	ldrh	r2, [r7, #22]
 8001002:	839a      	strh	r2, [r3, #28]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	8aba      	ldrh	r2, [r7, #20]
 8001008:	841a      	strh	r2, [r3, #32]
 800100a:	bf00      	nop
 800100c:	371c      	adds	r7, #28
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <TI4_Config>:
 8001016:	b480      	push	{r7}
 8001018:	b087      	sub	sp, #28
 800101a:	af00      	add	r7, sp, #0
 800101c:	60f8      	str	r0, [r7, #12]
 800101e:	4608      	mov	r0, r1
 8001020:	4611      	mov	r1, r2
 8001022:	461a      	mov	r2, r3
 8001024:	4603      	mov	r3, r0
 8001026:	817b      	strh	r3, [r7, #10]
 8001028:	460b      	mov	r3, r1
 800102a:	813b      	strh	r3, [r7, #8]
 800102c:	4613      	mov	r3, r2
 800102e:	80fb      	strh	r3, [r7, #6]
 8001030:	2300      	movs	r3, #0
 8001032:	82fb      	strh	r3, [r7, #22]
 8001034:	2300      	movs	r3, #0
 8001036:	82bb      	strh	r3, [r7, #20]
 8001038:	2300      	movs	r3, #0
 800103a:	827b      	strh	r3, [r7, #18]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	8c1b      	ldrh	r3, [r3, #32]
 8001040:	b29b      	uxth	r3, r3
 8001042:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001046:	b29a      	uxth	r2, r3
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	841a      	strh	r2, [r3, #32]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	8b9b      	ldrh	r3, [r3, #28]
 8001050:	82fb      	strh	r3, [r7, #22]
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	8c1b      	ldrh	r3, [r3, #32]
 8001056:	82bb      	strh	r3, [r7, #20]
 8001058:	897b      	ldrh	r3, [r7, #10]
 800105a:	031b      	lsls	r3, r3, #12
 800105c:	827b      	strh	r3, [r7, #18]
 800105e:	8afb      	ldrh	r3, [r7, #22]
 8001060:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001064:	051b      	lsls	r3, r3, #20
 8001066:	0d1b      	lsrs	r3, r3, #20
 8001068:	82fb      	strh	r3, [r7, #22]
 800106a:	893b      	ldrh	r3, [r7, #8]
 800106c:	021b      	lsls	r3, r3, #8
 800106e:	b29a      	uxth	r2, r3
 8001070:	8afb      	ldrh	r3, [r7, #22]
 8001072:	4313      	orrs	r3, r2
 8001074:	82fb      	strh	r3, [r7, #22]
 8001076:	88fb      	ldrh	r3, [r7, #6]
 8001078:	031b      	lsls	r3, r3, #12
 800107a:	b29a      	uxth	r2, r3
 800107c:	8afb      	ldrh	r3, [r7, #22]
 800107e:	4313      	orrs	r3, r2
 8001080:	82fb      	strh	r3, [r7, #22]
 8001082:	8abb      	ldrh	r3, [r7, #20]
 8001084:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001088:	045b      	lsls	r3, r3, #17
 800108a:	0c5b      	lsrs	r3, r3, #17
 800108c:	82bb      	strh	r3, [r7, #20]
 800108e:	8a7a      	ldrh	r2, [r7, #18]
 8001090:	8abb      	ldrh	r3, [r7, #20]
 8001092:	4313      	orrs	r3, r2
 8001094:	b29b      	uxth	r3, r3
 8001096:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800109a:	82bb      	strh	r3, [r7, #20]
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	8afa      	ldrh	r2, [r7, #22]
 80010a0:	839a      	strh	r2, [r3, #28]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	8aba      	ldrh	r2, [r7, #20]
 80010a6:	841a      	strh	r2, [r3, #32]
 80010a8:	bf00      	nop
 80010aa:	371c      	adds	r7, #28
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <USART_Init>:
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b08a      	sub	sp, #40	; 0x28
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
 80010be:	2300      	movs	r3, #0
 80010c0:	627b      	str	r3, [r7, #36]	; 0x24
 80010c2:	2300      	movs	r3, #0
 80010c4:	623b      	str	r3, [r7, #32]
 80010c6:	2300      	movs	r3, #0
 80010c8:	61fb      	str	r3, [r7, #28]
 80010ca:	2300      	movs	r3, #0
 80010cc:	61bb      	str	r3, [r7, #24]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	8a1b      	ldrh	r3, [r3, #16]
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	627b      	str	r3, [r7, #36]	; 0x24
 80010d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010dc:	627b      	str	r3, [r7, #36]	; 0x24
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	88db      	ldrh	r3, [r3, #6]
 80010e2:	461a      	mov	r2, r3
 80010e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e6:	4313      	orrs	r3, r2
 80010e8:	627b      	str	r3, [r7, #36]	; 0x24
 80010ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	821a      	strh	r2, [r3, #16]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	899b      	ldrh	r3, [r3, #12]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	627b      	str	r3, [r7, #36]	; 0x24
 80010fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fc:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001100:	f023 030c 	bic.w	r3, r3, #12
 8001104:	627b      	str	r3, [r7, #36]	; 0x24
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	889a      	ldrh	r2, [r3, #4]
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	891b      	ldrh	r3, [r3, #8]
 800110e:	4313      	orrs	r3, r2
 8001110:	b29a      	uxth	r2, r3
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	895b      	ldrh	r3, [r3, #10]
 8001116:	4313      	orrs	r3, r2
 8001118:	b29b      	uxth	r3, r3
 800111a:	461a      	mov	r2, r3
 800111c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111e:	4313      	orrs	r3, r2
 8001120:	627b      	str	r3, [r7, #36]	; 0x24
 8001122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001124:	b29a      	uxth	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	819a      	strh	r2, [r3, #12]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	8a9b      	ldrh	r3, [r3, #20]
 800112e:	b29b      	uxth	r3, r3
 8001130:	627b      	str	r3, [r7, #36]	; 0x24
 8001132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001134:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001138:	627b      	str	r3, [r7, #36]	; 0x24
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	899b      	ldrh	r3, [r3, #12]
 800113e:	461a      	mov	r2, r3
 8001140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001142:	4313      	orrs	r3, r2
 8001144:	627b      	str	r3, [r7, #36]	; 0x24
 8001146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001148:	b29a      	uxth	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	829a      	strh	r2, [r3, #20]
 800114e:	f107 0308 	add.w	r3, r7, #8
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff fbe0 	bl	8000918 <RCC_GetClocksFreq>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4a30      	ldr	r2, [pc, #192]	; (800121c <USART_Init+0x168>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d003      	beq.n	8001168 <USART_Init+0xb4>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4a2f      	ldr	r2, [pc, #188]	; (8001220 <USART_Init+0x16c>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d102      	bne.n	800116e <USART_Init+0xba>
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	623b      	str	r3, [r7, #32]
 800116c:	e001      	b.n	8001172 <USART_Init+0xbe>
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	623b      	str	r3, [r7, #32]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	899b      	ldrh	r3, [r3, #12]
 8001176:	b29b      	uxth	r3, r3
 8001178:	b21b      	sxth	r3, r3
 800117a:	2b00      	cmp	r3, #0
 800117c:	da0c      	bge.n	8001198 <USART_Init+0xe4>
 800117e:	6a3a      	ldr	r2, [r7, #32]
 8001180:	4613      	mov	r3, r2
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	4413      	add	r3, r2
 8001186:	009a      	lsls	r2, r3, #2
 8001188:	441a      	add	r2, r3
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	fbb2 f3f3 	udiv	r3, r2, r3
 8001194:	61fb      	str	r3, [r7, #28]
 8001196:	e00b      	b.n	80011b0 <USART_Init+0xfc>
 8001198:	6a3a      	ldr	r2, [r7, #32]
 800119a:	4613      	mov	r3, r2
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	4413      	add	r3, r2
 80011a0:	009a      	lsls	r2, r3, #2
 80011a2:	441a      	add	r2, r3
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ae:	61fb      	str	r3, [r7, #28]
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	4a1c      	ldr	r2, [pc, #112]	; (8001224 <USART_Init+0x170>)
 80011b4:	fba2 2303 	umull	r2, r3, r2, r3
 80011b8:	095b      	lsrs	r3, r3, #5
 80011ba:	011b      	lsls	r3, r3, #4
 80011bc:	627b      	str	r3, [r7, #36]	; 0x24
 80011be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c0:	091b      	lsrs	r3, r3, #4
 80011c2:	2264      	movs	r2, #100	; 0x64
 80011c4:	fb02 f303 	mul.w	r3, r2, r3
 80011c8:	69fa      	ldr	r2, [r7, #28]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	61bb      	str	r3, [r7, #24]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	899b      	ldrh	r3, [r3, #12]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	da0c      	bge.n	80011f4 <USART_Init+0x140>
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	00db      	lsls	r3, r3, #3
 80011de:	3332      	adds	r3, #50	; 0x32
 80011e0:	4a10      	ldr	r2, [pc, #64]	; (8001224 <USART_Init+0x170>)
 80011e2:	fba2 2303 	umull	r2, r3, r2, r3
 80011e6:	095b      	lsrs	r3, r3, #5
 80011e8:	f003 0307 	and.w	r3, r3, #7
 80011ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011ee:	4313      	orrs	r3, r2
 80011f0:	627b      	str	r3, [r7, #36]	; 0x24
 80011f2:	e00b      	b.n	800120c <USART_Init+0x158>
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	011b      	lsls	r3, r3, #4
 80011f8:	3332      	adds	r3, #50	; 0x32
 80011fa:	4a0a      	ldr	r2, [pc, #40]	; (8001224 <USART_Init+0x170>)
 80011fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001200:	095b      	lsrs	r3, r3, #5
 8001202:	f003 030f 	and.w	r3, r3, #15
 8001206:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001208:	4313      	orrs	r3, r2
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
 800120c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120e:	b29a      	uxth	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	811a      	strh	r2, [r3, #8]
 8001214:	bf00      	nop
 8001216:	3728      	adds	r7, #40	; 0x28
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40011000 	.word	0x40011000
 8001220:	40011400 	.word	0x40011400
 8001224:	51eb851f 	.word	0x51eb851f

08001228 <USART_Cmd>:
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	460b      	mov	r3, r1
 8001232:	70fb      	strb	r3, [r7, #3]
 8001234:	78fb      	ldrb	r3, [r7, #3]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d008      	beq.n	800124c <USART_Cmd+0x24>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	899b      	ldrh	r3, [r3, #12]
 800123e:	b29b      	uxth	r3, r3
 8001240:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001244:	b29a      	uxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	819a      	strh	r2, [r3, #12]
 800124a:	e007      	b.n	800125c <USART_Cmd+0x34>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	899b      	ldrh	r3, [r3, #12]
 8001250:	b29b      	uxth	r3, r3
 8001252:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001256:	b29a      	uxth	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	819a      	strh	r2, [r3, #12]
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr

08001268 <USART_SendData>:
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	460b      	mov	r3, r1
 8001272:	807b      	strh	r3, [r7, #2]
 8001274:	887b      	ldrh	r3, [r7, #2]
 8001276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800127a:	b29a      	uxth	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	809a      	strh	r2, [r3, #4]
 8001280:	bf00      	nop
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <__libc_init_array>:
 800128c:	b570      	push	{r4, r5, r6, lr}
 800128e:	4d0d      	ldr	r5, [pc, #52]	; (80012c4 <__libc_init_array+0x38>)
 8001290:	4c0d      	ldr	r4, [pc, #52]	; (80012c8 <__libc_init_array+0x3c>)
 8001292:	1b64      	subs	r4, r4, r5
 8001294:	10a4      	asrs	r4, r4, #2
 8001296:	2600      	movs	r6, #0
 8001298:	42a6      	cmp	r6, r4
 800129a:	d109      	bne.n	80012b0 <__libc_init_array+0x24>
 800129c:	4d0b      	ldr	r5, [pc, #44]	; (80012cc <__libc_init_array+0x40>)
 800129e:	4c0c      	ldr	r4, [pc, #48]	; (80012d0 <__libc_init_array+0x44>)
 80012a0:	f000 f818 	bl	80012d4 <_init>
 80012a4:	1b64      	subs	r4, r4, r5
 80012a6:	10a4      	asrs	r4, r4, #2
 80012a8:	2600      	movs	r6, #0
 80012aa:	42a6      	cmp	r6, r4
 80012ac:	d105      	bne.n	80012ba <__libc_init_array+0x2e>
 80012ae:	bd70      	pop	{r4, r5, r6, pc}
 80012b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80012b4:	4798      	blx	r3
 80012b6:	3601      	adds	r6, #1
 80012b8:	e7ee      	b.n	8001298 <__libc_init_array+0xc>
 80012ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80012be:	4798      	blx	r3
 80012c0:	3601      	adds	r6, #1
 80012c2:	e7f2      	b.n	80012aa <__libc_init_array+0x1e>
 80012c4:	080012ec 	.word	0x080012ec
 80012c8:	080012ec 	.word	0x080012ec
 80012cc:	080012ec 	.word	0x080012ec
 80012d0:	080012f0 	.word	0x080012f0

080012d4 <_init>:
 80012d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012d6:	bf00      	nop
 80012d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012da:	bc08      	pop	{r3}
 80012dc:	469e      	mov	lr, r3
 80012de:	4770      	bx	lr

080012e0 <_fini>:
 80012e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012e2:	bf00      	nop
 80012e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012e6:	bc08      	pop	{r3}
 80012e8:	469e      	mov	lr, r3
 80012ea:	4770      	bx	lr
