{
    "CPU" : {
        "moduleType": "CPU",
        "verilogName": "picorv32_axi",
        "addrBits": 0,
        "sourceFilePaths": [
            "../hdl/picorv32/picorv32.sv"
        ],
        "parameters": {
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "PC Start Address": {
                "paramName": "PC Start Address",
                "verilogName": "PROGADDR_RESET",
                "paramType": "Hexadecimal",
                "important": true
            },
            "Stack Address": {
                "paramName": "Stack Address",
                "verilogName": "STACKADDR",
                "paramType": "Hexadecimal",
                "important": true
            }
        },
        "interfaces": [
            {
                "type": "AXI5_Lite_IF",
                "port": "AXI_IF",
                "pinmap": []
            }
        ]
    },
    "Memory" : {
        "moduleType": "Memory",
        "verilogName": "mem_m10k",
        "addrBits": 0,
        "sourceFilePaths": [
            "mem/mem_m10k.sv"
        ],
        "parameters": {
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "Base Address": {
                "paramName": "Base Address",
                "verilogName": "ADDR",
                "paramType": "Hexadecimal",
                "important": true
            },
            "Address Width": {
                "paramName": "Address Width",
                "verilogName": "N_ADDR_BITS",
                "paramType": "Int",
                "important": true
            }
        },
        "interfaces": [
            {
                "type": "Simple_Worker_Mem_IF",
                "port": "mem_if",
                "pinmap": []
            }
        ]
    },
    "GPIO" : {
        "moduleType": "GPIO",
        "verilogName": "IP_GPIO_Main",
        "addrBits": 4,
        "sourceFilePaths": [
            "gpio/IP_GPIO_IF.sv",
            "gpio/IP_GPIO_Main.sv"
        ],
        "parameters":{
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "Base Address": {
                "paramName": "Base Address",
                "verilogName": "ADDR",
                "paramType": "Hexadecimal",
                "important": true
            },
            "Width": {
                "paramName": "Width",
                "verilogName": "PINS",
                "paramType": "Int",
                "max": 32,
                "min": 1,
                "default": "8",
                "important": true
            }
        },
        "interfaces": [
            {
                "type": "Simple_Worker_Mem_IF",
                "port": "Bus",
                "pinmap": []
            },
            {
                "type": "IP_GPIO_IF",
                "port": "Pins",
                "pinmap": [
                    ["pins[0]", "GPIO", "inout"]
                ]
            }
        ]
    },
    "SPI_MANAGER" : {
        "moduleType": "SPI_MANAGER",
        "verilogName": "IP_SPI_M_Main",
        "addrBits": 5,
        "sourceFilePaths": [
            "spi/IP_SPI_M_IF.sv",
            "spi/IP_SPI_M_MAIN.sv"
        ],
        "parameters": {
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "Base Address": {
                "paramName": "Base Address",
                "verilogName": "ADDR",
                "paramType": "Hexadecimal",
                "important": true
            }
        },
        "interfaces": [
            {
                "type": "Simple_Worker_Mem_IF",
                "port": "Bus",
                "pinmap": []
            },
            {
                "type": "IP_SPI_M_IF",
                "port": "SPI_IF",
                "pinmap": [
                    ["CS", "GPIO", "output"],
                    ["SCK", "GPIO", "output"],
                    ["DOUT", "GPIO", "output"],
                    ["DIN", "GPIO", "input"]
                ]
            }
        ]
    },
    "I2C_MANAGER": {
        "moduleType": "I2C_MANAGER",
        "verilogName": "IP_I2C_M_Main",
        "addrBits": 5,
        "sourceFilePaths": [
            "i2c/IP_I2C_M_IF.sv",
            "i2c/IP_I2C_M_Main.sv"
        ],
        "parameters": {
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "Base Address": {
                "paramName": "Base Address",
                "verilogName": "ADDR",
                "paramType": "Hexadecimal",
                "important": true
            },
            "Bus Frequency (Hz)": {
                "paramName": "System Bus Frequency (Hz)",
                "verilogName": "BUS_CLK_HZ",
                "paramType": "Int",
                "source": "SystemClkFreq",
                "important": false
            }
        },
        "interfaces": [
            {
                "type": "Simple_Worker_Mem_IF",
                "port": "Bus",
                "pinmap": []
            },
            {
                "type": "IP_I2C_M_IF",
                "port": "I2C_IF",
                "pinmap": [
                    ["SCL", "FPGA_I2C_SCLK", "output"],
                    ["SDA", "FPGA_I2C_SDAT", "inout"]
                ]
            }
        ]
    },
    "VGA": {
        "moduleType": "VGA",
        "verilogName": "IP_VGA_Main",
        "addrBits": 5,
        "sourceFilePaths": [
            "vga/IP_VGA_Main.sv",
            "vga/IP_VGA_PLL_Altera.v",
            "vga/IP_VGA_IF.sv"
        ],
        "parameters": {
            "Verilog Instance Name": {
                "paramName": "Verilog Instance Name",
                "paramType": "Symbol",
                "important": false
            },
            "Base Address": {
                "paramName": "Base Address",
                "verilogName": "ADDR",
                "paramType": "Hexadecimal",
                "important": true
            },
            "Palette Depth": {
                "paramName": "Palette Depth",
                "verilogName": "DEPTH",
                "paramType": "Int",
                "max": 8,
                "min": 0,
                "default": "4",
                "important": true
            },
            "Horizontal Pixel Downsampling": {
                "paramName": "Horizontal Pixel Downsampling",
                "verilogName": "W_DIV_1280",
                "paramType": "Int",
                "max": 8,
                "min": 0,
                "default": "1",
                "important": false
            },
            "Vertical Pixel Downsampling": {
                "paramName": "Vertical Pixel Downsampling",
                "verilogName": "H_DIV_960",
                "paramType": "Int",
                "max": 6,
                "min": 0,
                "default": "1",
                "important": false
            },
            "VRAM Init Mif": {
                "paramName": "VRAM Init Mif",
                "verilogName": "VRAM_MIF",
                "paramType": "FilePath",
                "default": "",
                "important": false
            },
            "Palette Init Mif": {
                "paramName": "Palette Init Mif",
                "verilogName": "PALETTE_MIF",
                "paramType": "FilePath",
                "default": "",
                "important": false
            }
        },
        "interfaces": [
            {
                "type": "Simple_Worker_Mem_IF",
                "port": "Bus",
                "pinmap": []
            },
            {
                "type": "IP_VGA_IF",
                "port": "VGA_IF",
                "pinmap": [
                    ["CLOCK_50", "CLOCK_50", "input"],
                    ["VGA_R", "[7:0]VGA_R", "output"],
                    ["VGA_G", "[7:0]VGA_G", "output"],
                    ["VGA_B", "[7:0]VGA_B", "output"],
                    ["VGA_CLK", "VGA_CLK", "output"],
                    ["VGA_SYNC_N", "VGA_SYNC_N", "output"],
                    ["VGA_BLANK_N", "VGA_BLANK_N", "output"],
                    ["VGA_HS", "VGA_HS", "output"],
                    ["VGA_VS", "VGA_VS", "output"]
                ]
            }
        ]
    }
}
