Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/2022.2/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_top_tb_behav xil_defaultlib.UART_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tx_clk_gen_default
Compiling module xil_defaultlib.UART_tx
Compiling module xil_defaultlib.rx_clk_gen_default
Compiling module xil_defaultlib.UART_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.UART_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_top_tb_behav
