# phase1 questions

- float command sequence(i before ix)?
- single cycle define? -> memory access-> 1 cycle, add command -> 1cycle
- move data from reg to memory?
- 



