<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_mcbsp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_31934bde8701934b41159377b07b6b48.html">f2837xs</a></li><li class="navelem"><a class="el" href="dir_dbc43b3a0c3902340373c4587d4dd455.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_mcbsp.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__mcbsp_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_mcbsp.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the MCBSP registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_MCBSP_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_MCBSP_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the MCBSP register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a83383e3af4e0e8aa14f344cd10ec9f6f">   21</a></span>&#160;<span class="preprocessor">#define MCBSP_O_DRR2              0x0U         // Data receive register bits</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// 31-16</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#afb5da35d742fc7d7608471db690adade">   23</a></span>&#160;<span class="preprocessor">#define MCBSP_O_DRR1              0x1U         // Data receive register bits</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// 15-0</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a9e7e5b6689906e2f79bf6aca2fb86612">   25</a></span>&#160;<span class="preprocessor">#define MCBSP_O_DXR2              0x2U         // Data transmit register bits</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// 31-16</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a6c09cd6b3afa83cb903a119353a77fca">   27</a></span>&#160;<span class="preprocessor">#define MCBSP_O_DXR1              0x3U         // Data transmit register bits</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// 15-0</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ac3e3532bf784d43499f45dada8604e19">   29</a></span>&#160;<span class="preprocessor">#define MCBSP_O_SPCR2             0x4U         // Control register 2</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a3c55aded53d4ccb24f73237e73647c0a">   30</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_O_SPCR1             0x5U         // Control register 1</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aa7f519237a747cbfa92f11b92dce3efa">   31</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_O_RCR2              0x6U         // Receive Control register 2</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a9c73749c66290b3453466020eda9e1cf">   32</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_O_RCR1              0x7U         // Receive Control register 1</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a32b4fdcc89936e1474e49ab3645d95f6">   33</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_O_XCR2              0x8U         // Transmit Control register 2</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a819161067096bcb48ec4ea2b324ad9ba">   34</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_O_XCR1              0x9U         // Transmit Control register 1</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a203b3e597c81ff67428fc4d9d5ce49d3">   35</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_O_SRGR2             0xAU         // Sample rate generator</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register 2</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ad2156854ffaaa046821f2e37e2abefba">   37</a></span>&#160;<span class="preprocessor">#define MCBSP_O_SRGR1             0xBU         // Sample rate generator</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register 1</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a6bca322dcf9a15a456fb954c4937b541">   39</a></span>&#160;<span class="preprocessor">#define MCBSP_O_MCR2              0xCU         // Multi-channel register 2</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a8b6534fa3dfdac2ea5720c8de11a1d63">   40</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_O_MCR1              0xDU         // Multi-channel register 1</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#adde1d76c0e3bc1ed574232e421c5bd5b">   41</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_O_RCERA             0xEU         // Receive channel enable</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition A</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a943d68eb85a95b86a4bd4212e580a130">   43</a></span>&#160;<span class="preprocessor">#define MCBSP_O_RCERB             0xFU         // Receive channel enable</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition B</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ae16787b3a86e2b5821093484665d2d5c">   45</a></span>&#160;<span class="preprocessor">#define MCBSP_O_XCERA             0x10U        // Transmit channel enable</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition A</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aac303277dd26bcfaa4c0c0bbccb8c19a">   47</a></span>&#160;<span class="preprocessor">#define MCBSP_O_XCERB             0x11U        // Transmit channel enable</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition B</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a00e25ef1f8061b9752ef032f3c6e55dd">   49</a></span>&#160;<span class="preprocessor">#define MCBSP_O_PCR               0x12U        // Pin Control register</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a0d48a655cd4ba31838f614bfe1bcb3fc">   50</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_O_RCERC             0x13U        // Receive channel enable</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition C</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#affac05c87119ede1d7a1f6209ed6e720">   52</a></span>&#160;<span class="preprocessor">#define MCBSP_O_RCERD             0x14U        // Receive channel enable</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition D</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a18b3302fb66cba00164e4405d33c6468">   54</a></span>&#160;<span class="preprocessor">#define MCBSP_O_XCERC             0x15U        // Transmit channel enable</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition C</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a6d755db8bb0b2de54baaa75a48d1f55f">   56</a></span>&#160;<span class="preprocessor">#define MCBSP_O_XCERD             0x16U        // Transmit channel enable</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition D</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a43501da3528df24787a30e6416b26b57">   58</a></span>&#160;<span class="preprocessor">#define MCBSP_O_RCERE             0x17U        // Receive channel enable</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition E</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aeacaa4a1085b0f54e55da860539745b9">   60</a></span>&#160;<span class="preprocessor">#define MCBSP_O_RCERF             0x18U        // Receive channel enable</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition F</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#af11ba3f866fc4a44e127b9aced03ce8c">   62</a></span>&#160;<span class="preprocessor">#define MCBSP_O_XCERE             0x19U        // Transmit channel enable</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition E</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aff58e04a179ba067f569869218748142">   64</a></span>&#160;<span class="preprocessor">#define MCBSP_O_XCERF             0x1AU        // Transmit channel enable</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition F</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a8a22fda8d33ab59c099cd62c9844b78a">   66</a></span>&#160;<span class="preprocessor">#define MCBSP_O_RCERG             0x1BU        // Receive channel enable</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition G</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a2fa44087431306fbac456402e57ab72a">   68</a></span>&#160;<span class="preprocessor">#define MCBSP_O_RCERH             0x1CU        // Receive channel enable</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition H</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a3fbdf87ca0ae5b42f103f919a76c8da8">   70</a></span>&#160;<span class="preprocessor">#define MCBSP_O_XCERG             0x1DU        // Transmit channel enable</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition G</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ad525d21d4a784befea4de47379b73229">   72</a></span>&#160;<span class="preprocessor">#define MCBSP_O_XCERH             0x1EU        // Transmit channel enable</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// partition H</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a6c126d9a0536215d16d2e5ded5521934">   74</a></span>&#160;<span class="preprocessor">#define MCBSP_O_MFFINT            0x23U        // Interrupt enable</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// The following are defines for the bit fields in the DRR2 register</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a67d671832c0b7bcc95d9b0918a5f4c19">   81</a></span>&#160;<span class="preprocessor">#define MCBSP_DRR2_HWLB_S         0U</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a67fa02d69df581f0c9dd6258f1c22af1">   82</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DRR2_HWLB_M         0xFFU        // High word low byte</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a7c760df4d4f75bf110ec30eadcc59319">   83</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DRR2_HWHB_S         8U</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a45e4a4fd12acb381d9ae6e020c8dff11">   84</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DRR2_HWHB_M         0xFF00U      // High word high byte</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// The following are defines for the bit fields in the DRR1 register</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a0f471d744b3df7e42c1f0a5d5de8c38a">   91</a></span>&#160;<span class="preprocessor">#define MCBSP_DRR1_LWLB_S         0U</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a4f00fc5581156cb7c8a61b35852d515e">   92</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DRR1_LWLB_M         0xFFU        // Low word low byte</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#acb67fb20107624e885dcc808a8cec9b3">   93</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DRR1_LWHB_S         8U</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a45a047edf0cede574dea9ea406f92003">   94</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DRR1_LWHB_M         0xFF00U      // Low word high byte</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// The following are defines for the bit fields in the DXR2 register</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#afa0208af27ca4c7f8b390043fc94b356">  101</a></span>&#160;<span class="preprocessor">#define MCBSP_DXR2_HWLB_S         0U</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a8fb29f1c0cf6e6986dfdfb8a9638a902">  102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DXR2_HWLB_M         0xFFU        // High word low byte</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a28083a7057106426fead9d8075b605b8">  103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DXR2_HWHB_S         8U</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a2b695547fe8ccfb928fbf6200f576fe8">  104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DXR2_HWHB_M         0xFF00U      // High word high byte</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// The following are defines for the bit fields in the DXR1 register</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a508168cfe599923da2e823cb3f0ceca3">  111</a></span>&#160;<span class="preprocessor">#define MCBSP_DXR1_LWLB_S         0U</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a65b8be77da2ca53d469764ab616ba5fc">  112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DXR1_LWLB_M         0xFFU        // Low word low byte</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a82700beb7d774a158f0d82232cd92f93">  113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DXR1_LWHB_S         8U</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ad8914326c5b520c68938ee8f9a25af86">  114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_DXR1_LWHB_M         0xFF00U      // Low word high byte</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// The following are defines for the bit fields in the SPCR2 register</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a22885d6573cfbc83476569e425ba1cd7">  121</a></span>&#160;<span class="preprocessor">#define MCBSP_SPCR2_XRST          0x1U         // Transmitter reset</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aa106d11317b0b001f01e924884280ed9">  122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR2_XRDY          0x2U         // Transmitter ready</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a17b45bc778ea874a8d6ba0a4bd655648">  123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR2_XEMPTY        0x4U         // Transmitter empty</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#adca481ae69a718ced76d03c487de7899">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR2_XSYNCERR      0x8U         // Transmit sync error INT flag</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a5c8553b539736f09ec90fe350b5e1322">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR2_XINTM_S       4U</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a6a64d71cf543a8c2440ed40b53a69f51">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR2_XINTM_M       0x30U        // Transmit Interupt mode bits</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aa6c1ba31e5ff84dd115444b9d839b4a8">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR2_GRST          0x40U        // Sample rate generator reset</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a9170a2bb9186c2f4977fdc0ecb898a57">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR2_FRST          0x80U        // Frame sync logic reset</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ae6ff49c1b00c67624cbb2e14e05b0b10">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR2_SOFT          0x100U       // SOFT bit</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ae43408191dd1426b48297027030580a2">  130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR2_FREE          0x200U       // FREE bit</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// The following are defines for the bit fields in the SPCR1 register</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a4fdb7b849bdabf7fe0136619334416b4">  137</a></span>&#160;<span class="preprocessor">#define MCBSP_SPCR1_RRST          0x1U         // Receiver reset</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a6a93ec81bc885bff5e14c445837328d3">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR1_RRDY          0x2U         // Receiver ready</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#af58900c69dc71b0b8dfc48452cc03075">  139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR1_RFULL         0x4U         // Receiver full</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a6d00ac04702b7a7f542384c8aacaf3e8">  140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR1_RSYNCERR      0x8U         // Receive sync error INT flag</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aad92f92d45c0037a8d7595bbc26b5007">  141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR1_RINTM_S       4U</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a25ea7e55e17244b26ab0b2a7a5d66159">  142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR1_RINTM_M       0x30U        // Receive Interupt mode bits</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a4f6d972c8172cb8422e8cbd2695c0463">  143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR1_DXENA         0x80U        // DX delay enable</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a4078e0d578a8c9ee65235ceb7a05c935">  144</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR1_CLKSTP_S      11U</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a3a193d79fc9594f01a1fcd60a4c846a3">  145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR1_CLKSTP_M      0x1800U      // Clock stop mode</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#abc3c66c2caa4e87ca3ae38c5c2b2df0b">  146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR1_RJUST_S       13U</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a0d4e1e992c0a72a378e1e9740f5d1fa5">  147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SPCR1_RJUST_M       0x6000U      // Rx sign extension and</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// justification mode</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a670d4e08850f22319984fd4be5c35dbd">  149</a></span>&#160;<span class="preprocessor">#define MCBSP_SPCR1_DLB           0x8000U      // Digital loopback</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// The following are defines for the bit fields in the RCR2 register</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ac796228261a8a0eb8f5dcc2f911171d7">  156</a></span>&#160;<span class="preprocessor">#define MCBSP_RCR2_RDATDLY_S      0U</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a7658069a9388a07cb039e7b3ed133a5c">  157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR2_RDATDLY_M      0x3U         // Receive data delay</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#af692aad2a6543a360b4045e0af0459d0">  158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR2_RFIG           0x4U         // Receive frame sync ignore</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#af735ec684f27d0ad0026d99c1dd245f8">  159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR2_RCOMPAND_S     3U</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aa752061a13b9955b891b5a5ce692be70">  160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR2_RCOMPAND_M     0x18U        // Receive Companding Mode</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// selects</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a11a181838644fcfcc3ea689f3c1285a3">  162</a></span>&#160;<span class="preprocessor">#define MCBSP_RCR2_RWDLEN2_S      5U</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#afb4c6ffedd4916b63675a022dbdf3eba">  163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR2_RWDLEN2_M      0xE0U        // Receive word length 2</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aebbc8fea1952c7f76de23709b2bb3350">  164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR2_RFRLEN2_S      8U</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a7486db59ba793d9b21461a8512eeca75">  165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR2_RFRLEN2_M      0x7F00U      // Receive Frame length 2</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ab26e057d15b2399bd6085ba72d85a217">  166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR2_RPHASE         0x8000U      // Receive Phase</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// The following are defines for the bit fields in the RCR1 register</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aefc9ab85790b1d44e506edd2e77ce82d">  173</a></span>&#160;<span class="preprocessor">#define MCBSP_RCR1_RWDLEN1_S      5U</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aa8e20e60ed2f1c8e9c443fb30cde5364">  174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR1_RWDLEN1_M      0xE0U        // Receive word length 1</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a61d8cfe67ceff10932ac87b6305ba45e">  175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR1_RFRLEN1_S      8U</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a81a0dc35415fa0fa3dbd22a63d1bc2d5">  176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_RCR1_RFRLEN1_M      0x7F00U      // Receive Frame length 1</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// The following are defines for the bit fields in the XCR2 register</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a2dd6228bf4636881ddf3de5d8253af56">  183</a></span>&#160;<span class="preprocessor">#define MCBSP_XCR2_XDATDLY_S      0U</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ae738cefed6ed0de4091c18d5414c9b28">  184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR2_XDATDLY_M      0x3U         // Transmit data delay</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ad16fe61d3deaad5571b1e3ca4f18b33a">  185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR2_XFIG           0x4U         // Transmit frame sync ignore</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a41f69024965fb41a4d85b2a60dc8fd0c">  186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR2_XCOMPAND_S     3U</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a5db82c8dcabfd973d6b96934834c4157">  187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR2_XCOMPAND_M     0x18U        // Transmit Companding Mode</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// selects</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ad239273bcd96e1ee9205c4349a898554">  189</a></span>&#160;<span class="preprocessor">#define MCBSP_XCR2_XWDLEN2_S      5U</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ada40db2901a50bab020b9295f5a4ca36">  190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR2_XWDLEN2_M      0xE0U        // Transmit word length 2</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ab1eb2f7bd9d50c6e9edd3199f5c5beed">  191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR2_XFRLEN2_S      8U</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a084c38444c83858d3976e2152177b7e2">  192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR2_XFRLEN2_M      0x7F00U      // Transmit Frame length 2</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a98a9e1d5012f124011cc511bd5c1b0e6">  193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR2_XPHASE         0x8000U      // Transmit Phase</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// The following are defines for the bit fields in the XCR1 register</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a670240cd0caffad73c46ba1d70064c04">  200</a></span>&#160;<span class="preprocessor">#define MCBSP_XCR1_XWDLEN1_S      5U</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a3de69f8001ea9e482456781ee4730672">  201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR1_XWDLEN1_M      0xE0U        // Transmit word length 1</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a9f9d3717e0801f2721239faaa7a3d03d">  202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR1_XFRLEN1_S      8U</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ad6e30107ddad469685b45e70e6c1afce">  203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_XCR1_XFRLEN1_M      0x7F00U      // Transmit Frame length 1</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// The following are defines for the bit fields in the SRGR2 register</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#afa404648432296c2bc0729f56e019885">  210</a></span>&#160;<span class="preprocessor">#define MCBSP_SRGR2_FPER_S        0U</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ad5dd6dfbb9f5a70931cb091de3b0be0b">  211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SRGR2_FPER_M        0xFFFU       // Frame-sync period</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a6bfa44de77ba716070fe903f11ea6415">  212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SRGR2_FSGM          0x1000U      // Frame sync generator mode</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a5e3236dc77eb54772a59608b699a2442">  213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SRGR2_CLKSM         0x2000U      // Sample rate generator mode</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a5e2a891e9b90b95b93287758289ae1d8">  214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SRGR2_GSYNC         0x8000U      // CLKG sync</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">// The following are defines for the bit fields in the SRGR1 register</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a9e2c7d6f54ba8a7cc33672a353cfc157">  221</a></span>&#160;<span class="preprocessor">#define MCBSP_SRGR1_CLKGDV_S      0U</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ad7a791443de822f3ee80bd1299d205bd">  222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SRGR1_CLKGDV_M      0xFFU        // CLKG divider</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a7274e0b2547b74e6a4be2dc7a1f8cc14">  223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SRGR1_FWID_S        8U</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aa9fb88e844d415b8b4b14e4442cb2529">  224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_SRGR1_FWID_M        0xFF00U      // Frame width</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// The following are defines for the bit fields in the MCR2 register</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a17bda0931d4ff593df59b4a33b96a150">  231</a></span>&#160;<span class="preprocessor">#define MCBSP_MCR2_XMCM_S         0U</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#af1435f4ed0a670684b4f9ef13afbf8a8">  232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR2_XMCM_M         0x3U         // Transmit data delay</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a07248af89b764a74b7160018c660c5b5">  233</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR2_XCBLK_S        2U</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a54b5fef8ec28c944aaee3c7a1f732e8d">  234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR2_XCBLK_M        0x1CU        // Transmit frame sync ignore</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a369a26b4e693594d88c46cee13d802ca">  235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR2_XPABLK_S       5U</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a2dd0a7e721f80e0ec5f512e75b85440f">  236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR2_XPABLK_M       0x60U        // Transmit Companding Mode</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// selects</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a266afd1ed9bf9ee37a404656776a509e">  238</a></span>&#160;<span class="preprocessor">#define MCBSP_MCR2_XPBBLK_S       7U</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a4c6e750825ab3ccd735f88b958da5eb1">  239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR2_XPBBLK_M       0x180U       // Transmit word length 2</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a4eb51a8c3dc9c1eacaa1c0009ee469b1">  240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR2_XMCME          0x200U       // Transmit Frame length 2</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">// The following are defines for the bit fields in the MCR1 register</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a14576dbdbcbd918f3c9ab3bec8bd98da">  247</a></span>&#160;<span class="preprocessor">#define MCBSP_MCR1_RMCM           0x1U         // Receive multichannel mode</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a60058fea6c06d2b95b2654f6285ce970">  248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR1_RCBLK_S        2U</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#abab0e21ad81e424c363588c7142a5f7b">  249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR1_RCBLK_M        0x1CU        // eceive current block</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a5df3ca980b3f58dc6977add659dc26ad">  250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR1_RPABLK_S       5U</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a363da274b475fd170c181f1dd58f7ff0">  251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR1_RPABLK_M       0x60U        // Receive partition A Block</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ad887384bbb0c88337df1a0b9fcd01aaa">  252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR1_RPBBLK_S       7U</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ad1d2005902ae1008b10ffe7bc13d7a36">  253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR1_RPBBLK_M       0x180U       // Receive partition B Block</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#aa333c92fe01a895d5f560c08c0120c58">  254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MCR1_RMCME          0x200U       // Receive multi-channel enhance</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// mode</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCR register</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a9ef7c09359c5b50b9a6a4cc0067b1250">  262</a></span>&#160;<span class="preprocessor">#define MCBSP_PCR_CLKRP           0x1U         // Receive Clock polarity</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a5decabeb382b61d6d48e7afc8ac2ab35">  263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_PCR_CLKXP           0x2U         // Transmit clock polarity</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a46ee98b1fc5e6527586b355ef228b39a">  264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_PCR_FSRP            0x4U         // Receive Frame synchronization</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// polarity</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a3db1d2bd008c14310fb11dbbd5803a5c">  266</a></span>&#160;<span class="preprocessor">#define MCBSP_PCR_FSXP            0x8U         // Transmit Frame</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// synchronization polarity</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#af7b13841ef9a67aa83c7402464550b50">  268</a></span>&#160;<span class="preprocessor">#define MCBSP_PCR_SCLKME          0x80U        // Sample clock mode selection</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ae8419d6f4595cf65f2a0c388cdb14368">  269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_PCR_CLKRM           0x100U       // Receiver Clock Mode</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a895be6a92ed9060bb94516a4237ee6ad">  270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_PCR_CLKXM           0x200U       // Transmit Clock Mode.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#a1b95e87cb1940c5b2bc36053bb9031f1">  271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_PCR_FSRM            0x400U       // Receive Frame Synchronization</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Mode</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#abeb8bee316ca5d429e577d241638de6a">  273</a></span>&#160;<span class="preprocessor">#define MCBSP_PCR_FSXM            0x800U       // Transmit Frame</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Synchronization Mode</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// The following are defines for the bit fields in the MFFINT register</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#afad25bbc317d951c369c85abf71d104a">  281</a></span>&#160;<span class="preprocessor">#define MCBSP_MFFINT_XINT         0x1U         // Enable for Receive Interrupt</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="code" href="hw__mcbsp_8h.html#ab840ce4f770cfe698ccaf21ff9b8f2e8">  282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCBSP_MFFINT_RINT         0x4U         // Enable for transmit Interrupt</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
