ðŸ‘‹ Hi, Iâ€™m @chekkeradivyateja  
ðŸ”¬ Iâ€™m passionate about VLSI design and verification  
ðŸ“˜ Iâ€™m currently learning and working on SystemVerilog and UVM methodology  
ðŸ’¡ Iâ€™m interested in collaborating on RTL design, functional verification, and chip-level simulation projects  
ðŸ“« How to reach me: chakkeradivyatejareddy@gmail.com  
ðŸ˜„ Pronouns: He/Him  
âš¡ Fun fact: I enjoy debugging testbenches and optimizing verification workflows more than coffee!  

<!---
chekkeradivyateja/chekkeradivyateja is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
