{"index": 828, "svad": "This property verifies that the ShortFrame signal is deasserted one clock cycle after the Reset signal is asserted.\n\nThe assertion triggers on every positive edge of the MRxClk clock signal when the Reset signal becomes 1. When this occurs, the property requires that on the very next clock cycle (##1), the ShortFrame signal must be 0.\n\nThe property is disabled and not checked when the Reset signal is 0.", "reference_sva": "property p_ShortFrame_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ShortFrame == 0;\nendproperty\nassert_p_ShortFrame_Reset: assert property (p_ShortFrame_Reset) else $error(\"Assertion failed: ShortFrame signal is not 0 one cycle after Reset is asserted\");", "generated_sva": "property p_shortframe_deassert_after_reset;\n  @(posedge MRxClk) disable iff (!Reset)\n  $rose(Reset) |=> (ShortFrame == 1'b0);\nendproperty\n\nassert property (p_shortframe_deassert_after_reset);", "relationship": "reference_implies_generated", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_ShortFrame_Reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `ShortFrame`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `Reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `Reset == 1`\n    * Response condition: `##1 ShortFrame == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `Reset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 ShortFrame == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (Reset == 0)`\n    * Property is disabled when reset `Reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) Reset == 1 |-> ##1 ShortFrame == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_ShortFrame_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ShortFrame == 0;\nendproperty\nassert_p_ShortFrame_Reset: assert property (p_ShortFrame_Reset) else $error(\"Assertion failed: ShortFrame signal is not 0 one cycle after Reset is asserted\");\n```\n\n**Summary:**\nProperty `p_ShortFrame_Reset` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 34.67312932014465, "verification_time": 0.01602625846862793, "from_cache": false}