0.6
2018.3
Dec  7 2018
00:33:28
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_2/project_2.sim/sim_1/synth/timing/xsim/tb_decoder_time_synth.v,1715013141,verilog,,D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_2/project_2.srcs/sim_1/new/tb_decoder.v,,decoder;glbl,,,,,,,,
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_2/project_2.srcs/sim_1/new/tb_decoder.v,1714663616,verilog,,,,tb_decoder,,,,,,,,
