Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Nov  1 20:43:31 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file E:/soc/lab/lab4_1/vvd/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.620        0.000                      0                   97        0.295        0.000                      0                   97       12.000        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i           16.620        0.000                      0                   97        0.295        0.000                      0                   97       12.000        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       16.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[0]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[10]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[10]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[11]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[11]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[12]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[12]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[13]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[13]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[14]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[14]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[15]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[15]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[16]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[17]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.620    

Slack (MET) :             16.620ns  (required time - arrival time)
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[18]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[2]
                         net (fo=1, unplaced)         0.800     5.710    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.345 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.345    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.245ns (45.436%)  route 0.294ns (54.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[0]/Q
                         net (fo=6, unplaced)         0.294     1.119    counter_reg[0]
                                                                      r  counter[3]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.217 r  counter[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.217    counter[3]_i_2_n_0
                         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.244ns (45.228%)  route 0.295ns (54.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[1]/Q
                         net (fo=7, unplaced)         0.295     1.120    counter_reg[1]
                                                                      r  counter[2]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.217 r  counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.217    counter[2]_i_1_n_0
                         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.245ns (45.330%)  route 0.295ns (54.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[1]/Q
                         net (fo=7, unplaced)         0.295     1.120    counter_reg[1]
                                                                      r  counter[1]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.098     1.218 r  counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.218    counter[1]_i_1_n_0
                         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.245ns (42.920%)  route 0.326ns (57.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  counter_reg[0]/Q
                         net (fo=6, unplaced)         0.326     1.150    counter_reg[0]
                                                                      f  counter[0]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.098     1.248 r  counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.248    counter[0]_i_1_n_0
                         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/RAM_reg/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.245ns (33.794%)  route 0.480ns (66.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  counter_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    user_bram/Q[2]
                                                                      f  user_bram/RAM_reg_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.065 r  user_bram/RAM_reg_i_2/O
                         net (fo=1, unplaced)         0.337     1.403    user_bram/RAM_reg_i_2_n_0
                         RAMB18E1                                     r  user_bram/RAM_reg/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
                         clock pessimism             -0.210     0.823    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.012    user_bram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/RAM_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.245ns (33.657%)  route 0.483ns (66.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.970    user_bram/Q[0]
                                                                      r  user_bram/RAM_reg_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.068 r  user_bram/RAM_reg_i_1/O
                         net (fo=1, unplaced)         0.337     1.405    user_bram/RAM_reg_i_1_n_0
                         RAMB18E1                                     r  user_bram/RAM_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.210     0.823    
                         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.919    user_bram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.245ns (33.788%)  route 0.480ns (66.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    counter_reg[3]
                                                                      r  counter[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  counter[3]_i_1/O
                         net (fo=4, unplaced)         0.337     1.403    counter[3]_i_1_n_0
                         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_R)        -0.012     0.811    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.245ns (33.788%)  route 0.480ns (66.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    counter_reg[3]
                                                                      r  counter[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  counter[3]_i_1/O
                         net (fo=4, unplaced)         0.337     1.403    counter[3]_i_1_n_0
                         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_R)        -0.012     0.811    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.245ns (33.788%)  route 0.480ns (66.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    counter_reg[3]
                                                                      r  counter[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  counter[3]_i_1/O
                         net (fo=4, unplaced)         0.337     1.403    counter[3]_i_1_n_0
                         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_R)        -0.012     0.811    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.245ns (33.788%)  route 0.480ns (66.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  counter_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    counter_reg[3]
                                                                      r  counter[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  counter[3]_i_1/O
                         net (fo=4, unplaced)         0.337     1.403    counter[3]_i_1_n_0
                         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_R)        -0.012     0.811    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.592    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056               user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056               user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845               wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000               counter_reg[3]/C



