// Seed: 1647061219
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire \id_3 ;
endmodule
module module_1 #(
    parameter id_16 = 32'd67,
    parameter id_4  = 32'd1
) (
    input uwire id_0,
    input tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    input wand _id_4,
    input wire id_5,
    input wor id_6,
    output tri id_7,
    output wor id_8,
    output supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    input supply0 id_12,
    output wor id_13,
    input wire id_14,
    input supply0 id_15,
    input tri0 _id_16,
    output supply1 id_17
);
  wire id_19;
  ;
  wire [id_4 : id_16] id_20;
  module_0 modCall_1 (
      id_20,
      id_19
  );
  assign id_20 = id_4 ? id_12 : id_11;
endmodule
