asim +access +r -advdataflow MUX21
# Warning: Verilog Optimization cannot be used when -advdataflow is in effect. Verilog Optimization disabled.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 4.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 3.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6043 kB (elbread=1280 elab2=4625 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Admin\Desktop\Logica\Logica-Digital---Practicas-de-Laboratorio-\Práctica #04\Sesión 2\Componentes\Componentes\src\wave.asdb
#  14:13, lunes, 11 de marzo de 2019
#  Simulation has been initialized
asim +access +r -advdataflow MUX21
# Warning: Verilog Optimization cannot be used when -advdataflow is in effect. Verilog Optimization disabled.
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 1.3 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6043 kB (elbread=1280 elab2=4625 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Admin\Desktop\Logica\Logica-Digital---Practicas-de-Laboratorio-\Práctica #04\Sesión 2\Componentes\Componentes\src\wave.asdb
#  14:14, lunes, 11 de marzo de 2019
#  Simulation has been initialized
wave
# Waveform file 'untitled.awc' connected to 'C:/Users/Admin/Desktop/Logica/Logica-Digital---Practicas-de-Laboratorio-/Práctica #04/Sesión 2/Componentes/Componentes/src/wave.asdb'.
wave  /MUX21/*
# 3 signal(s) traced.
# KERNEL: Error: KERNEL_0066 Value 2 does not belong to type STD_LOGIC.
# VSIM: Error: Cannot force signal "/MUX21/E" with formula "2".
run 100 ns
# KERNEL: stopped at time: 100 ns
asim +access +r -advdataflow MUX41
# Warning: Verilog Optimization cannot be used when -advdataflow is in effect. Verilog Optimization disabled.
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 2.7 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7067 kB (elbread=1280 elab2=5649 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Admin\Desktop\Logica\Logica-Digital---Practicas-de-Laboratorio-\Práctica #04\Sesión 2\Componentes\Componentes\src\wave.asdb
#  14:22, lunes, 11 de marzo de 2019
#  Simulation has been initialized
wave
# Waveform file 'untitled.awc' connected to 'C:/Users/Admin/Desktop/Logica/Logica-Digital---Practicas-de-Laboratorio-/Práctica #04/Sesión 2/Componentes/Componentes/src/wave.asdb'.
wave  /MUX41/*
# 5 signal(s) trace