////////////////////////////////////////////////////////
// RS-232 RX and TX module
// (c) fpga4fun.com & KNJN LLC - 2003 to 2016

// The RS-232 settings are fixed
// TX: 8-bit data, 2 stop, no-parity

//`define SIMULATION   // in this mode, TX outputs one bit per clock cycle

////////////////////////////////////////////////////////
module async_transmitter(
	input clk,
	input TxD_start,
	input [7:0] TxD_data,
	output logic TxD,
	output logic TxD_busy
);

parameter ClkFrequency = 100000000;	// 100MHz
parameter Baud = 9600;

/* -------------- æ³¢ç‰¹ç‡æ—¶é’Ÿç”Ÿæˆæ§åˆ? -------------- */
`ifdef SIMULATION
// ä»¿çœŸç¯å¢ƒä¸‹ï¼šä¸ºåŠ é€Ÿä»¿çœŸï¼Œæ¯ä¸ªæ—¶é’Ÿå‘¨æœŸè¾“å‡ºä¸?ä¸ªä½
logic BitTick = 1'b1;  // output one bit per clock cycle
`else
// å®é™…ç¡¬ä»¶ï¼šä½¿ç”¨ç²¾ç¡®çš„æ³¢ç‰¹ç‡å‘ç”Ÿå™¨ï¼ŒåŒ…å«åŒæ­¥æ§åˆ?
logic BitTick;
BaudTickGen #(ClkFrequency, Baud) tickgen(.clk(clk), .enable(TxD_busy), .tick(BitTick));
`endif
/* ------------------------------------------------ */

/* -------------- å‘é?ç«¯çŠ¶æ?æœºæ§åˆ¶é€»è¾‘ -------------- */
// çŠ¶æ?è¯´æ˜ï¼š
//   0: ç©ºé—²(IDLE)    1: èµ·å§‹(START)
//   2~9: æ•°æ®ä½?0~7    10: åœæ­¢(STOP)
logic [3:0] TxD_state = 4'b0;
logic TxD_ready;
assign TxD_ready = (TxD_state == 4'b0);  // çŠ¶æ??0ä¸ºç©ºé—²å°±ç»ªçŠ¶æ€?
assign TxD_busy  = ~TxD_ready;           // éç©ºé—²çŠ¶æ€å‡ä¸ºå¿™çŠ¶æ??
always_ff @(posedge clk)
begin
	case(TxD_state)
		4'b0000: if(TxD_start) TxD_state <= 4'b0001; // ç©ºé—² -> èµ·å§‹
		4'b0001: if(BitTick)   TxD_state <= 4'b0010; // èµ·å§‹ -> æ•°æ®0
		4'b0010: if(BitTick)   TxD_state <= 4'b0011;
		4'b0011: if(BitTick)   TxD_state <= 4'b0100;
		4'b0100: if(BitTick)   TxD_state <= 4'b0101;
		4'b0101: if(BitTick)   TxD_state <= 4'b0110;
		4'b0110: if(BitTick)   TxD_state <= 4'b0111;
		4'b0111: if(BitTick)   TxD_state <= 4'b1000;
		4'b1000: if(BitTick)   TxD_state <= 4'b1001;
		4'b1001: if(BitTick)   TxD_state <= 4'b1010; // æ•°æ®7 -> åœæ­¢
		4'b1010: if(BitTick)   TxD_state <= 4'b0000; // åœæ­¢ -> ç©ºé—²
		default: if(BitTick)   TxD_state <= 4'b0000;
	endcase
end
/* ------------------------------------------------- */

/* -------------- å‘é?æ•°æ®å¸§ç¼“å­˜ä¸ä½è®¡æ•°å™? -------------- */
// - bit_cnt: æ•°æ®ä½ç´¢å¼?
logic [2:0] bit_cnt = 3'd0;
always_ff @(posedge clk)
begin
	// åœ¨ç©ºé—²æ”¶åˆ°å¯åŠ¨ä¿¡å·æ—¶æ¸…é›¶è®¡æ•°
	if(TxD_ready && TxD_start)
		bit_cnt <= 3'd0;
	// ä»…åœ¨å‘é?æ•°æ®ä½æ—¶é?’å¢
	else if(BitTick && (TxD_state >= 4'b0010) && (TxD_state <= 4'b1001))
		bit_cnt <= bit_cnt + 1'd1;
end

// TxD è¾“å‡ºï¼šèµ·å§‹ä½0ï¼Œæ•°æ®ä½ä¾æ¬¡é€å‡ºï¼Œåœæ­?/ç©ºé—²ä¸?1
always_comb
begin
	TxD = 1'b1; // é»˜è®¤é«˜ç”µå¹?
	case(TxD_state)
		4'b0001: TxD = 1'b0;              // èµ·å§‹ä½?
		4'b0010,
		4'b0011,
		4'b0100,
		4'b0101,
		4'b0110,
		4'b0111,
		4'b1000,
		4'b1001: TxD = TxD_data[bit_cnt]; // æ•°æ®ä½?
		4'b1010: TxD = 1'b1;              // åœæ­¢ä½?
		default: TxD = 1'b1;
	endcase
end

/* -------------------------------------- */
endmodule