#include "arduino/samd.ceu"

#define CEU_TIMER_IRQ_N     _TC4_IRQn
#define CEU_PM_TIMER        CEU_PM_TC4
#define CEU_TIMER_PRESCALER 1024

#include "../timer.ceu"

native/pos do
    #define CEU_TIMER_TC ((TcCount16*) TC3)

    static u16 ceu_timer_old;

    void ceu_timer_init (void)
    {
        /* Based on <https://forum.arduino.cc/index.php?topic=425385.msg2931200#msg2931200> */

        // Set up the generic clock (GCLK4) used to clock timers
        REG_GCLK_GENDIV = GCLK_GENDIV_DIV(1) |          // Divide the 48MHz clock source by divisor 1: 48MHz/1=48MHz
                          GCLK_GENDIV_ID(4);            // Select Generic Clock (GCLK) 4
        CEU_SAMD_WAIT(*GCLK);

        REG_GCLK_GENCTRL = GCLK_GENCTRL_IDC |           // Set the duty cycle to 50/50 HIGH/LOW
                           GCLK_GENCTRL_GENEN |         // Enable GCLK4
                           GCLK_GENCTRL_SRC_DFLL48M |   // Set the 48MHz clock source
                           GCLK_GENCTRL_ID(4);          // Select GCLK4
        CEU_SAMD_WAIT(*GCLK);

        // Feed GCLK4 to TC4 and TC5
        REG_GCLK_CLKCTRL = GCLK_CLKCTRL_CLKEN |         // Enable GCLK4 to TC4 and TC5
                           GCLK_CLKCTRL_GEN_GCLK4 |     // Select GCLK4
                           GCLK_CLKCTRL_ID_TC4_TC5;     // Feed the GCLK4 to TC4 and TC5
        CEU_SAMD_WAIT(*GCLK);

        NVIC_SetPriority(TC4_IRQn, 0);                  // Set the NVIC priority to highest
        NVIC_EnableIRQ(TC4_IRQn);                       // Connect TC4 to NVIC

        REG_TC4_INTFLAG |= TC_INTFLAG_OVF;              // Clear the interrupt flags
        REG_TC4_INTENSET = TC_INTENSET_OVF;             // Enable TC4 interrupts

        ceu_timer_old = REG_TC4_COUNT16_COUNT;

        REG_TC4_CTRLA |= TC_CTRLA_PRESCALER_DIV1024 |   // Set prescaler to 1024, 48MHz/1024 = 46.875kHz
                         TC_CTRLA_WAVEGEN_NFRQ |        // Put the timer TC4 into match frequency (MFRQ) mode
                         TC_CTRLA_ENABLE;               // Enable TC4
        CEU_SAMD_WAIT(TC4->COUNT16);
    }

    void ceu_timer_request (s32 us) {
        if (us == CEU_WCLOCK_INACTIVE) {
            REG_TC4_CTRLBSET |= TCC_CTRLBSET_CMD_STOP;
        } else {
            u16 passed = REG_TC4_COUNT16_COUNT - ceu_timer_old;
            s32 v = CEU_TIMER_US_TO_OVERFLOW(us) + passed;
            if (v < 128) {  // since 16-bit counter can count ~1s, needs to overflow many times
                v = 128;    // 128 >>> "overflow + incs-before-request"
            }
            ceu_assert(v<65536, "bug found");
            REG_TC4_COUNT16_COUNT = v;
            ceu_timer_old = (v - passed);
            REG_TC4_CTRLBSET |= TCC_CTRLBSET_CMD_RETRIGGER;
        }
    }

    void ceu_timer_done (void) {
        REG_TC4_INTFLAG = TC_INTFLAG_OVF;       // clears the ovf flag
    }

    s32 ceu_timer_dt (void) {
        u16 now = REG_TC4_COUNT16_COUNT;
        //ceu_assert(now<128, "bug found");     (not really, only if called due to CEU_TIMER)
        s32 dt  = (u16)(now - ceu_timer_old);
        ceu_timer_old = now;
        return CEU_TIMER_INCS_TO_US(dt);
    }
end
