<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>latency_encoding</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>22053</Best-caseLatency>
            <Average-caseLatency>22053</Average-caseLatency>
            <Worst-caseLatency>22053</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.221 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.221 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.221 ms</Worst-caseRealTimeLatency>
            <Interval-min>22054</Interval-min>
            <Interval-max>22054</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../src/encoding.cpp:70</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>39</DSP>
            <FF>5618</FF>
            <LUT>8064</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>latency_encoding</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>latency_encoding</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>latency_encoding</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>latency_encoding</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_latency_encoding_Pipeline_INIT_T_INIT_I_fu_99</InstName>
                    <ModuleName>latency_encoding_Pipeline_INIT_T_INIT_I</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>99</ID>
                    <BindInstances>icmp_ln81_fu_124_p2 add_ln81_fu_130_p2 icmp_ln82_fu_147_p2 select_ln81_fu_153_p3 add_ln81_1_fu_161_p2 select_ln81_1_fu_167_p3 mul_5ns_11ns_15_1_1_U1 shl_ln84_fu_244_p2 add_ln82_fu_175_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_latency_encoding_Pipeline_PIXEL_LOOP_fu_107</InstName>
                    <ModuleName>latency_encoding_Pipeline_PIXEL_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>107</ID>
                    <BindInstances>icmp_ln90_fu_505_p2 add_ln90_fu_511_p2 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U6 xor_ln18_3_fu_558_p2 xor_ln18_2_fu_564_p2 xor_ln18_fu_570_p2 uitofp_32ns_32_6_no_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_U7 xor_ln18_4_fu_610_p2 xor_ln18_5_fu_616_p2 xor_ln18_1_fu_622_p2 uitofp_32ns_32_6_no_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_U6 icmp_ln31_fu_680_p2 icmp_ln31_1_fu_686_p2 or_ln31_fu_692_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U10 and_ln31_fu_698_p2 u1_1_fu_704_p3 flog_32ns_32ns_32_13_full_dsp_1_U12 fmul_32ns_32ns_32_4_max_dsp_1_U7 fsqrt_32ns_32ns_32_16_no_dsp_1_U11 fmul_32ns_32ns_32_4_max_dsp_1_U6 closepath_fu_736_p2 Ex_fu_1148_p2 select_ln453_fu_1153_p3 add_ln376_fu_742_p2 addr_fu_748_p3 shl_ln379_fu_778_p2 mul_80s_24ns_80_5_1_U15 k_1_fu_831_p3 Mx_bits_1_fu_841_p2 Mx_bits_2_fu_846_p3 tmp_6_i_fu_893_p3 shl_ln504_fu_1163_p2 Ex_1_fu_1181_p2 sub_ln506_fu_1195_p2 select_ln506_fu_1201_p3 lshr_ln506_fu_1213_p2 shl_ln506_fu_1219_p2 select_ln506_1_fu_1225_p3 sparsemux_17_3_1_1_1_U16 Mx_1_fu_1236_p3 Ex_2_fu_1483_p3 mul_15ns_15ns_30_1_1_U19 mul_23s_22ns_45_1_1_U13 mul_15ns_15s_30_1_1_U20 mul_30s_29ns_58_2_1_U14 c_fu_1427_p3 c_1_fu_1445_p3 shl_ln291_fu_1456_p2 icmp_ln292_fu_1466_p2 shift_1_fu_1472_p2 shl_ln291_1_fu_1496_p2 shift_2_fu_1501_p3 add_ln300_fu_1506_p2 newexp_fu_1516_p2 icmp_ln306_fu_1478_p2 or_ln306_fu_1530_p2 empty_37_fu_1558_p3 sparsemux_33_4_1_1_1_U17 sparsemux_33_4_1_1_1_U18 results_sign_fu_1096_p3 icmp_ln271_fu_1104_p2 icmp_ln271_1_fu_806_p2 and_ln271_fu_1109_p2 icmp_ln282_fu_1114_p2 xor_ln282_fu_1119_p2 results_sign_1_fu_1125_p2 select_ln282_fu_1565_p3 or_ln282_fu_1572_p2 results_exp_fu_1577_p3 select_ln282_2_fu_1585_p3 results_sig_fu_1592_p3 not_and_ln271_i_demorgan_fu_1131_p2 not_and_ln271_i_fu_1136_p2 results_sign_2_fu_1142_p2 results_exp_1_fu_1600_p3 results_sig_1_fu_1607_p3 fmul_32ns_32ns_32_4_max_dsp_1_U8 fmul_32ns_32ns_32_4_max_dsp_1_U8 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 add_ln317_fu_1656_p2 sub_ln18_fu_1670_p2 select_ln18_fu_1680_p3 lshr_ln18_fu_1708_p2 shl_ln18_fu_1714_p2 val_fu_1740_p3 result_4_fu_1747_p2 result_5_fu_1752_p3 spike_time_1_fu_1770_p3 icmp_ln106_fu_1782_p2 spike_time_2_fu_1788_p3 mul_5ns_11ns_15_1_1_U21 shl_ln108_fu_1828_p2 shl_ln108_2_fu_1865_p2 ref_4oPi_table_100_U second_order_float_sin_cos_K0_U second_order_float_sin_cos_K1_U second_order_float_sin_cos_K2_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>latency_encoding_Pipeline_INIT_T_INIT_I</Name>
            <Loops>
                <INIT_T_INIT_I/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19611</Best-caseLatency>
                    <Average-caseLatency>19611</Average-caseLatency>
                    <Worst-caseLatency>19611</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.196 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.196 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.196 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19601</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INIT_T_INIT_I>
                        <Name>INIT_T_INIT_I</Name>
                        <Slack>7.30</Slack>
                        <TripCount>19600</TripCount>
                        <Latency>19609</Latency>
                        <AbsoluteTimeLatency>0.196 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INIT_T_INIT_I>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/encoding.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <INIT_T_INIT_I>
                            <Name>INIT_T_INIT_I</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/encoding.cpp:81</SourceLocation>
                        </INIT_T_INIT_I>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>161</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>324</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INIT_T_INIT_I" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_124_p2" SOURCE="../src/encoding.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_T_INIT_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_130_p2" SOURCE="../src/encoding.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INIT_T_INIT_I" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_147_p2" SOURCE="../src/encoding.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="INIT_T_INIT_I" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_153_p3" SOURCE="../src/encoding.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_T_INIT_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_161_p2" SOURCE="../src/encoding.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="INIT_T_INIT_I" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_1_fu_167_p3" SOURCE="../src/encoding.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INIT_T_INIT_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_11ns_15_1_1_U1" SOURCE="../src/encoding.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="INIT_T_INIT_I" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln84_fu_244_p2" SOURCE="../src/encoding.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_T_INIT_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_175_p2" SOURCE="../src/encoding.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>latency_encoding_Pipeline_PIXEL_LOOP</Name>
            <Loops>
                <PIXEL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2431</Best-caseLatency>
                    <Average-caseLatency>2431</Average-caseLatency>
                    <Worst-caseLatency>2431</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2355</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PIXEL_LOOP>
                        <Name>PIXEL_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>2429</Latency>
                        <AbsoluteTimeLatency>24.290 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>81</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PIXEL_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/encoding.cpp:90</SourceLocation>
                    <SummaryOfLoopViolations>
                        <PIXEL_LOOP>
                            <Name>PIXEL_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/encoding.cpp:90</SourceLocation>
                        </PIXEL_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>38</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>17</UTIL_DSP>
                    <FF>4279</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6466</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_505_p2" SOURCE="../src/encoding.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_511_p2" SOURCE="../src/encoding.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="PIXEL_LOOP" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="../src/encoding.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="PIXEL_LOOP" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="../src/encoding.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mu" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_3_fu_558_p2" SOURCE="../src/encoding.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_2_fu_564_p2" SOURCE="../src/encoding.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_570_p2" SOURCE="../src/encoding.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="PIXEL_LOOP" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U9" SOURCE="../src/encoding.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="PIXEL_LOOP" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="../src/encoding.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="u1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_4_fu_610_p2" SOURCE="../src/encoding.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_5_fu_616_p2" SOURCE="../src/encoding.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_1_fu_622_p2" SOURCE="../src/encoding.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="PIXEL_LOOP" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U9" SOURCE="../src/encoding.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i11_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="PIXEL_LOOP" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="../src/encoding.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="u2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln31_fu_680_p2" SOURCE="../src/encoding.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_1_fu_686_p2" SOURCE="../src/encoding.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln31_fu_692_p2" SOURCE="../src/encoding.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="PIXEL_LOOP" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U10" SOURCE="../src/encoding.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln31_fu_698_p2" SOURCE="../src/encoding.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="u1_1_fu_704_p3" SOURCE="../src/encoding.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="u1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op flog" DSP="13" ID="" IMPL="fulldsp" LATENCY="12" LOOP="PIXEL_LOOP" OPTYPE="flog" PRAGMA="" RTLNAME="flog_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="../src/encoding.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="PIXEL_LOOP" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="../src/encoding.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="PIXEL_LOOP" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_16_no_dsp_1_U11" SOURCE="../src/encoding.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="PIXEL_LOOP" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="../src/encoding.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="closepath_fu_736_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="closepath" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="Ex_fu_1148_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln453_fu_1153_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln453" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_742_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="addr_fu_748_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="addr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln379_fu_778_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln379" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="4" LOOP="PIXEL_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_80s_24ns_80_5_1_U15" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468" STORAGESUBTYPE="" URAM="0" VARIABLE="h" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="k_1_fu_831_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="k_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="Mx_bits_1_fu_841_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="Mx_bits_2_fu_846_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="cttz" PRAGMA="" RTLNAME="tmp_6_i_fu_893_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln504_fu_1163_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln504" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="Ex_1_fu_1181_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln506_fu_1195_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln506" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_fu_1201_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln506_fu_1213_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln506_fu_1219_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_1_fu_1225_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_1_1_1_U16" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:242" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_basis" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="Mx_1_fu_1236_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="Ex_2_fu_1483_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_15ns_30_1_1_U19" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23s_22ns_45_1_1_U13" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_15s_30_1_1_U20" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="PIXEL_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_30s_29ns_58_2_1_U14" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="cttz" PRAGMA="" RTLNAME="c_fu_1427_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="cttz" PRAGMA="" RTLNAME="c_1_fu_1445_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_fu_1456_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_fu_1466_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="shift_1_fu_1472_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_1_fu_1496_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="shift_2_fu_1501_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln300_fu_1506_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln300" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="newexp_fu_1516_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300" STORAGESUBTYPE="" URAM="0" VARIABLE="newexp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln306_fu_1478_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln306_fu_1530_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="empty_37_fu_1558_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U17" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:267" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U18" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:267" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="results_sign_fu_1096_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:242" STORAGESUBTYPE="" URAM="0" VARIABLE="results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln271_fu_1104_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln271_1_fu_806_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln271_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln271_fu_1109_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln282_fu_1114_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln282" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln282_fu_1119_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln282" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="results_sign_1_fu_1125_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282" STORAGESUBTYPE="" URAM="0" VARIABLE="results_sign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln282_fu_1565_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln282" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln282_fu_1572_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln282" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="results_exp_fu_1577_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282" STORAGESUBTYPE="" URAM="0" VARIABLE="results_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln282_2_fu_1585_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln282_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="results_sig_fu_1592_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282" STORAGESUBTYPE="" URAM="0" VARIABLE="results_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="not_and_ln271_i_demorgan_fu_1131_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="not_and_ln271_i_demorgan" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="not_and_ln271_i_fu_1136_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="not_and_ln271_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="results_sign_2_fu_1142_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282" STORAGESUBTYPE="" URAM="0" VARIABLE="results_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="results_exp_1_fu_1600_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="results_exp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="results_sig_1_fu_1607_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="results_sig_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="PIXEL_LOOP" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U8" SOURCE="../src/encoding.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="z0" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="PIXEL_LOOP" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U8" SOURCE="../src/encoding.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="noise" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="PIXEL_LOOP" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="../src/encoding.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="latency_float" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="PIXEL_LOOP" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="../src/encoding.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="dc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_1656_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_1670_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_1680_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_fu_1708_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_fu_1714_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_1740_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="result_4_fu_1747_p2" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="result_5_fu_1752_p3" SOURCE="C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="spike_time_1_fu_1770_p3" SOURCE="../src/encoding.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="spike_time_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln106_fu_1782_p2" SOURCE="../src/encoding.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="spike_time_2_fu_1788_p3" SOURCE="../src/encoding.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="spike_time_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_11ns_15_1_1_U21" SOURCE="../src/encoding.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln108_fu_1828_p2" SOURCE="../src/encoding.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PIXEL_LOOP" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln108_2_fu_1865_p2" SOURCE="../src/encoding.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln108_2" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="ref_4oPi_table_100_U" SOURCE="" STORAGESIZE="100 13 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="ref_4oPi_table_100" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_cos_K0_U" SOURCE="" STORAGESIZE="30 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_cos_K0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_cos_K1_U" SOURCE="" STORAGESIZE="23 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_cos_K1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_cos_K2_U" SOURCE="" STORAGESIZE="15 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_cos_K2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>latency_encoding</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22053</Best-caseLatency>
                    <Average-caseLatency>22053</Average-caseLatency>
                    <Worst-caseLatency>22053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.221 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.221 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.221 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22054</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/encoding.cpp:70</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>39</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>17</UTIL_DSP>
                    <FF>5618</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>8064</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="img" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spikes" index="1" direction="inout" srcType="signed char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="spikes_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="spikes_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="seed" index="2" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="seed" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="img_1" access="W" description="Data signal of img" range="32">
                    <fields>
                        <field offset="0" width="32" name="img" access="W" description="Bit 31 to 0 of img"/>
                    </fields>
                </register>
                <register offset="0x14" name="img_2" access="W" description="Data signal of img" range="32">
                    <fields>
                        <field offset="0" width="32" name="img" access="W" description="Bit 63 to 32 of img"/>
                    </fields>
                </register>
                <register offset="0x1c" name="spikes_1" access="W" description="Data signal of spikes" range="32">
                    <fields>
                        <field offset="0" width="32" name="spikes" access="W" description="Bit 31 to 0 of spikes"/>
                    </fields>
                </register>
                <register offset="0x20" name="spikes_2" access="W" description="Data signal of spikes" range="32">
                    <fields>
                        <field offset="0" width="32" name="spikes" access="W" description="Bit 63 to 32 of spikes"/>
                    </fields>
                </register>
                <register offset="0x28" name="seed" access="W" description="Data signal of seed" range="32">
                    <fields>
                        <field offset="0" width="16" name="seed" access="W" description="Bit 15 to 0 of seed"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="spikes"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="seed"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="img"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="spikes"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="32" argName="spikes"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">img_1, 0x10, 32, W, Data signal of img, </column>
                    <column name="s_axi_control">img_2, 0x14, 32, W, Data signal of img, </column>
                    <column name="s_axi_control">spikes_1, 0x1c, 32, W, Data signal of spikes, </column>
                    <column name="s_axi_control">spikes_2, 0x20, 32, W, Data signal of spikes, </column>
                    <column name="s_axi_control">seed, 0x28, 32, W, Data signal of seed, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img">inout, float*</column>
                    <column name="spikes">inout, signed char*</column>
                    <column name="seed">in, unsigned short</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="img">m_axi_gmem, interface, , channel=0</column>
                    <column name="img">s_axi_control, register, offset, name=img_1 offset=0x10 range=32</column>
                    <column name="img">s_axi_control, register, offset, name=img_2 offset=0x14 range=32</column>
                    <column name="spikes">m_axi_gmem, interface, , channel=0</column>
                    <column name="spikes">s_axi_control, register, offset, name=spikes_1 offset=0x1c range=32</column>
                    <column name="spikes">s_axi_control, register, offset, name=spikes_2 offset=0x20 range=32</column>
                    <column name="seed">s_axi_control, register, , name=seed offset=0x28 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 784, 32, PIXEL_LOOP, ../src/encoding.cpp:90:17</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">spikes, ../src/encoding.cpp:84:15, write, Widen Fail, , INIT_I, ../src/encoding.cpp:82:17, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">spikes, ../src/encoding.cpp:84:15, write, Inferred, 19600, INIT_T, ../src/encoding.cpp:81:10, , </column>
                    <column name="m_axi_gmem">img, ../src/encoding.cpp:93:20, read, Widen Fail, , PIXEL_LOOP, ../src/encoding.cpp:90:17, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">img, ../src/encoding.cpp:93:20, read, Inferred, 784, PIXEL_LOOP, ../src/encoding.cpp:90:17, , </column>
                    <column name="m_axi_gmem">spikes, ../src/encoding.cpp:108:31, write, Fail, , PIXEL_LOOP, ../src/encoding.cpp:90:17, 214-229, Could not analyze pattern</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../src/encoding.cpp:47" status="valid" parentFunction="rate_encoding" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="../src/encoding.cpp:48" status="valid" parentFunction="rate_encoding" variable="img" isDirective="0" options="m_axi depth=(28 * 28) port=img offset=slave"/>
        <Pragma type="interface" location="../src/encoding.cpp:49" status="valid" parentFunction="rate_encoding" variable="spikes" isDirective="0" options="m_axi depth=25*(28 * 28) port=spikes offset=slave"/>
        <Pragma type="interface" location="../src/encoding.cpp:50" status="valid" parentFunction="rate_encoding" variable="seed" isDirective="0" options="s_axilite port=seed"/>
        <Pragma type="pipeline" location="../src/encoding.cpp:56" status="valid" parentFunction="rate_encoding" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../src/encoding.cpp:75" status="valid" parentFunction="latency_encoding" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="../src/encoding.cpp:76" status="valid" parentFunction="latency_encoding" variable="img" isDirective="0" options="m_axi depth=(28 * 28) port=img offset=slave"/>
        <Pragma type="interface" location="../src/encoding.cpp:77" status="valid" parentFunction="latency_encoding" variable="spikes" isDirective="0" options="m_axi depth=25*(28 * 28) port=spikes offset=slave"/>
        <Pragma type="interface" location="../src/encoding.cpp:78" status="valid" parentFunction="latency_encoding" variable="seed" isDirective="0" options="s_axilite port=seed"/>
        <Pragma type="pipeline" location="../src/encoding.cpp:83" status="valid" parentFunction="latency_encoding" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../src/encoding.cpp:91" status="valid" parentFunction="latency_encoding" variable="" isDirective="0" options="II=3"/>
        <Pragma type="interface" location="../src/encoding.cpp:121" status="valid" parentFunction="delta_encoding" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="../src/encoding.cpp:122" status="valid" parentFunction="delta_encoding" variable="img" isDirective="0" options="m_axi depth=(28 * 28) port=img offset=slave"/>
        <Pragma type="interface" location="../src/encoding.cpp:123" status="valid" parentFunction="delta_encoding" variable="spikes" isDirective="0" options="m_axi depth=25*(28 * 28) port=spikes offset=slave"/>
        <Pragma type="interface" location="../src/encoding.cpp:124" status="valid" parentFunction="delta_encoding" variable="threshold" isDirective="0" options="s_axilite port=threshold"/>
        <Pragma type="interface" location="../src/encoding.cpp:125" status="valid" parentFunction="delta_encoding" variable="leak" isDirective="0" options="s_axilite port=leak"/>
        <Pragma type="array_partition" location="../src/encoding.cpp:129" status="valid" parentFunction="delta_encoding" variable="integrator" isDirective="0" options="variable=integrator cyclic factor=8"/>
        <Pragma type="pipeline" location="../src/encoding.cpp:132" status="valid" parentFunction="delta_encoding" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../src/encoding.cpp:138" status="valid" parentFunction="delta_encoding" variable="" isDirective="0" options="II=3"/>
        <Pragma type="inline" location="../src/encoding.cpp:163" status="valid" parentFunction="count_spikes" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../src/encoding.cpp:169" status="valid" parentFunction="count_spikes" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

