// Seed: 725884486
module module_0;
  initial begin
    if (id_1)
      assert (1'b0);
      else begin
        assume #1  (id_1);
        else $display(id_1, 1 != id_1, id_1, 1 == id_1 > 'b0, 1);
      end
  end
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input wand id_2,
    output uwire id_3,
    output wor id_4,
    input supply0 id_5,
    output wor id_6,
    output wand id_7,
    output tri1 id_8,
    input tri1 id_9
);
  wire id_11;
  module_0();
  assign id_6 = 1 !== 1;
endmodule
