;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-115
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #4, -40
	SPL @-0, <0
	SPL 0, <2
	SLT <100, 9
	SLT <100, 9
	SUB 30, 9
	ADD 30, @9
	SLT <100, 9
	SPL 40, <402
	JMZ -274, @61
	SLT <100, 9
	JMZ -274, @61
	JMZ -274, @61
	SPL 0, <753
	JMZ -274, @61
	ADD 304, 90
	ADD 30, 9
	SPL 0, <402
	SLT <100, 9
	SPL 0, <402
	SPL 0, <402
	SPL 0, -31
	JMZ 210, 36
	JMZ 30, 9
	JMZ 210, 36
	SPL 0, <753
	DJN <-30, 9
	DJN <-30, 9
	ADD 30, @9
	DJN @300, 90
	SPL 0, -31
	SPL 0, -31
	JMZ 40, 901
	SPL 0, <753
	DJN <121, 103
	SPL -1, @-20
	ADD 30, 9
	ADD 30, 9
	SPL 40, <402
	SPL 0, <753
	DJN <-30, 9
	SPL 0, <753
	SPL 0, <753
	SPL 0, <753
	CMP -207, <-115
	JMN @12, #200
	JMN @12, #200
	CMP #4, -40
	SPL 0, <407
	CMP -207, <-110
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, 106
	JMP @82, #200
	SUB @121, 106
	SPL 0, <407
	JMP 12, 10
	SUB #82, @200
	DAT #121, #106
	DAT #801, #10
	SUB 12, <10
	SPL 0, <407
	SPL 0, <407
	JMP -1, @-20
	SUB @121, 106
	SUB @121, 106
	SUB 702, -10
	SUB 121, 100
	SUB 121, 100
	SUB @121, 106
	SUB #82, @200
	SPL 0, <407
	SPL 0, <407
	SUB 121, 100
	SUB 121, 100
	ADD <0, 969
	SUB 0, @300
	SLT 20, @11
	SLT <270, <1
	SLT 20, @11
	SLT 20, @11
	SPL 0, <407
	ADD <0, 969
	SLT 20, @71
	MOV -1, <-20
	SUB -1, <-0
	SUB -1, <-0
	SPL 0, <407
	SUB @121, 106
	ADD 210, 60
	SUB @121, 106
	SUB @121, 106
	ADD 210, 60
	SPL 0, <407
	CMP -207, <-110
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <407
	MOV -1, <-20
	JMP @82, #200
