{"Jinho Suh": [0.5, ["MACAU: A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets", ["Jinho Suh", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2012.6168940", "hpca", 2012]], "Murali Annavaram": [0, ["MACAU: A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets", ["Jinho Suh", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2012.6168940", "hpca", 2012]], "Michel Dubois": [0, ["MACAU: A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets", ["Jinho Suh", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2012.6168940", "hpca", 2012]], "Manu Awasthi": [0, ["Efficient scrub mechanisms for error-prone emerging memories", ["Manu Awasthi", "Manjunath Shevgoor", "Kshitij Sudan", "Bipin Rajendran", "Rajeev Balasubramonian", "Viji Srinivasan"], "https://doi.org/10.1109/HPCA.2012.6168941", "hpca", 2012]], "Manjunath Shevgoor": [0, ["Efficient scrub mechanisms for error-prone emerging memories", ["Manu Awasthi", "Manjunath Shevgoor", "Kshitij Sudan", "Bipin Rajendran", "Rajeev Balasubramonian", "Viji Srinivasan"], "https://doi.org/10.1109/HPCA.2012.6168941", "hpca", 2012]], "Kshitij Sudan": [0, ["Efficient scrub mechanisms for error-prone emerging memories", ["Manu Awasthi", "Manjunath Shevgoor", "Kshitij Sudan", "Bipin Rajendran", "Rajeev Balasubramonian", "Viji Srinivasan"], "https://doi.org/10.1109/HPCA.2012.6168941", "hpca", 2012]], "Bipin Rajendran": [0, ["Efficient scrub mechanisms for error-prone emerging memories", ["Manu Awasthi", "Manjunath Shevgoor", "Kshitij Sudan", "Bipin Rajendran", "Rajeev Balasubramonian", "Viji Srinivasan"], "https://doi.org/10.1109/HPCA.2012.6168941", "hpca", 2012]], "Rajeev Balasubramonian": [0, ["Efficient scrub mechanisms for error-prone emerging memories", ["Manu Awasthi", "Manjunath Shevgoor", "Kshitij Sudan", "Bipin Rajendran", "Rajeev Balasubramonian", "Viji Srinivasan"], "https://doi.org/10.1109/HPCA.2012.6168941", "hpca", 2012], ["Staged Reads: Mitigating the impact of DRAM writes on DRAM reads", ["Niladrish Chatterjee", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2012.6168943", "hpca", 2012]], "Viji Srinivasan": [0, ["Efficient scrub mechanisms for error-prone emerging memories", ["Manu Awasthi", "Manjunath Shevgoor", "Kshitij Sudan", "Bipin Rajendran", "Rajeev Balasubramonian", "Viji Srinivasan"], "https://doi.org/10.1109/HPCA.2012.6168941", "hpca", 2012]], "Timothy N. Miller": [0, ["Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips", ["Timothy N. Miller", "Xiang Pan", "Renji Thomas", "Naser Sedaghati", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2012.6168942", "hpca", 2012]], "Xiang Pan": [0, ["Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips", ["Timothy N. Miller", "Xiang Pan", "Renji Thomas", "Naser Sedaghati", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2012.6168942", "hpca", 2012]], "Renji Thomas": [0, ["Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips", ["Timothy N. Miller", "Xiang Pan", "Renji Thomas", "Naser Sedaghati", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2012.6168942", "hpca", 2012]], "Naser Sedaghati": [0, ["Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips", ["Timothy N. Miller", "Xiang Pan", "Renji Thomas", "Naser Sedaghati", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2012.6168942", "hpca", 2012]], "Radu Teodorescu": [0, ["Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips", ["Timothy N. Miller", "Xiang Pan", "Renji Thomas", "Naser Sedaghati", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2012.6168942", "hpca", 2012]], "Niladrish Chatterjee": [0, ["Staged Reads: Mitigating the impact of DRAM writes on DRAM reads", ["Niladrish Chatterjee", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2012.6168943", "hpca", 2012]], "Naveen Muralimanohar": [0, ["Staged Reads: Mitigating the impact of DRAM writes on DRAM reads", ["Niladrish Chatterjee", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2012.6168943", "hpca", 2012]], "Al Davis": [0, ["Staged Reads: Mitigating the impact of DRAM writes on DRAM reads", ["Niladrish Chatterjee", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2012.6168943", "hpca", 2012]], "Norman P. Jouppi": [0, ["Staged Reads: Mitigating the impact of DRAM writes on DRAM reads", ["Niladrish Chatterjee", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2012.6168943", "hpca", 2012]], "Min Kyu Jeong": [0.9969375878572464, ["Balancing DRAM locality and parallelism in shared memory CMP systems", ["Min Kyu Jeong", "Doe Hyun Yoon", "Dam Sunwoo", "Mike Sullivan", "Ikhwan Lee", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2012.6168944", "hpca", 2012]], "Doe Hyun Yoon": [0.990086242556572, ["Balancing DRAM locality and parallelism in shared memory CMP systems", ["Min Kyu Jeong", "Doe Hyun Yoon", "Dam Sunwoo", "Mike Sullivan", "Ikhwan Lee", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2012.6168944", "hpca", 2012]], "Dam Sunwoo": [0, ["Balancing DRAM locality and parallelism in shared memory CMP systems", ["Min Kyu Jeong", "Doe Hyun Yoon", "Dam Sunwoo", "Mike Sullivan", "Ikhwan Lee", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2012.6168944", "hpca", 2012]], "Mike Sullivan": [0, ["Balancing DRAM locality and parallelism in shared memory CMP systems", ["Min Kyu Jeong", "Doe Hyun Yoon", "Dam Sunwoo", "Mike Sullivan", "Ikhwan Lee", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2012.6168944", "hpca", 2012]], "Ikhwan Lee": [0.9706085324287415, ["Balancing DRAM locality and parallelism in shared memory CMP systems", ["Min Kyu Jeong", "Doe Hyun Yoon", "Dam Sunwoo", "Mike Sullivan", "Ikhwan Lee", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2012.6168944", "hpca", 2012]], "Mattan Erez": [0, ["Balancing DRAM locality and parallelism in shared memory CMP systems", ["Min Kyu Jeong", "Doe Hyun Yoon", "Dam Sunwoo", "Mike Sullivan", "Ikhwan Lee", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2012.6168944", "hpca", 2012]], "Janani Mukundan": [0, ["MORSE: Multi-objective reconfigurable self-optimizing memory scheduler", ["Janani Mukundan", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2012.6168945", "hpca", 2012]], "Jose F. Martinez": [0, ["MORSE: Multi-objective reconfigurable self-optimizing memory scheduler", ["Janani Mukundan", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2012.6168945", "hpca", 2012]], "Jacob Adriaens": [0, ["The case for GPGPU spatial multitasking", ["Jacob Adriaens", "Katherine Compton", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1109/HPCA.2012.6168946", "hpca", 2012]], "Katherine Compton": [0, ["The case for GPGPU spatial multitasking", ["Jacob Adriaens", "Katherine Compton", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1109/HPCA.2012.6168946", "hpca", 2012]], "Nam Sung Kim": [0.9872660338878632, ["The case for GPGPU spatial multitasking", ["Jacob Adriaens", "Katherine Compton", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1109/HPCA.2012.6168946", "hpca", 2012]], "Michael J. Schulte": [0, ["The case for GPGPU spatial multitasking", ["Jacob Adriaens", "Katherine Compton", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1109/HPCA.2012.6168946", "hpca", 2012]], "Jaekyu Lee": [0.9985511153936386, ["TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture", ["Jaekyu Lee", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2012.6168947", "hpca", 2012]], "Hyesoon Kim": [0.997093603014946, ["TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture", ["Jaekyu Lee", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2012.6168947", "hpca", 2012]], "Yi Yang": [0.00034603855601744726, ["CPU-assisted GPGPU on fused CPU-GPU architectures", ["Yi Yang", "Ping Xiang", "Mike Mantor", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2012.6168948", "hpca", 2012]], "Ping Xiang": [0, ["CPU-assisted GPGPU on fused CPU-GPU architectures", ["Yi Yang", "Ping Xiang", "Mike Mantor", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2012.6168948", "hpca", 2012]], "Mike Mantor": [0, ["CPU-assisted GPGPU on fused CPU-GPU architectures", ["Yi Yang", "Ping Xiang", "Mike Mantor", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2012.6168948", "hpca", 2012]], "Huiyang Zhou": [0, ["CPU-assisted GPGPU on fused CPU-GPU architectures", ["Yi Yang", "Ping Xiang", "Mike Mantor", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2012.6168948", "hpca", 2012]], "Jesse Benson": [0, ["Design, integration and implementation of the DySER hardware accelerator into OpenSPARC", ["Jesse Benson", "Ryan Cofell", "Chris Frericks", "Chen-Han Ho", "Venkatraman Govindaraju", "Tony Nowatzki", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2012.6168949", "hpca", 2012]], "Ryan Cofell": [0, ["Design, integration and implementation of the DySER hardware accelerator into OpenSPARC", ["Jesse Benson", "Ryan Cofell", "Chris Frericks", "Chen-Han Ho", "Venkatraman Govindaraju", "Tony Nowatzki", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2012.6168949", "hpca", 2012]], "Chris Frericks": [0, ["Design, integration and implementation of the DySER hardware accelerator into OpenSPARC", ["Jesse Benson", "Ryan Cofell", "Chris Frericks", "Chen-Han Ho", "Venkatraman Govindaraju", "Tony Nowatzki", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2012.6168949", "hpca", 2012]], "Chen-Han Ho": [0, ["Design, integration and implementation of the DySER hardware accelerator into OpenSPARC", ["Jesse Benson", "Ryan Cofell", "Chris Frericks", "Chen-Han Ho", "Venkatraman Govindaraju", "Tony Nowatzki", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2012.6168949", "hpca", 2012]], "Venkatraman Govindaraju": [0, ["Design, integration and implementation of the DySER hardware accelerator into OpenSPARC", ["Jesse Benson", "Ryan Cofell", "Chris Frericks", "Chen-Han Ho", "Venkatraman Govindaraju", "Tony Nowatzki", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2012.6168949", "hpca", 2012]], "Tony Nowatzki": [0, ["Design, integration and implementation of the DySER hardware accelerator into OpenSPARC", ["Jesse Benson", "Ryan Cofell", "Chris Frericks", "Chen-Han Ho", "Venkatraman Govindaraju", "Tony Nowatzki", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2012.6168949", "hpca", 2012]], "Karthikeyan Sankaralingam": [0, ["Design, integration and implementation of the DySER hardware accelerator into OpenSPARC", ["Jesse Benson", "Ryan Cofell", "Chris Frericks", "Chen-Han Ho", "Venkatraman Govindaraju", "Tony Nowatzki", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2012.6168949", "hpca", 2012]], "Daniel Sanchez": [0, ["SCD: A scalable coherence directory with flexible sharer set encoding", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2012.6168950", "hpca", 2012]], "Christos Kozyrakis": [0, ["SCD: A scalable coherence directory with flexible sharer set encoding", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2012.6168950", "hpca", 2012]], "Anurag Negi": [0, ["\u03c0-TM: Pessimistic invalidation for scalable lazy hardware transactional memory", ["Anurag Negi", "J. Ruben Titos Gil", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2012.6168951", "hpca", 2012]], "J. Ruben Titos Gil": [9.020813855622968e-15, ["\u03c0-TM: Pessimistic invalidation for scalable lazy hardware transactional memory", ["Anurag Negi", "J. Ruben Titos Gil", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2012.6168951", "hpca", 2012]], "Manuel E. Acacio": [0, ["\u03c0-TM: Pessimistic invalidation for scalable lazy hardware transactional memory", ["Anurag Negi", "J. Ruben Titos Gil", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2012.6168951", "hpca", 2012]], "Jose M. Garcia": [0, ["\u03c0-TM: Pessimistic invalidation for scalable lazy hardware transactional memory", ["Anurag Negi", "J. Ruben Titos Gil", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2012.6168951", "hpca", 2012]], "Per Stenstrom": [0, ["\u03c0-TM: Pessimistic invalidation for scalable lazy hardware transactional memory", ["Anurag Negi", "J. Ruben Titos Gil", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2012.6168951", "hpca", 2012]], "Xuehai Qian": [0, ["BulkSMT: Designing SMT processors for atomic-block execution", ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6168952", "hpca", 2012]], "Benjamin Sahelices": [0, ["BulkSMT: Designing SMT processors for atomic-block execution", ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6168952", "hpca", 2012]], "Josep Torrellas": [0, ["BulkSMT: Designing SMT processors for atomic-block execution", ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6168952", "hpca", 2012], ["Pacman: Tolerating asymmetric data races with unintrusive hardware", ["Shanxiang Qi", "Norimasa Otsuki", "Lois Orosa Nogueira", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169039", "hpca", 2012], ["BulkCompactor: Optimized deterministic execution via Conflict-Aware commit of atomic blocks", ["Yuelu Duan", "Xing Zhou", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169040", "hpca", 2012]], "Sheng Ma": [0, ["Supporting efficient collective communication in NoCs", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1109/HPCA.2012.6168953", "hpca", 2012], ["Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1109/HPCA.2012.6169049", "hpca", 2012]], "Natalie D. Enright Jerger": [0, ["Supporting efficient collective communication in NoCs", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1109/HPCA.2012.6168953", "hpca", 2012], ["Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1109/HPCA.2012.6169049", "hpca", 2012]], "Zhiying Wang": [1.967520521506394e-10, ["Supporting efficient collective communication in NoCs", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1109/HPCA.2012.6168953", "hpca", 2012], ["Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip", ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "https://doi.org/10.1109/HPCA.2012.6169049", "hpca", 2012]], "Yangyang Pan": [0, ["Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications", ["Yangyang Pan", "Guiqiang Dong", "Qi Wu", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2012.6168954", "hpca", 2012]], "Guiqiang Dong": [1.725526281859402e-07, ["Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications", ["Yangyang Pan", "Guiqiang Dong", "Qi Wu", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2012.6168954", "hpca", 2012]], "Qi Wu": [1.1267234185652342e-05, ["Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications", ["Yangyang Pan", "Guiqiang Dong", "Qi Wu", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2012.6168954", "hpca", 2012]], "Tong Zhang": [0, ["Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications", ["Yangyang Pan", "Guiqiang Dong", "Qi Wu", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2012.6168954", "hpca", 2012]], "Kevin T. Lim": [1.5397269635286648e-05, ["System-level implications of disaggregated memory", ["Kevin T. Lim", "Yoshio Turner", "Jose Renato Santos", "Alvin AuYoung", "Jichuan Chang", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2012.6168955", "hpca", 2012]], "Yoshio Turner": [0, ["System-level implications of disaggregated memory", ["Kevin T. Lim", "Yoshio Turner", "Jose Renato Santos", "Alvin AuYoung", "Jichuan Chang", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2012.6168955", "hpca", 2012]], "Jose Renato Santos": [0, ["System-level implications of disaggregated memory", ["Kevin T. Lim", "Yoshio Turner", "Jose Renato Santos", "Alvin AuYoung", "Jichuan Chang", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2012.6168955", "hpca", 2012]], "Alvin AuYoung": [0, ["System-level implications of disaggregated memory", ["Kevin T. Lim", "Yoshio Turner", "Jose Renato Santos", "Alvin AuYoung", "Jichuan Chang", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2012.6168955", "hpca", 2012]], "Jichuan Chang": [2.348196687762538e-06, ["System-level implications of disaggregated memory", ["Kevin T. Lim", "Yoshio Turner", "Jose Renato Santos", "Alvin AuYoung", "Jichuan Chang", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2012.6168955", "hpca", 2012]], "Parthasarathy Ranganathan": [0, ["System-level implications of disaggregated memory", ["Kevin T. Lim", "Yoshio Turner", "Jose Renato Santos", "Alvin AuYoung", "Jichuan Chang", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2012.6168955", "hpca", 2012]], "Thomas F. Wenisch": [0, ["System-level implications of disaggregated memory", ["Kevin T. Lim", "Yoshio Turner", "Jose Renato Santos", "Alvin AuYoung", "Jichuan Chang", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2012.6168955", "hpca", 2012], ["Computational sprinting", ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "https://doi.org/10.1109/HPCA.2012.6169031", "hpca", 2012]], "Lei Jiang": [0, ["Improving write operations in MLC phase change memory", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2012.6169027", "hpca", 2012]], "Bo Zhao": [0, ["Improving write operations in MLC phase change memory", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2012.6169027", "hpca", 2012]], "Youtao Zhang": [0, ["Improving write operations in MLC phase change memory", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2012.6169027", "hpca", 2012]], "Jun Yang": [0.07243934646248817, ["Improving write operations in MLC phase change memory", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2012.6169027", "hpca", 2012]], "Bruce R. Childers": [0, ["Improving write operations in MLC phase change memory", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2012.6169027", "hpca", 2012]], "Dyer Rolan": [0, ["Adaptive Set-Granular Cooperative Caching", ["Dyer Rolan", "Basilio B. Fraguela", "Ramon Doallo"], "https://doi.org/10.1109/HPCA.2012.6169028", "hpca", 2012]], "Basilio B. Fraguela": [0, ["Adaptive Set-Granular Cooperative Caching", ["Dyer Rolan", "Basilio B. Fraguela", "Ramon Doallo"], "https://doi.org/10.1109/HPCA.2012.6169028", "hpca", 2012]], "Ramon Doallo": [0, ["Adaptive Set-Granular Cooperative Caching", ["Dyer Rolan", "Basilio B. Fraguela", "Ramon Doallo"], "https://doi.org/10.1109/HPCA.2012.6169028", "hpca", 2012]], "David Daly": [0, ["Cache restoration for highly partitioned virtualized systems", ["David Daly", "Harold W. Cain"], "https://doi.org/10.1109/HPCA.2012.6169029", "hpca", 2012]], "Harold W. Cain": [0, ["Cache restoration for highly partitioned virtualized systems", ["David Daly", "Harold W. Cain"], "https://doi.org/10.1109/HPCA.2012.6169029", "hpca", 2012]], "Samira Manabi Khan": [0, ["Decoupled dynamic cache segmentation", ["Samira Manabi Khan", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2012.6169030", "hpca", 2012]], "Zhe Wang": [3.4817302321243915e-06, ["Decoupled dynamic cache segmentation", ["Samira Manabi Khan", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2012.6169030", "hpca", 2012]], "Daniel A. Jimenez": [0, ["Decoupled dynamic cache segmentation", ["Samira Manabi Khan", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2012.6169030", "hpca", 2012]], "Arun Raghavan": [0, ["Computational sprinting", ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "https://doi.org/10.1109/HPCA.2012.6169031", "hpca", 2012]], "Yixin Luo": [0, ["Computational sprinting", ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "https://doi.org/10.1109/HPCA.2012.6169031", "hpca", 2012]], "Anuj Chandawalla": [0, ["Computational sprinting", ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "https://doi.org/10.1109/HPCA.2012.6169031", "hpca", 2012]], "Marios C. Papaefthymiou": [0, ["Computational sprinting", ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "https://doi.org/10.1109/HPCA.2012.6169031", "hpca", 2012]], "Kevin P. Pipe": [0, ["Computational sprinting", ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "https://doi.org/10.1109/HPCA.2012.6169031", "hpca", 2012]], "Milo M. K. Martin": [0, ["Computational sprinting", ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "https://doi.org/10.1109/HPCA.2012.6169031", "hpca", 2012]], "John Sartori": [0, ["Power balanced pipelines", ["John Sartori", "Ben Ahrens", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2012.6169032", "hpca", 2012]], "Ben Ahrens": [0, ["Power balanced pipelines", ["John Sartori", "Ben Ahrens", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2012.6169032", "hpca", 2012]], "Rakesh Kumar": [0, ["Power balanced pipelines", ["John Sartori", "Ben Ahrens", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2012.6169032", "hpca", 2012]], "Steven J. Battle": [0, ["Flexible register management using reference counting", ["Steven J. Battle", "Andrew D. Hilton", "Mark Hempstead", "Amir Roth"], "https://doi.org/10.1109/HPCA.2012.6169033", "hpca", 2012]], "Andrew D. Hilton": [0, ["Flexible register management using reference counting", ["Steven J. Battle", "Andrew D. Hilton", "Mark Hempstead", "Amir Roth"], "https://doi.org/10.1109/HPCA.2012.6169033", "hpca", 2012]], "Mark Hempstead": [0, ["Flexible register management using reference counting", ["Steven J. Battle", "Andrew D. Hilton", "Mark Hempstead", "Amir Roth"], "https://doi.org/10.1109/HPCA.2012.6169033", "hpca", 2012]], "Amir Roth": [0, ["Flexible register management using reference counting", ["Steven J. Battle", "Andrew D. Hilton", "Mark Hempstead", "Amir Roth"], "https://doi.org/10.1109/HPCA.2012.6169033", "hpca", 2012]], "Guihai Yan": [0, ["AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture", ["Guihai Yan", "Yingmin Li", "Yinhe Han", "Xiaowei Li", "Minyi Guo", "Xiaoyao Liang"], "https://doi.org/10.1109/HPCA.2012.6169034", "hpca", 2012]], "Yingmin Li": [0, ["AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture", ["Guihai Yan", "Yingmin Li", "Yinhe Han", "Xiaowei Li", "Minyi Guo", "Xiaoyao Liang"], "https://doi.org/10.1109/HPCA.2012.6169034", "hpca", 2012]], "Yinhe Han": [0.005291748326271772, ["AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture", ["Guihai Yan", "Yingmin Li", "Yinhe Han", "Xiaowei Li", "Minyi Guo", "Xiaoyao Liang"], "https://doi.org/10.1109/HPCA.2012.6169034", "hpca", 2012]], "Xiaowei Li": [0, ["AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture", ["Guihai Yan", "Yingmin Li", "Yinhe Han", "Xiaowei Li", "Minyi Guo", "Xiaoyao Liang"], "https://doi.org/10.1109/HPCA.2012.6169034", "hpca", 2012]], "Minyi Guo": [0, ["AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture", ["Guihai Yan", "Yingmin Li", "Yinhe Han", "Xiaowei Li", "Minyi Guo", "Xiaoyao Liang"], "https://doi.org/10.1109/HPCA.2012.6169034", "hpca", 2012]], "Xiaoyao Liang": [0, ["AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture", ["Guihai Yan", "Yingmin Li", "Yinhe Han", "Xiaowei Li", "Minyi Guo", "Xiaoyao Liang"], "https://doi.org/10.1109/HPCA.2012.6169034", "hpca", 2012]], "Raid Zuhair Ayoub": [0, ["JETC: Joint energy thermal and cooling management for memory and CPU subsystems in servers", ["Raid Zuhair Ayoub", "Rajib Nath", "Tajana Rosing"], "https://doi.org/10.1109/HPCA.2012.6169035", "hpca", 2012]], "Rajib Nath": [0, ["JETC: Joint energy thermal and cooling management for memory and CPU subsystems in servers", ["Raid Zuhair Ayoub", "Rajib Nath", "Tajana Rosing"], "https://doi.org/10.1109/HPCA.2012.6169035", "hpca", 2012]], "Tajana Rosing": [0, ["JETC: Joint energy thermal and cooling management for memory and CPU subsystems in servers", ["Raid Zuhair Ayoub", "Rajib Nath", "Tajana Rosing"], "https://doi.org/10.1109/HPCA.2012.6169035", "hpca", 2012]], "Karthik T. Sundararajan": [0, ["Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs", ["Karthik T. Sundararajan", "Vasileios Porpodas", "Timothy M. Jones", "Nigel P. Topham", "Bjorn Franke"], "https://doi.org/10.1109/HPCA.2012.6169036", "hpca", 2012]], "Vasileios Porpodas": [0, ["Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs", ["Karthik T. Sundararajan", "Vasileios Porpodas", "Timothy M. Jones", "Nigel P. Topham", "Bjorn Franke"], "https://doi.org/10.1109/HPCA.2012.6169036", "hpca", 2012]], "Timothy M. Jones": [0, ["Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs", ["Karthik T. Sundararajan", "Vasileios Porpodas", "Timothy M. Jones", "Nigel P. Topham", "Bjorn Franke"], "https://doi.org/10.1109/HPCA.2012.6169036", "hpca", 2012]], "Nigel P. Topham": [0, ["Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs", ["Karthik T. Sundararajan", "Vasileios Porpodas", "Timothy M. Jones", "Nigel P. Topham", "Bjorn Franke"], "https://doi.org/10.1109/HPCA.2012.6169036", "hpca", 2012]], "Bjorn Franke": [0, ["Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs", ["Karthik T. Sundararajan", "Vasileios Porpodas", "Timothy M. Jones", "Nigel P. Topham", "Bjorn Franke"], "https://doi.org/10.1109/HPCA.2012.6169036", "hpca", 2012]], "Houman Homayoun": [0, ["Dynamically heterogeneous cores through 3D resource pooling", ["Houman Homayoun", "Vasileios Kontorinis", "Amirali Shayan", "Ta-Wei Lin", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2012.6169037", "hpca", 2012]], "Vasileios Kontorinis": [0, ["Dynamically heterogeneous cores through 3D resource pooling", ["Houman Homayoun", "Vasileios Kontorinis", "Amirali Shayan", "Ta-Wei Lin", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2012.6169037", "hpca", 2012]], "Amirali Shayan": [0, ["Dynamically heterogeneous cores through 3D resource pooling", ["Houman Homayoun", "Vasileios Kontorinis", "Amirali Shayan", "Ta-Wei Lin", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2012.6169037", "hpca", 2012]], "Ta-Wei Lin": [0, ["Dynamically heterogeneous cores through 3D resource pooling", ["Houman Homayoun", "Vasileios Kontorinis", "Amirali Shayan", "Ta-Wei Lin", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2012.6169037", "hpca", 2012]], "Dean M. Tullsen": [0, ["Dynamically heterogeneous cores through 3D resource pooling", ["Houman Homayoun", "Vasileios Kontorinis", "Amirali Shayan", "Ta-Wei Lin", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2012.6169037", "hpca", 2012]], "Cedomir Segulja": [0, ["Architectural support for synchronization-free deterministic parallel programming", ["Cedomir Segulja", "Tarek S. Abdelrahman"], "https://doi.org/10.1109/HPCA.2012.6169038", "hpca", 2012]], "Tarek S. Abdelrahman": [0, ["Architectural support for synchronization-free deterministic parallel programming", ["Cedomir Segulja", "Tarek S. Abdelrahman"], "https://doi.org/10.1109/HPCA.2012.6169038", "hpca", 2012]], "Shanxiang Qi": [0, ["Pacman: Tolerating asymmetric data races with unintrusive hardware", ["Shanxiang Qi", "Norimasa Otsuki", "Lois Orosa Nogueira", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169039", "hpca", 2012]], "Norimasa Otsuki": [0, ["Pacman: Tolerating asymmetric data races with unintrusive hardware", ["Shanxiang Qi", "Norimasa Otsuki", "Lois Orosa Nogueira", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169039", "hpca", 2012]], "Lois Orosa Nogueira": [0, ["Pacman: Tolerating asymmetric data races with unintrusive hardware", ["Shanxiang Qi", "Norimasa Otsuki", "Lois Orosa Nogueira", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169039", "hpca", 2012]], "Abdullah Muzahid": [0, ["Pacman: Tolerating asymmetric data races with unintrusive hardware", ["Shanxiang Qi", "Norimasa Otsuki", "Lois Orosa Nogueira", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169039", "hpca", 2012]], "Yuelu Duan": [0, ["BulkCompactor: Optimized deterministic execution via Conflict-Aware commit of atomic blocks", ["Yuelu Duan", "Xing Zhou", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169040", "hpca", 2012]], "Xing Zhou": [0, ["BulkCompactor: Optimized deterministic execution via Conflict-Aware commit of atomic blocks", ["Yuelu Duan", "Xing Zhou", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169040", "hpca", 2012]], "Wonsun Ahn": [0.9340992420911789, ["BulkCompactor: Optimized deterministic execution via Conflict-Aware commit of atomic blocks", ["Yuelu Duan", "Xing Zhou", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2012.6169040", "hpca", 2012]], "Dan Lin": [0, ["Parabix: Boosting the efficiency of text processing on commodity processors", ["Dan Lin", "Nigel Medforth", "Kenneth S. Herdy", "Arrvindh Shriraman", "Robert D. Cameron"], "https://doi.org/10.1109/HPCA.2012.6169041", "hpca", 2012]], "Nigel Medforth": [0, ["Parabix: Boosting the efficiency of text processing on commodity processors", ["Dan Lin", "Nigel Medforth", "Kenneth S. Herdy", "Arrvindh Shriraman", "Robert D. Cameron"], "https://doi.org/10.1109/HPCA.2012.6169041", "hpca", 2012]], "Kenneth S. Herdy": [0, ["Parabix: Boosting the efficiency of text processing on commodity processors", ["Dan Lin", "Nigel Medforth", "Kenneth S. Herdy", "Arrvindh Shriraman", "Robert D. Cameron"], "https://doi.org/10.1109/HPCA.2012.6169041", "hpca", 2012]], "Arrvindh Shriraman": [0, ["Parabix: Boosting the efficiency of text processing on commodity processors", ["Dan Lin", "Nigel Medforth", "Kenneth S. Herdy", "Arrvindh Shriraman", "Robert D. Cameron"], "https://doi.org/10.1109/HPCA.2012.6169041", "hpca", 2012]], "Robert D. Cameron": [0, ["Parabix: Boosting the efficiency of text processing on commodity processors", ["Dan Lin", "Nigel Medforth", "Kenneth S. Herdy", "Arrvindh Shriraman", "Robert D. Cameron"], "https://doi.org/10.1109/HPCA.2012.6169041", "hpca", 2012]], "Ganesh Balakrishnan": [0, ["WEST: Cloning data cache behavior using Stochastic Traces", ["Ganesh Balakrishnan", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2012.6169042", "hpca", 2012]], "Yan Solihin": [0, ["WEST: Cloning data cache behavior using Stochastic Traces", ["Ganesh Balakrishnan", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2012.6169042", "hpca", 2012]], "Tianshi Chen": [0, ["Statistical performance comparisons of computers", ["Tianshi Chen", "Yunji Chen", "Qi Guo", "Olivier Temam", "Yue Wu", "Weiwu Hu"], "https://doi.org/10.1109/HPCA.2012.6169043", "hpca", 2012]], "Yunji Chen": [0, ["Statistical performance comparisons of computers", ["Tianshi Chen", "Yunji Chen", "Qi Guo", "Olivier Temam", "Yue Wu", "Weiwu Hu"], "https://doi.org/10.1109/HPCA.2012.6169043", "hpca", 2012]], "Qi Guo": [0, ["Statistical performance comparisons of computers", ["Tianshi Chen", "Yunji Chen", "Qi Guo", "Olivier Temam", "Yue Wu", "Weiwu Hu"], "https://doi.org/10.1109/HPCA.2012.6169043", "hpca", 2012]], "Olivier Temam": [0, ["Statistical performance comparisons of computers", ["Tianshi Chen", "Yunji Chen", "Qi Guo", "Olivier Temam", "Yue Wu", "Weiwu Hu"], "https://doi.org/10.1109/HPCA.2012.6169043", "hpca", 2012]], "Yue Wu": [0.006344768917188048, ["Statistical performance comparisons of computers", ["Tianshi Chen", "Yunji Chen", "Qi Guo", "Olivier Temam", "Yue Wu", "Weiwu Hu"], "https://doi.org/10.1109/HPCA.2012.6169043", "hpca", 2012]], "Weiwu Hu": [0, ["Statistical performance comparisons of computers", ["Tianshi Chen", "Yunji Chen", "Qi Guo", "Olivier Temam", "Yue Wu", "Weiwu Hu"], "https://doi.org/10.1109/HPCA.2012.6169043", "hpca", 2012]], "Valentina Salapura": [0, ["Accelerating business analytics applications", ["Valentina Salapura", "Tejas Karkhanis", "Priya Nagpurkar", "Jose E. Moreira"], "https://doi.org/10.1109/HPCA.2012.6169044", "hpca", 2012]], "Tejas Karkhanis": [0, ["Accelerating business analytics applications", ["Valentina Salapura", "Tejas Karkhanis", "Priya Nagpurkar", "Jose E. Moreira"], "https://doi.org/10.1109/HPCA.2012.6169044", "hpca", 2012]], "Priya Nagpurkar": [0, ["Accelerating business analytics applications", ["Valentina Salapura", "Tejas Karkhanis", "Priya Nagpurkar", "Jose E. Moreira"], "https://doi.org/10.1109/HPCA.2012.6169044", "hpca", 2012]], "Jose E. Moreira": [0, ["Accelerating business analytics applications", ["Valentina Salapura", "Tejas Karkhanis", "Priya Nagpurkar", "Jose E. Moreira"], "https://doi.org/10.1109/HPCA.2012.6169044", "hpca", 2012]], "Augusto Vega": [0, ["Architectural perspectives of future wireless base stations based on the IBM PowerEN\u2122 processor", ["Augusto Vega", "Pradip Bose", "Alper Buyuktosunoglu", "Jeff H. Derby", "Michele Franceschini", "Charles Johnson", "Robert K. Montoye"], "https://doi.org/10.1109/HPCA.2012.6169045", "hpca", 2012]], "Pradip Bose": [0, ["Architectural perspectives of future wireless base stations based on the IBM PowerEN\u2122 processor", ["Augusto Vega", "Pradip Bose", "Alper Buyuktosunoglu", "Jeff H. Derby", "Michele Franceschini", "Charles Johnson", "Robert K. Montoye"], "https://doi.org/10.1109/HPCA.2012.6169045", "hpca", 2012]], "Alper Buyuktosunoglu": [0, ["Architectural perspectives of future wireless base stations based on the IBM PowerEN\u2122 processor", ["Augusto Vega", "Pradip Bose", "Alper Buyuktosunoglu", "Jeff H. Derby", "Michele Franceschini", "Charles Johnson", "Robert K. Montoye"], "https://doi.org/10.1109/HPCA.2012.6169045", "hpca", 2012]], "Jeff H. Derby": [0, ["Architectural perspectives of future wireless base stations based on the IBM PowerEN\u2122 processor", ["Augusto Vega", "Pradip Bose", "Alper Buyuktosunoglu", "Jeff H. Derby", "Michele Franceschini", "Charles Johnson", "Robert K. Montoye"], "https://doi.org/10.1109/HPCA.2012.6169045", "hpca", 2012]], "Michele Franceschini": [0, ["Architectural perspectives of future wireless base stations based on the IBM PowerEN\u2122 processor", ["Augusto Vega", "Pradip Bose", "Alper Buyuktosunoglu", "Jeff H. Derby", "Michele Franceschini", "Charles Johnson", "Robert K. Montoye"], "https://doi.org/10.1109/HPCA.2012.6169045", "hpca", 2012]], "Charles Johnson": [0, ["Architectural perspectives of future wireless base stations based on the IBM PowerEN\u2122 processor", ["Augusto Vega", "Pradip Bose", "Alper Buyuktosunoglu", "Jeff H. Derby", "Michele Franceschini", "Charles Johnson", "Robert K. Montoye"], "https://doi.org/10.1109/HPCA.2012.6169045", "hpca", 2012]], "Robert K. Montoye": [0, ["Architectural perspectives of future wireless base stations based on the IBM PowerEN\u2122 processor", ["Augusto Vega", "Pradip Bose", "Alper Buyuktosunoglu", "Jeff H. Derby", "Michele Franceschini", "Charles Johnson", "Robert K. Montoye"], "https://doi.org/10.1109/HPCA.2012.6169045", "hpca", 2012]], "Nagabhushan Chitlur": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Ganapati Srinivasa": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Scott Hahn": [4.2037993919219474e-10, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "P. K. Gupta": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Dheeraj Reddy": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "David A. Koufaty": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Paul Brett": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Abirami Prabhakaran": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Li Zhao": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Nelson Ijih": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Suchit Subhaschandra": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Sabina Grover": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Xiaowei Jiang": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Ravi Iyer": [0, ["QuickIA: Exploring heterogeneous architectures on real prototypes", ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2012.6169046", "hpca", 2012]], "Nan Jiang": [0, ["Network congestion avoidance through Speculative Reservation", ["Nan Jiang", "Daniel U. Becker", "George Michelogiannakis", "William J. Dally"], "https://doi.org/10.1109/HPCA.2012.6169047", "hpca", 2012]], "Daniel U. Becker": [0, ["Network congestion avoidance through Speculative Reservation", ["Nan Jiang", "Daniel U. Becker", "George Michelogiannakis", "William J. Dally"], "https://doi.org/10.1109/HPCA.2012.6169047", "hpca", 2012]], "George Michelogiannakis": [0, ["Network congestion avoidance through Speculative Reservation", ["Nan Jiang", "Daniel U. Becker", "George Michelogiannakis", "William J. Dally"], "https://doi.org/10.1109/HPCA.2012.6169047", "hpca", 2012]], "William J. Dally": [0, ["Network congestion avoidance through Speculative Reservation", ["Nan Jiang", "Daniel U. Becker", "George Michelogiannakis", "William J. Dally"], "https://doi.org/10.1109/HPCA.2012.6169047", "hpca", 2012]], "Jung Ho Ahn": [0.9047393798828125, ["Network within a network approach to create a scalable high-radix router microarchitecture", ["Jung Ho Ahn", "Sungwoo Choo", "John Kim"], "https://doi.org/10.1109/HPCA.2012.6169048", "hpca", 2012]], "Sungwoo Choo": [0.9945598095655441, ["Network within a network approach to create a scalable high-radix router microarchitecture", ["Jung Ho Ahn", "Sungwoo Choo", "John Kim"], "https://doi.org/10.1109/HPCA.2012.6169048", "hpca", 2012]], "John Kim": [1, ["Network within a network approach to create a scalable high-radix router microarchitecture", ["Jung Ho Ahn", "Sungwoo Choo", "John Kim"], "https://doi.org/10.1109/HPCA.2012.6169048", "hpca", 2012]]}