# VHDL93 to Verilog2001 translator

## Roadmap

* Support for the full VHDL93 grammar, without Verilog translation
* Support for structural descriptions
* Support for common synthesis constructions
* Support for simulation constructions
* Support for other things when needed
