# Verilog_digital_electronics.
The repository with my digital electronics and verilog exercises
<img width="730" height="802" alt="image" src="https://github.com/user-attachments/assets/d98df107-4755-452e-b61c-0bb95c3b9e2c" />
<img width="740" height="887" alt="image" src="https://github.com/user-attachments/assets/fd42a43c-0577-46db-ad26-18af17e47d5e" />
<img width="687" height="1023" alt="image" src="https://github.com/user-attachments/assets/06267d22-04d8-45eb-b664-7ecb35d3d5a8" />
<img width="682" height="933" alt="image" src="https://github.com/user-attachments/assets/d60d192d-c631-42fd-a42a-e34fb949580c" />
<img width="553" height="1022" alt="image" src="https://github.com/user-attachments/assets/e5532919-58c9-4fe1-8841-1855fabdfdd5" />






