# Reading pref.tcl
# do FIFO_Memory_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/MSEE/5361/Week2/Assignment5_VHDLFIFO/AAC2M2H2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:16:33 on Nov 12,2022
# vcom -reportprogress 300 -93 -work work D:/MSEE/5361/Week2/Assignment5_VHDLFIFO/AAC2M2H2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIFO_Memory
# -- Compiling architecture RTL of FIFO_Memory
# End time: 13:16:33 on Nov 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
