// Registers
#define REG_IVT_RESET (0x0000)
#define REG_IVT_HBLANK (0x0002)
#define REG_IVT_VBLANK (0x0004)
#define REG_IVT_FLOPPY (0x0006)
#define REG_IVT_IO (0x0008)
#define REG_IVT_RESERVED_6 (0x000A)
#define REG_IVT_RESERVED_7 (0x000C)
#define REG_IVT_HALT (0x000E)
#define REG_MMU_BANK (0x0010)
#define REG_GFX_MODE (0x0018)
#define REG_GFX_PALETTE_ADDR (0x0019)
#define REG_GFX_TILES_ADDR (0x001B)
#define REG_GFX_TILES_START (0x001D)
#define REG_GFX_TILES_COUNT (0x001E)
#define REG_GFX_SCANLINE_NUM (0x001F)
#define REG_GFX_FRAME_NUM (0x0020)
#define REG_GFX_SECOND_NUM (0x0021)
#define REG_GFX_COUNTERS (0x0022)
#define REG_FPY_MSG (0x0023)
#define REG_FPY_STATE (0x0024)
#define REG_FPY_CURRENT_TRACK (0x0025)
#define REG_FPY_OP_TRACK (0x0026)
#define REG_FPY_OP_ADDR (0x0027)
#define REG_FPY_OP (0x0029)
#define REG_IO_OP (0x002A)
#define REG_IO_DATA_A (0x002B)
#define REG_IO_DATA_B (0x002C)
#define REG_SND_MODE_0 (0x002D)
#define REG_SND_PARM_0 (0x002E)
#define REG_SND_MODE_1 (0x002F)
#define REG_SND_PARM_1 (0x0030)
#define REG_MMU_PAGE (0x0080)
#define REG_MMU_PAGE_REAL_MODE (0x00E0)
#define REG_RAND (0x00E1)
#define REG_STACK_BEGIN (0x0100)
#define REG_STACK_END (0x0200)
#define REG_PCSTACK_BEGIN (0x0200)
#define REG_PCSTACK_END (0x0400)

