I915_GEM_GPU_DOMAINS	,	V_179
virt	,	V_151
PIPE_CONTROL_STALL_AT_SCOREBOARD	,	V_35
spin_lock_init	,	F_91
blt_ring_get_irq	,	F_113
ring	,	V_2
i915_gem_object_unpin	,	F_36
irq_refcount	,	V_109
I915_WRITE	,	F_44
msleep	,	F_101
GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_DISABLE	,	V_172
dev	,	V_9
len	,	V_131
mtrr	,	V_143
intel_ring_begin	,	F_7
gen6_add_request	,	F_49
drm_core_check_feature	,	F_28
pc_render_get_seqno	,	F_60
MI_SEMAPHORE_MBOX	,	V_79
MI_SEMAPHORE_REGISTER	,	V_81
pipe_control	,	V_29
I915_WRITE_HEAD	,	F_20
unlikely	,	F_104
" ring buffer\n"	,	L_13
MI_INVALIDATE_TLB	,	V_180
MI_READ_FLUSH	,	V_23
EIO	,	V_58
HAS_PCH_SPLIT	,	F_68
mmio_offset	,	V_78
GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_ENABLE	,	V_175
MI_NO_WRITE_FLUSH	,	V_19
"ctl %08x head %08x tail %08x start %08x\n"	,	L_2
BCS	,	V_98
render_ring_add_request	,	F_57
init_status_page	,	F_86
size	,	V_7
intel_ring_emit	,	F_8
HEAD_ADDR	,	V_5
I915_GEM_DOMAIN_INSTRUCTION	,	V_24
GFP_KERNEL	,	V_61
perf_boxes	,	V_163
MI_BATCH_BUFFER_START	,	V_129
IS_845G	,	F_84
i915_enable_irq	,	F_64
irq_mask	,	V_105
RCS	,	V_95
err_unmap	,	V_148
i915_gem_get_seqno	,	F_2
I915_WRITE_START	,	F_21
RING_BLT	,	V_117
intel_emit_post_sync_nonzero_flush	,	F_10
result	,	V_99
PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE	,	V_41
"Failed to allocate status page\n"	,	L_6
gen6_ring_dispatch_execbuffer	,	F_108
EBUSY	,	V_168
GEN6_BSD_SLEEP_PSMI_CONTROL	,	V_170
__force	,	V_197
RENDER_HWS_PGA_GEN7	,	V_116
IS_GEN7	,	F_43
wait_for	,	F_106
NEED_BLT_WORKAROUND	,	F_117
GT_PIPE_NOTIFY	,	V_110
GT_BLT_USER_INTERRUPT	,	V_185
INTEL_INFO	,	F_4
IS_GEN6	,	F_42
IS_GEN5	,	F_6
intel_init_bsd_ring_buffer	,	F_124
status_page	,	V_121
"failed to quiesce %s whilst cleaning up: %d\n"	,	L_10
atomic_read	,	F_102
"Failed to allocate seqno page\n"	,	L_5
render_ring_cleanup	,	F_47
get_seqno	,	V_193
tail	,	V_6
"Failed to map ringbuffer.\n"	,	L_9
GFX_REPLAY_MODE	,	V_77
drm_i915_private	,	V_70
uint32_t	,	T_3
drm_i915_gem_object	,	V_50
n	,	V_153
jiffies	,	V_155
waiter	,	V_90
PIPE_CONTROL_STATE_CACHE_INVALIDATE	,	V_45
DRM_DEBUG_KMS	,	F_23
RING_REPORT_64K	,	V_56
irq_lock	,	V_108
ironlake_disable_irq	,	F_63
ring_get_seqno	,	F_58
__iomem	,	V_198
intel_init_blt_ring_buffer	,	F_125
I915_READ_TAIL	,	F_25
err_unref	,	V_65
render_ring_get_irq	,	F_66
MI_INVALIDATE_ISP	,	V_27
INIT_LIST_HEAD	,	F_89
PIPE_CONTROL_DEPTH_CACHE_FLUSH	,	V_42
gen6_bsd_ring_sync_to	,	F_53
MI_STORE_DWORD_INDEX	,	V_86
render_ring_sync_to	,	F_51
RING_NR_PAGES	,	V_55
acthd_reg	,	V_47
i915_gem_object_pin	,	F_34
rem	,	V_152
VS_TIMER_DISPATCH	,	V_72
intel_init_ring_buffer	,	F_88
bsd_ring_put_irq	,	F_80
ret	,	V_17
PIPE_CONTROL_QW_WRITE	,	V_37
GFX_MODE_GEN7	,	V_75
render_ring_flush	,	F_3
write_tail	,	V_52
rflag	,	V_124
blt_ring_begin	,	F_119
master_priv	,	V_160
POSTING_READ	,	F_62
PIPE_CONTROL_CONST_CACHE_INVALIDATE	,	V_44
gen6_blt_ring	,	V_201
DRM_ERROR	,	F_27
name	,	V_53
GEN6_BSD_RNCID	,	V_173
GEN6_RENDER_USER_INTERRUPT	,	V_182
err_hws	,	V_140
I915_WRITE_IMR	,	F_77
invalidate_domains	,	V_14
gpu_write_list	,	V_138
private	,	V_31
I915_BOX_WAIT	,	V_164
PIPE_CONTROL_VF_CACHE_INVALIDATE	,	V_43
mbox1_reg	,	V_83
drm_core_ioremapfree	,	F_94
blt_ring_init	,	F_116
BSD_HWS_PGA_GEN7	,	V_120
trace_i915_ring_wait_begin	,	F_99
init_render_ring	,	F_41
I915_NEED_GFX_HWS	,	F_92
I915_WRITE_TAIL	,	F_14
flush	,	V_177
MI_FLUSH_ENABLE	,	V_73
driver_priv	,	V_161
kmalloc	,	F_31
intel_wait_ring_idle	,	F_96
GFX_MODE_ENABLE	,	F_46
end	,	V_154
cleanup_status_page	,	F_85
MI_STORE_DWORD_INDEX_SHIFT	,	V_88
mask	,	V_102
intel_read_status_page	,	F_59
seqno	,	V_12
PIPE_CONTROL_NOTIFY	,	V_101
GFX_OP_PIPE_CONTROL	,	F_11
length	,	V_128
start	,	V_196
spin_unlock	,	F_69
PIPE_CONTROL_GLOBAL_GTT	,	V_36
MI_SEMAPHORE_UPDATE	,	V_82
virtual_start	,	V_146
ptr	,	V_187
dev_private	,	V_11
sarea_priv	,	V_162
mmio	,	V_113
I915_GEM_DOMAIN_SAMPLER	,	V_22
obj	,	V_51
gen6_ring_put_irq	,	F_78
ring_space	,	F_1
irq_queue	,	V_139
"Failed to allocate ringbuffer\n"	,	L_8
MI_INVALIDATE_BSD	,	V_181
hws_map	,	V_134
MI_FLUSH	,	V_18
"failed to set %s head to zero "	,	L_3
wedged	,	V_166
init_pipe_control	,	F_30
base	,	V_69
add_request	,	V_190
ENOMEM	,	V_62
update_mboxes	,	F_48
RING_HWS_PGA_GEN6	,	F_72
IS_I830	,	F_83
gen6_ring_get_irq	,	F_76
intel_cleanup_ring_buffer	,	F_95
page_addr	,	V_135
bsd_ring	,	V_200
BLT_HWS_PGA_GEN7	,	V_118
agp	,	V_142
GEN6_BLITTER_USER_INTERRUPT	,	V_186
dev_priv	,	V_10
drm_device	,	V_8
intel_ring_get_active_head	,	F_15
HZ	,	V_156
MI_NOOP	,	V_28
num_dwords	,	V_169
semaphore_register	,	V_94
init_waitqueue_head	,	F_90
drm_core_ioremap_wc	,	F_93
"%s initialization failed "	,	L_4
PIPE_CONTROL_WRITE_FLUSH	,	V_100
next_seqno	,	V_13
id	,	V_114
DRM_DEBUG_DRIVER	,	F_87
init	,	V_147
cpu_page	,	V_66
kmap	,	F_35
MI_BATCH_NON_SECURE_I965	,	V_130
status_page_dmah	,	V_194
I915_CACHE_LLC	,	V_64
handle	,	V_144
init_ring_common	,	F_18
PIPE_CONTROL_CS_STALL	,	V_34
I915_READ_CTL	,	F_24
i915_gem_object_set_cache_level	,	F_33
PAGE_SIZE	,	V_54
i915_disable_irq	,	F_65
I915_BSD_USER_INTERRUPT	,	V_125
MI_BATCH_BUFFER	,	V_132
DRIVER_MODESET	,	V_59
cmd	,	V_16
GT_BSD_USER_INTERRUPT	,	V_126
irq_enabled	,	V_107
primary	,	V_157
kfree	,	F_38
intel_ring_setup_status_page	,	F_71
pc_render_add_request	,	F_55
VCS	,	V_97
flags	,	V_38
I915_READ	,	F_17
MI_SEMAPHORE_COMPARE	,	V_93
RING_RENDER	,	V_115
GEN6_BSD_SLEEP_PSMI_CONTROL_RC_ILDL_MESSAGE_MODIFY_MASK	,	V_171
RING_ACTHD	,	F_16
gen6_render_ring_get_irq	,	F_109
"can not ioremap virtual address for"	,	L_12
MI_SEMAPHORE_GLOBAL_GTT	,	V_80
gen	,	V_21
intel_ring_sync	,	F_50
PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE	,	V_40
mbox2_reg	,	V_84
MI_MODE	,	V_74
intel_render_ring_init_dri	,	F_123
time_after	,	F_103
ACTHD	,	V_49
map	,	V_141
PIPE_CONTROL_FLUSH	,	F_56
gen6_bsd_ring	,	V_199
MI_USER_INTERRUPT	,	V_89
"%s head not reset to zero "	,	L_1
GEN6_BSD_USER_INTERRUPT	,	V_184
drm_gem_object_unreference	,	F_37
err	,	V_63
active_list	,	V_136
EAGAIN	,	V_167
cleanup_pipe_control	,	F_39
GFX_MODE_DISABLE	,	F_45
blt_ring_cleanup	,	F_121
I915_WRITE_CTL	,	F_19
signal_mbox	,	V_85
EINVAL	,	V_145
RING_BSD	,	V_119
MI_BATCH_BUFFER_END	,	V_188
gfx_addr	,	V_122
ring_write_tail	,	F_13
flush_domains	,	V_15
RING_VALID	,	V_57
RING_HWS_PGA	,	F_73
gen6_bsd_ring_put_irq	,	F_112
intel_wait_ring_buffer	,	F_98
GEN6_BSD_SLEEP_PSMI_CONTROL_IDLE_INDICATOR	,	V_174
GFX_TLB_INVALIDATE_ALWAYS	,	V_76
signaller	,	V_91
gflag	,	V_123
I915_READ_START	,	F_26
blt_ring_flush	,	F_120
gen6_render_ring_put_irq	,	F_110
space	,	V_3
err_unpin	,	V_68
i915_kernel_lost_context	,	F_29
mode	,	V_71
"%s hws offset: 0x%08x\n"	,	L_7
pages	,	V_67
u32	,	T_1
gtt_offset	,	V_33
drm_i915_private_t	,	T_2
gen6_bsd_ring_get_irq	,	F_111
GT_USER_INTERRUPT	,	V_111
MI_EXE_FLUSH	,	V_25
trace_i915_ring_wait_end	,	F_100
mm	,	V_165
i915_gem_alloc_object	,	F_32
kunmap	,	F_40
offset	,	V_127
irq_get	,	V_191
gen6_bsd_ring_write_tail	,	F_105
gt_irq_mask	,	V_103
intel_init_render_ring_buffer	,	F_122
GTIMR	,	V_104
IMR	,	V_106
gen6_ring_flush	,	F_107
cleanup	,	V_150
I915_GEM_DOMAIN_COMMAND	,	V_26
ring_add_request	,	F_75
bsd_ring_get_irq	,	F_79
render_ring_dispatch_execbuffer	,	F_82
scratch_addr	,	V_32
gen6_render_ring_flush	,	F_12
render_ring	,	V_189
intel_wrap_ring_buffer	,	F_97
ironlake_enable_irq	,	F_61
vaddr	,	V_195
head	,	V_4
PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH	,	V_39
TAIL_ADDR	,	V_60
to_blt_workaround	,	F_115
blt_ring_put_irq	,	F_114
IS_G4X	,	F_5
spin_lock	,	F_67
bsd_ring_flush	,	F_74
ring_dispatch_execbuffer	,	F_81
MI_FLUSH_DW	,	V_178
I915_GEM_DOMAIN_RENDER	,	V_20
value	,	V_46
gen6_blt_ring_sync_to	,	F_54
MI_BATCH_NON_SECURE	,	V_133
I915_READ_HEAD	,	F_22
request_list	,	V_137
irq_put	,	V_192
i915_gem_object_set_to_gtt_domain	,	F_118
render_ring_put_irq	,	F_70
WARN_ON	,	F_52
"timed out waiting for IDLE Indicator\n"	,	L_11
invalidate	,	V_176
GT_GEN6_BSD_USER_INTERRUPT	,	V_183
mmio_base	,	V_48
master	,	V_158
I915_USER_INTERRUPT	,	V_112
u64	,	T_4
pc	,	V_30
drm_i915_master_private	,	V_159
MI_SEMAPHORE_SYNC_INVALID	,	V_96
intel_ring_advance	,	F_9
I915_GEM_HWS_INDEX	,	V_87
intel_ring_buffer	,	V_1
effective_size	,	V_149
dw1	,	V_92
