$date
	Wed May 16 10:30:36 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module pruebas_demux $end
$var wire 8 ! DATA [7:0] $end
$var wire 1 " VALID_OUT $end
$var wire 1 # VALID $end
$var wire 8 $ Rx_buffer [7:0] $end
$var wire 1 % CLK $end
$scope module demux $end
$var wire 1 # VALID $end
$var wire 8 & Rx_buffer [7:0] $end
$var wire 1 % CLK $end
$var reg 8 ' DATA [7:0] $end
$var reg 1 ( VALID_OUT $end
$upscope $end
$scope module probador $end
$var reg 1 % CLK $end
$var reg 8 ) DATA [7:0] $end
$var reg 8 * Rx_buffer [7:0] $end
$var reg 1 # VALID $end
$var reg 1 + VALID_OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
b0 *
b0 )
x(
bx '
b0 &
0%
b0 $
0#
x"
bx !
$end
#100
1#
#200
b0 !
b0 '
1(
1%
#400
0%
#500
b10111100 $
b10111100 &
b10111100 *
#600
bx0xxxx00 !
b10111100 '
1%
#800
0%
#900
b11110111 $
b11110111 &
b11110111 *
#1000
0(
1%
#1200
0%
#1300
b11100 $
b11100 &
b11100 *
#1400
b0xxx00 !
b11100 '
1(
1%
#1600
0%
#1700
b11111011 $
b11111011 &
b11111011 *
#1800
0(
1%
#2000
0%
#2100
b1011100 $
b1011100 &
b1011100 *
#2200
1%
#2400
0%
#2500
b11111101 $
b11111101 &
b11111101 *
#2600
1%
#2800
0%
#2900
b11111110 $
b11111110 &
b11111110 *
#3000
bx0 !
b11111110 '
1(
1%
#3200
0%
#3300
b111100 $
b111100 &
b111100 *
#3400
b0xxxx00 !
b111100 '
1%
#3600
0%
#3700
b1111100 $
b1111100 &
b1111100 *
#3800
0(
1%
#4000
0%
#4100
b11111111 $
b11111111 &
b11111111 *
#4200
bx !
b11111111 '
1(
1%
#4400
0%
#4500
