Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,45
design__inferred_latch__count,0
design__instance__count,21393
design__instance__area,137200
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,120
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,776
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.0009702544775791466
power__switching__total,0.000421251606894657
power__leakage__total,1.4576430373836047E-7
power__total,0.0013916518073529005
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5124276703556788
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5124276703556788
timing__hold__ws__corner:nom_tt_025C_1v80,0.32006265210749757
timing__setup__ws__corner:nom_tt_025C_1v80,60.51324590474797
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.320063
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,60.513245
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,700
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,776
design__max_cap_violation__count__corner:nom_ss_100C_1v60,12
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7018734681003496
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7018734681003496
timing__hold__ws__corner:nom_ss_100C_1v60,0.8857492767729457
timing__setup__ws__corner:nom_ss_100C_1v60,18.673525476677046
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.885749
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,18.673525
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,776
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,3
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4316224999580891
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4316224999580891
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1073113850376793
timing__setup__ws__corner:nom_ff_n40C_1v95,75.87693532695347
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107311
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,75.876938
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,935
design__max_fanout_violation__count,776
design__max_cap_violation__count,22
clock__skew__worst_hold,-0.42344248750360686
clock__skew__worst_setup,0.42344248750360686
timing__hold__ws,0.10574985630938097
timing__setup__ws,17.8124045000005
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105750
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.812405
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 400.0 600.0
design__core__bbox,5.52 10.88 394.22 587.52
flow__warnings__count,1
flow__errors__count,0
design__io,205
design__die__area,240000
design__core__area,224140
design__instance__count__stdcell,21393
design__instance__area__stdcell,137200
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.612119
design__instance__utilization__stdcell,0.612119
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,203
design__io__hpwl,18298554
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,446116
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1194
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,10310
route__net__special,2
route__drc_errors__iter:1,11281
route__wirelength__iter:1,571522
route__drc_errors__iter:2,4248
route__wirelength__iter:2,566876
route__drc_errors__iter:3,4184
route__wirelength__iter:3,565269
route__drc_errors__iter:4,485
route__wirelength__iter:4,564471
route__drc_errors__iter:5,49
route__wirelength__iter:5,564503
route__drc_errors__iter:6,1
route__wirelength__iter:6,564515
route__drc_errors__iter:7,0
route__wirelength__iter:7,564515
route__drc_errors,0
route__wirelength,564515
route__vias,100624
route__vias__singlecut,100624
route__vias__multicut,0
design__disconnected_pin__count,28
design__critical_disconnected_pin__count,0
route__wirelength__max,1127.64
timing__unannotated_net__count__corner:nom_tt_025C_1v80,186
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,186
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,186
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,110
design__max_fanout_violation__count__corner:min_tt_025C_1v80,776
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5020004554134976
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5020004554134976
timing__hold__ws__corner:min_tt_025C_1v80,0.3177361796935984
timing__setup__ws__corner:min_tt_025C_1v80,60.93219612445556
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.317736
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,60.932198
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,186
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,562
design__max_fanout_violation__count__corner:min_ss_100C_1v60,776
design__max_cap_violation__count__corner:min_ss_100C_1v60,4
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.683997322586078
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.683997322586078
timing__hold__ws__corner:min_ss_100C_1v60,0.8799152766581486
timing__setup__ws__corner:min_ss_100C_1v60,19.407267453511352
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.879915
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,19.407267
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,186
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,776
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.42344248750360686
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.42344248750360686
timing__hold__ws__corner:min_ff_n40C_1v95,0.10574985630938097
timing__setup__ws__corner:min_ff_n40C_1v95,76.1549493910371
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.105750
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,76.154953
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,186
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,124
design__max_fanout_violation__count__corner:max_tt_025C_1v80,776
design__max_cap_violation__count__corner:max_tt_025C_1v80,12
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5258018613777713
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5258018613777713
timing__hold__ws__corner:max_tt_025C_1v80,0.3233803316658153
timing__setup__ws__corner:max_tt_025C_1v80,60.05179101738509
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323380
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,60.051792
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,186
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,935
design__max_fanout_violation__count__corner:max_ss_100C_1v60,776
design__max_cap_violation__count__corner:max_ss_100C_1v60,22
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7243921223456926
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7243921223456926
timing__hold__ws__corner:max_ss_100C_1v60,0.892478782804732
timing__setup__ws__corner:max_ss_100C_1v60,17.8124045000005
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.892479
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,17.812405
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,186
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,776
design__max_cap_violation__count__corner:max_ff_n40C_1v95,12
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.44169222307623046
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.44169222307623046
timing__hold__ws__corner:max_ff_n40C_1v95,0.10963585905007761
timing__setup__ws__corner:max_ff_n40C_1v95,75.56556838590998
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109636
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,75.565567
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,186
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,186
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000675078
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000663411
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000115547
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000663411
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001160000000000000074562751806173110935560544021427631378173828125
ir__drop__worst,0.000067500000000000000863024929298461529469932429492473602294921875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
