module register(
            input logic [15:0]  datain,
            input logic         load, Clk, Reset,
            output logic [15:0] dataout
);

always_ff @(posedge Clk) begin
    if (Reset)
        dataout <= 16'b0;
    else if (load)
        dataout <= datain;
end

endmodule