\# Program start time UTC 2016.07.19 08:09:05.460
\# Local time Tuesday 19 July 2016, 10:09 am
\o Program:		@(#)$CDS: virtuoso version 6.1.5-64b 06/11/2013 20:05 (sjfnl006) $
\o Hierarchy:		/pkg/Cadence/installs/IC615/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.5-64b.500.17  (64-bit addresses)
\# Host name (type):	s2424.it.kth.se (x86_64)
\# Operating system:	Linux 2.6.18-407.el5 #1 SMP Wed Nov 11 08:12:41 EST 2015
\# X display name (WxH):	s2424.it.kth.se:80.0 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			RealVNC Ltd (VNC nograph server)
\# Depth of Visual (Root):	16 (16)
\# Number of Planes Used:	16
\# X version:		11.0 (vendor release 3370)
\# X resource pool:	base 0x2c00000, mask 0x3fffff (4194303), shift 0
\# 			current id 0x31, current max 0x3ffffa (4194298)
\# Memory report:	maximum data size 18446744073709551615 (0xffffffffffffffff) bytes
\# Memory report:	maximum process size 18446744073709551615 (0xffffffffffffffff) bytes
\# Initial sbrk value:	428728320 (0x198de000) bytes
\# Available memory:	53093748 (0x32a2574) kilobytes
\# System memory:	80336196 (0x4c9d544) kilobytes
\# Maximum memory size:	81893269504 (0x1311382000) bytes
\# Max mem available:	54425731072 (0xcac06c000) bytes
\# Initial memory used:	57733120 (0x370f000) bytes
\#        process size:	673456128 (0x28242000) bytes
\# Qt version:		4.5.3
\# Window Manager:	other
\# User Name:		saul
\o Working Directory:	s2424.it.kth.se:/home/saul/projects/IMPLANTABLE_AMS/version1/saul
\# Process Id:		17946
\o 
\o COPYRIGHT © 1992-2013  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           © 1992-2013  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\# Available memory:	53018552 (0x328ffb8) kilobytes UTC 2016.07.19 08:09:05.703
\# Memory report: Maximum memory size now 54371733504 (0xca8ced000) bytes, UTC 2016.07.19 08:09:05.703
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading LVS.cxt 
\o Loading layerProc.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading dcm.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading adexl.cxt 
\o Loading oasis.cxt 
\o Loading asimenv.cxt 
\o Loading analog.cxt 
\o Loading par.cxt 
\o Loading socket.cxt 
\o Loading alvs.cxt 
\o *Info*    Exporting services from client ... 
\o 
\w *WARNING* LIB TECH_H18A6 from File /home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib Line 69 redefines
\w LIB TECH_H18A6 from the same file (defined earlier.)
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A7AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A7AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A5AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A5AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A4AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A4AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A3AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A3AM'.
\o ......................................................................................
\o            ams AG hitkit v.ams_4.11
\o ......................................................................................
\o COPYRIGHT (c) 2013 Full Service Foundry @ ams AG.  ALL RIGHTS RESERVED
\o This hitkit and attached documentation are confidential information and may 
\o only be used as authorized by the hitkit license agreement.
\o ......................................................................................
\o Loading simulator default settings.
\o HitKit On-Line Documentation not enabled - does ~/data.reg exist?
\o No mx check
\o //
\o //  Calibre Skill Interface * (v2012.4_16.11) *
\o //
\o //                 Copyright Mentor Graphics Corporation 2005
\o //                             All Rights Reserved.
\o //         THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
\o //            WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
\o //              OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
\o //
\o //
\o  
\o Loading IBM PDK cmhv7sf procedures for Cadence Version "6.1.5-64b"...
\o ...IBM PDK cmhv7sf procedures loaded.
\o  
\o Loading simulator default settings.
\o *Info*    Client has finished starting ... 
\o 
\p hitkit: ams_4.11  Tech: h18a6am  User: saul 
\o Initializing IBM_PDK functions
\o IBM_PDK skill procedures for Cadence 6.1 - Nov 29 08:29:37 2010
\o Licensed Materials - Property of IBM - All Rights Reserved 
\o Copyright: International Business Machines Corporation, 2016
\o This Material may not be copied without the written consent of 
\o Semiconductor Research and Development Center, IBM Corp., Essex Junction, VT 05452-4299.
\o  Default set for Left & Right WindowCoordIBM
\o System hardware set for Linux IBM_PDK procedures
\o Setting calibre env variable table for cmhv7sf 
\o Using menu definition file: /pkg/AMS411/cds/HK_H18/cmhv7sf/ibmPdkMenu.def
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibre settings
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibreDrc settings
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibreLvs settings
\o set cmhv7sf  calibre env variables based on ibmPdkMenuCalibrePerc settings
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = IMP_COMM
\o 	Cell         = data_demod_tb
\o 	View         = config
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = IMP_COMM:data_demod_tb:1_none_Interactive.65
\o 	Results DB   = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65.rdb
\o 	Results Dir  = /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/1/IMP_COMM:data_demod_tb:1
\o 	Results Loc  = /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data
\o 	Project Dir  = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/SimVM
\o 	Setup DB loc = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/IMP_COMM/data_demod_tb/adexlVM
\o 	File Encoding = 0
\o 
\o 
\o Loading simui.cxt 
\o Loading awv.cxt 
\o Loading viva.cxt 
\o Loading spectrei.cxt 
\# Memory report: now 167342080 (0x9f97000) bytes, process size 914817024 (0x36870000) bytes at UTC 2016.07.19 08:09:08.086
\o Loading relXpert.cxt 
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading msgHandler.cxt 
\o Loading UltraSim.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\w *WARNING* LIB TECH_H18A6 from File /home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib Line 69 redefines
\w LIB TECH_H18A6 from the same file (defined earlier.)
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A7AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A7AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A5AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A5AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A4AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A4AM'.
\w *WARNING* The directory: '/pkg/AMS411/cds/HK_H18/TECH_H18A3AMAM' does not exist
\w 	but was defined in libFile '/home/saul/projects/IMPLANTABLE_AMS/version1/saul/cds.lib' for Lib 'TECH_H18A3AM'.
\o Loading devCheck.cxt 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams0'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (18 2) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var AMPLITUDE = "80m"
\o Setting var C1 = "50n"
\o Setting var CL = "2p"
\o Setting var R1 = "300k"
\o Setting var VCOMP = "1"
\o Setting var VOFFSET = "1.5"
\o Setting temp(T) = 27
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/2/IMP_COMM:data_demod_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/2/IMP_COMM:data_demod_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (18 2)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o Loading seCore.cxt 
\o function ansCdlCompPrim redefined
\o Loading verilogI.cxt 
\o Begin Incremental Netlisting Jul 19 10:09:12 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/2/IMP_COMM:data_demod_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS title symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\o Loading BORDERS Skill code.INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_COMM cell:data_demod_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC1 ***
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC0 ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IOLIB_HV_6AM/PORGEN_1V8_HV/cmos_sch' has no ports. Make sure that this was the intended 
\o design.
\o  
\o WARNING (VLOGNET-110): The cell 'IMP_COMM/data_demod_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_COMM', cell 'message_demod', view 'verilogams' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("DO" "Dem_output")
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o message_demod               verilogams           *Stopping View*  
\o res                         spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o subcx                       spectre              *Stopping View*  
\o mosvartx                    spectre              *Stopping View*  
\o oprrpresx                   spectre              *Stopping View*  
\o nfetx                       spectre              *Stopping View*  
\o pfetx                       spectre              *Stopping View*  
\o tdndsx                      spectre              *Stopping View*  
\o cmimx                       spectre              *Stopping View*  
\o idc                         spectre              *Stopping View*  
\o wdpwdn                      spectre              *Stopping View*  
\o presistor                   spectre              *Stopping View*  
\o esdpdidn                    spectre              *Stopping View*  
\o esdndidn                    spectre              *Stopping View*  
\o opppcresx                   spectre              *Stopping View*  
\o tdndpw                      spectre              *Stopping View*  
\o wddnsx                      spectre              *Stopping View*  
\o tdpdnw                      spectre              *Stopping View*  
\o nfetix                      spectre              *Stopping View*  
\o pfetix                      spectre              *Stopping View*  
\o sblkndiresx                 spectre              *Stopping View*  
\o LOGIC0                      symbol               *Stopping View*  
\o LOGIC1                      symbol               *Stopping View*  
\o ind                         spectre              *Stopping View*  
\o pcapi                       spectre              *Stopping View*  
\o oppdiresx                   spectre              *Stopping View*  
\o data_demod_tb               schematic                             
\o PORGEN_1V8_HV               cmos_sch                              
\o VSUB1V8_5V_HV               schematic                             
\o GNDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v2               schematic                             
\o VDDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v4               schematic                             
\o ESD18rctrigger_v1           schematic                             
\o IOPAD1V8_3_HV               cmos_sch                              
\o io_predrv_1V8               schematic                             
\o io_drvr_1V8                 schematic                             
\o io_inv_oe_1V8               schematic                             
\o io_lvl_a_1V8                schematic                             
\o io_in_1V8                   schematic                             
\o io_lvl_b_1V8                schematic                             
\o io_pull_1V8                 schematic                             
\o io_inv_oe2_1V8              schematic                             
\o APRIO1V8_00_HV              schematic                             
\o ESD18clamp_v3               schematic                             
\o data_demod_2                schematic                             
\o amp_2                       schematic                             
\o comp_amp_2                  schematic                             
\o power_rail4_V2              schematic                             
\o current_mirror1_2           schematic                             
\o res_3M                      schematic                             
\o res_500k                    schematic                             
\o res_250k                    schematic                             
\o power_rail2_V2              schematic                             
\o power_rail1_V2              schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library 'IMP_COMM', cell 'data_demod_tb', and view 'config' has been netlisted successfully.
\o 
\o End netlisting Jul 19 10:09:13 2016
\o INFO (193) : AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ IMP_COMM:data_demod_tb:1
\o           ] for Point ID (18 2).
\o 
\o Delete simulation data in /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/2/IMP_COMM:data_demod_tb:1/psf.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o Loading paraplot.cxt 
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (18 2) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams0'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (18 16) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/16/IMP_COMM:data_demod_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/16/IMP_COMM:data_demod_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (18 16)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Begin Incremental Netlisting Jul 19 10:10:12 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/2/IMP_COMM:data_demod_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS title symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_COMM cell:data_demod_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC1 ***
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC0 ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IOLIB_HV_6AM/PORGEN_1V8_HV/cmos_sch' has no ports. Make sure that this was the intended 
\o design.
\o  
\o WARNING (VLOGNET-110): The cell 'IMP_COMM/data_demod_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_COMM', cell 'message_demod', view 'verilogams' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("DO" "Dem_output")
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o message_demod               verilogams           *Stopping View*  
\o res                         spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o subcx                       spectre              *Stopping View*  
\o mosvartx                    spectre              *Stopping View*  
\o oprrpresx                   spectre              *Stopping View*  
\o nfetx                       spectre              *Stopping View*  
\o pfetx                       spectre              *Stopping View*  
\o tdndsx                      spectre              *Stopping View*  
\o cmimx                       spectre              *Stopping View*  
\o idc                         spectre              *Stopping View*  
\o wdpwdn                      spectre              *Stopping View*  
\o presistor                   spectre              *Stopping View*  
\o esdpdidn                    spectre              *Stopping View*  
\o esdndidn                    spectre              *Stopping View*  
\o opppcresx                   spectre              *Stopping View*  
\o tdndpw                      spectre              *Stopping View*  
\o wddnsx                      spectre              *Stopping View*  
\o tdpdnw                      spectre              *Stopping View*  
\o nfetix                      spectre              *Stopping View*  
\o pfetix                      spectre              *Stopping View*  
\o sblkndiresx                 spectre              *Stopping View*  
\o LOGIC0                      symbol               *Stopping View*  
\o LOGIC1                      symbol               *Stopping View*  
\o ind                         spectre              *Stopping View*  
\o pcapi                       spectre              *Stopping View*  
\o oppdiresx                   spectre              *Stopping View*  
\o data_demod_tb               schematic                             
\o PORGEN_1V8_HV               cmos_sch                              
\o VSUB1V8_5V_HV               schematic                             
\o GNDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v2               schematic                             
\o VDDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v4               schematic                             
\o ESD18rctrigger_v1           schematic                             
\o IOPAD1V8_3_HV               cmos_sch                              
\o io_predrv_1V8               schematic                             
\o io_drvr_1V8                 schematic                             
\o io_inv_oe_1V8               schematic                             
\o io_lvl_a_1V8                schematic                             
\o io_in_1V8                   schematic                             
\o io_lvl_b_1V8                schematic                             
\o io_pull_1V8                 schematic                             
\o io_inv_oe2_1V8              schematic                             
\o APRIO1V8_00_HV              schematic                             
\o ESD18clamp_v3               schematic                             
\o data_demod_2                schematic                             
\o amp_2                       schematic                             
\o comp_amp_2                  schematic                             
\o power_rail4_V2              schematic                             
\o current_mirror1_2           schematic                             
\o res_3M                      schematic                             
\o res_500k                    schematic                             
\o res_250k                    schematic                             
\o power_rail2_V2              schematic                             
\o power_rail1_V2              schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library 'IMP_COMM', cell 'data_demod_tb', and view 'config' has been netlisted successfully.
\o 
\o End netlisting Jul 19 10:10:13 2016
\o INFO (193) : AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ IMP_COMM:data_demod_tb:1
\o           ] for Point ID (18 16).
\o 
\o Delete simulation data in /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/16/IMP_COMM:data_demod_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (18 16) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams0'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (18 6) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/6/IMP_COMM:data_demod_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/6/IMP_COMM:data_demod_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (18 6)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Begin Incremental Netlisting Jul 19 10:11:04 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/2/IMP_COMM:data_demod_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS title symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_COMM cell:data_demod_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC1 ***
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC0 ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IOLIB_HV_6AM/PORGEN_1V8_HV/cmos_sch' has no ports. Make sure that this was the intended 
\o design.
\o  
\o WARNING (VLOGNET-110): The cell 'IMP_COMM/data_demod_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_COMM', cell 'message_demod', view 'verilogams' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("DO" "Dem_output")
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o message_demod               verilogams           *Stopping View*  
\o res                         spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o subcx                       spectre              *Stopping View*  
\o mosvartx                    spectre              *Stopping View*  
\o oprrpresx                   spectre              *Stopping View*  
\o nfetx                       spectre              *Stopping View*  
\o pfetx                       spectre              *Stopping View*  
\o tdndsx                      spectre              *Stopping View*  
\o cmimx                       spectre              *Stopping View*  
\o idc                         spectre              *Stopping View*  
\o wdpwdn                      spectre              *Stopping View*  
\o presistor                   spectre              *Stopping View*  
\o esdpdidn                    spectre              *Stopping View*  
\o esdndidn                    spectre              *Stopping View*  
\o opppcresx                   spectre              *Stopping View*  
\o tdndpw                      spectre              *Stopping View*  
\o wddnsx                      spectre              *Stopping View*  
\o tdpdnw                      spectre              *Stopping View*  
\o nfetix                      spectre              *Stopping View*  
\o pfetix                      spectre              *Stopping View*  
\o sblkndiresx                 spectre              *Stopping View*  
\o LOGIC0                      symbol               *Stopping View*  
\o LOGIC1                      symbol               *Stopping View*  
\o ind                         spectre              *Stopping View*  
\o pcapi                       spectre              *Stopping View*  
\o oppdiresx                   spectre              *Stopping View*  
\o data_demod_tb               schematic                             
\o PORGEN_1V8_HV               cmos_sch                              
\o VSUB1V8_5V_HV               schematic                             
\o GNDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v2               schematic                             
\o VDDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v4               schematic                             
\o ESD18rctrigger_v1           schematic                             
\o IOPAD1V8_3_HV               cmos_sch                              
\o io_predrv_1V8               schematic                             
\o io_drvr_1V8                 schematic                             
\o io_inv_oe_1V8               schematic                             
\o io_lvl_a_1V8                schematic                             
\o io_in_1V8                   schematic                             
\o io_lvl_b_1V8                schematic                             
\o io_pull_1V8                 schematic                             
\o io_inv_oe2_1V8              schematic                             
\o APRIO1V8_00_HV              schematic                             
\o ESD18clamp_v3               schematic                             
\o data_demod_2                schematic                             
\o amp_2                       schematic                             
\o comp_amp_2                  schematic                             
\o power_rail4_V2              schematic                             
\o current_mirror1_2           schematic                             
\o res_3M                      schematic                             
\o res_500k                    schematic                             
\o res_250k                    schematic                             
\o power_rail2_V2              schematic                             
\o power_rail1_V2              schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library 'IMP_COMM', cell 'data_demod_tb', and view 'config' has been netlisted successfully.
\o 
\o End netlisting Jul 19 10:11:05 2016
\o INFO (193) : AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ IMP_COMM:data_demod_tb:1
\o           ] for Point ID (18 6).
\o 
\o Delete simulation data in /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/6/IMP_COMM:data_demod_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\# Memory report: Maximum memory size now 53091176448 (0xc5c7b1000) bytes, UTC 2016.07.19 08:11:45.723
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (18 6) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams0'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams0'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (18 10) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/10/IMP_COMM:data_demod_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/10/IMP_COMM:data_demod_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (18 10)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Begin Incremental Netlisting Jul 19 10:12:00 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/2/IMP_COMM:data_demod_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS title symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_COMM cell:data_demod_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC1 ***
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC0 ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IOLIB_HV_6AM/PORGEN_1V8_HV/cmos_sch' has no ports. Make sure that this was the intended 
\o design.
\o  
\o WARNING (VLOGNET-110): The cell 'IMP_COMM/data_demod_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_COMM', cell 'message_demod', view 'verilogams' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("DO" "Dem_output")
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o message_demod               verilogams           *Stopping View*  
\o res                         spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o subcx                       spectre              *Stopping View*  
\o mosvartx                    spectre              *Stopping View*  
\o oprrpresx                   spectre              *Stopping View*  
\o nfetx                       spectre              *Stopping View*  
\o pfetx                       spectre              *Stopping View*  
\o tdndsx                      spectre              *Stopping View*  
\o cmimx                       spectre              *Stopping View*  
\o idc                         spectre              *Stopping View*  
\o wdpwdn                      spectre              *Stopping View*  
\o presistor                   spectre              *Stopping View*  
\o esdpdidn                    spectre              *Stopping View*  
\o esdndidn                    spectre              *Stopping View*  
\o opppcresx                   spectre              *Stopping View*  
\o tdndpw                      spectre              *Stopping View*  
\o wddnsx                      spectre              *Stopping View*  
\o tdpdnw                      spectre              *Stopping View*  
\o nfetix                      spectre              *Stopping View*  
\o pfetix                      spectre              *Stopping View*  
\o sblkndiresx                 spectre              *Stopping View*  
\o LOGIC0                      symbol               *Stopping View*  
\o LOGIC1                      symbol               *Stopping View*  
\o ind                         spectre              *Stopping View*  
\o pcapi                       spectre              *Stopping View*  
\o oppdiresx                   spectre              *Stopping View*  
\o data_demod_tb               schematic                             
\o PORGEN_1V8_HV               cmos_sch                              
\o VSUB1V8_5V_HV               schematic                             
\o GNDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v2               schematic                             
\o VDDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v4               schematic                             
\o ESD18rctrigger_v1           schematic                             
\o IOPAD1V8_3_HV               cmos_sch                              
\o io_predrv_1V8               schematic                             
\o io_drvr_1V8                 schematic                             
\o io_inv_oe_1V8               schematic                             
\o io_lvl_a_1V8                schematic                             
\o io_in_1V8                   schematic                             
\o io_lvl_b_1V8                schematic                             
\o io_pull_1V8                 schematic                             
\o io_inv_oe2_1V8              schematic                             
\o APRIO1V8_00_HV              schematic                             
\o ESD18clamp_v3               schematic                             
\o data_demod_2                schematic                             
\o amp_2                       schematic                             
\o comp_amp_2                  schematic                             
\o power_rail4_V2              schematic                             
\o current_mirror1_2           schematic                             
\o res_3M                      schematic                             
\o res_500k                    schematic                             
\o res_250k                    schematic                             
\o power_rail2_V2              schematic                             
\o power_rail1_V2              schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library 'IMP_COMM', cell 'data_demod_tb', and view 'config' has been netlisted successfully.
\o 
\o End netlisting Jul 19 10:12:02 2016
\o INFO (193) : AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ IMP_COMM:data_demod_tb:1
\o           ] for Point ID (18 10).
\o 
\o Delete simulation data in /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.65/10/IMP_COMM:data_demod_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (18 10) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables1".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = IMP_COMM
\o 	Cell         = data_demod_tb
\o 	View         = config
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = IMP_COMM:data_demod_tb:1_none_Interactive.66
\o 	Results DB   = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66.rdb
\o 	Results Dir  = /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/1/IMP_COMM:data_demod_tb:1
\o 	Results Loc  = /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data
\o 	Project Dir  = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/SimVM
\o 	Setup DB loc = /home/saul/projects/IMPLANTABLE_AMS/version1/saul/IMP_COMM/data_demod_tb/adexlVM
\o 	File Encoding = 0
\o 
\o 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams1'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (19 1) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var AMPLITUDE = "80m"
\o Setting var C1 = "50n"
\o Setting var CL = "2p"
\o Setting var R1 = "300k"
\o Setting var VCOMP = "980m"
\o Setting var VOFFSET = "1.5"
\o Setting temp(T) = 27
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/1/IMP_COMM:data_demod_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/1/IMP_COMM:data_demod_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (19 1)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Incremental Netlisting Jul 19 10:16:49 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/1/IMP_COMM:data_demod_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS title symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_COMM cell:data_demod_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC1 ***
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC0 ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IOLIB_HV_6AM/PORGEN_1V8_HV/cmos_sch' has no ports. Make sure that this was the intended 
\o design.
\o  
\o WARNING (VLOGNET-110): The cell 'IMP_COMM/data_demod_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_COMM', cell 'message_demod', view 'verilogams' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("DO" "Dem_output")
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o message_demod               verilogams           *Stopping View*  
\o res                         spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o subcx                       spectre              *Stopping View*  
\o mosvartx                    spectre              *Stopping View*  
\o oprrpresx                   spectre              *Stopping View*  
\o nfetx                       spectre              *Stopping View*  
\o pfetx                       spectre              *Stopping View*  
\o tdndsx                      spectre              *Stopping View*  
\o cmimx                       spectre              *Stopping View*  
\o idc                         spectre              *Stopping View*  
\o wdpwdn                      spectre              *Stopping View*  
\o presistor                   spectre              *Stopping View*  
\o esdpdidn                    spectre              *Stopping View*  
\o esdndidn                    spectre              *Stopping View*  
\o opppcresx                   spectre              *Stopping View*  
\o tdndpw                      spectre              *Stopping View*  
\o wddnsx                      spectre              *Stopping View*  
\o tdpdnw                      spectre              *Stopping View*  
\o nfetix                      spectre              *Stopping View*  
\o pfetix                      spectre              *Stopping View*  
\o sblkndiresx                 spectre              *Stopping View*  
\o LOGIC0                      symbol               *Stopping View*  
\o LOGIC1                      symbol               *Stopping View*  
\o ind                         spectre              *Stopping View*  
\o pcapi                       spectre              *Stopping View*  
\o oppdiresx                   spectre              *Stopping View*  
\o data_demod_tb               schematic                             
\o PORGEN_1V8_HV               cmos_sch                              
\o VSUB1V8_5V_HV               schematic                             
\o GNDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v2               schematic                             
\o VDDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v4               schematic                             
\o ESD18rctrigger_v1           schematic                             
\o IOPAD1V8_3_HV               cmos_sch                              
\o io_predrv_1V8               schematic                             
\o io_drvr_1V8                 schematic                             
\o io_inv_oe_1V8               schematic                             
\o io_lvl_a_1V8                schematic                             
\o io_in_1V8                   schematic                             
\o io_lvl_b_1V8                schematic                             
\o io_pull_1V8                 schematic                             
\o io_inv_oe2_1V8              schematic                             
\o APRIO1V8_00_HV              schematic                             
\o ESD18clamp_v3               schematic                             
\o data_demod_2                schematic                             
\o amp_2                       schematic                             
\o comp_amp_2                  schematic                             
\o power_rail4_V2              schematic                             
\o current_mirror1_2           schematic                             
\o res_3M                      schematic                             
\o res_500k                    schematic                             
\o res_250k                    schematic                             
\o power_rail2_V2              schematic                             
\o power_rail1_V2              schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library 'IMP_COMM', cell 'data_demod_tb', and view 'config' has been netlisted successfully.
\o 
\o End netlisting Jul 19 10:16:50 2016
\o INFO (193) : AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ IMP_COMM:data_demod_tb:1
\o           ] for Point ID (19 1).
\o 
\o Delete simulation data in /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/1/IMP_COMM:data_demod_tb:1/psf.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (19 1) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams1'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (19 16) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/16/IMP_COMM:data_demod_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/16/IMP_COMM:data_demod_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (19 16)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Begin Incremental Netlisting Jul 19 10:17:45 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/1/IMP_COMM:data_demod_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS title symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_COMM cell:data_demod_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC1 ***
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC0 ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IOLIB_HV_6AM/PORGEN_1V8_HV/cmos_sch' has no ports. Make sure that this was the intended 
\o design.
\o  
\o WARNING (VLOGNET-110): The cell 'IMP_COMM/data_demod_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_COMM', cell 'message_demod', view 'verilogams' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("DO" "Dem_output")
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o message_demod               verilogams           *Stopping View*  
\o res                         spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o subcx                       spectre              *Stopping View*  
\o mosvartx                    spectre              *Stopping View*  
\o oprrpresx                   spectre              *Stopping View*  
\o nfetx                       spectre              *Stopping View*  
\o pfetx                       spectre              *Stopping View*  
\o tdndsx                      spectre              *Stopping View*  
\o cmimx                       spectre              *Stopping View*  
\o idc                         spectre              *Stopping View*  
\o wdpwdn                      spectre              *Stopping View*  
\o presistor                   spectre              *Stopping View*  
\o esdpdidn                    spectre              *Stopping View*  
\o esdndidn                    spectre              *Stopping View*  
\o opppcresx                   spectre              *Stopping View*  
\o tdndpw                      spectre              *Stopping View*  
\o wddnsx                      spectre              *Stopping View*  
\o tdpdnw                      spectre              *Stopping View*  
\o nfetix                      spectre              *Stopping View*  
\o pfetix                      spectre              *Stopping View*  
\o sblkndiresx                 spectre              *Stopping View*  
\o LOGIC0                      symbol               *Stopping View*  
\o LOGIC1                      symbol               *Stopping View*  
\o ind                         spectre              *Stopping View*  
\o pcapi                       spectre              *Stopping View*  
\o oppdiresx                   spectre              *Stopping View*  
\o data_demod_tb               schematic                             
\o PORGEN_1V8_HV               cmos_sch                              
\o VSUB1V8_5V_HV               schematic                             
\o GNDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v2               schematic                             
\o VDDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v4               schematic                             
\o ESD18rctrigger_v1           schematic                             
\o IOPAD1V8_3_HV               cmos_sch                              
\o io_predrv_1V8               schematic                             
\o io_drvr_1V8                 schematic                             
\o io_inv_oe_1V8               schematic                             
\o io_lvl_a_1V8                schematic                             
\o io_in_1V8                   schematic                             
\o io_lvl_b_1V8                schematic                             
\o io_pull_1V8                 schematic                             
\o io_inv_oe2_1V8              schematic                             
\o APRIO1V8_00_HV              schematic                             
\o ESD18clamp_v3               schematic                             
\o data_demod_2                schematic                             
\o amp_2                       schematic                             
\o comp_amp_2                  schematic                             
\o power_rail4_V2              schematic                             
\o current_mirror1_2           schematic                             
\o res_3M                      schematic                             
\o res_500k                    schematic                             
\o res_250k                    schematic                             
\o power_rail2_V2              schematic                             
\o power_rail1_V2              schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library 'IMP_COMM', cell 'data_demod_tb', and view 'config' has been netlisted successfully.
\o 
\o End netlisting Jul 19 10:17:46 2016
\o INFO (193) : AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ IMP_COMM:data_demod_tb:1
\o           ] for Point ID (19 16).
\o 
\o Delete simulation data in /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/16/IMP_COMM:data_demod_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (19 16) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams1'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (19 5) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/5/IMP_COMM:data_demod_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/5/IMP_COMM:data_demod_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (19 5)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Begin Incremental Netlisting Jul 19 10:18:40 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/1/IMP_COMM:data_demod_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS title symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_COMM cell:data_demod_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC1 ***
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC0 ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IOLIB_HV_6AM/PORGEN_1V8_HV/cmos_sch' has no ports. Make sure that this was the intended 
\o design.
\o  
\o WARNING (VLOGNET-110): The cell 'IMP_COMM/data_demod_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_COMM', cell 'message_demod', view 'verilogams' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("DO" "Dem_output")
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o message_demod               verilogams           *Stopping View*  
\o res                         spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o subcx                       spectre              *Stopping View*  
\o mosvartx                    spectre              *Stopping View*  
\o oprrpresx                   spectre              *Stopping View*  
\o nfetx                       spectre              *Stopping View*  
\o pfetx                       spectre              *Stopping View*  
\o tdndsx                      spectre              *Stopping View*  
\o cmimx                       spectre              *Stopping View*  
\o idc                         spectre              *Stopping View*  
\o wdpwdn                      spectre              *Stopping View*  
\o presistor                   spectre              *Stopping View*  
\o esdpdidn                    spectre              *Stopping View*  
\o esdndidn                    spectre              *Stopping View*  
\o opppcresx                   spectre              *Stopping View*  
\o tdndpw                      spectre              *Stopping View*  
\o wddnsx                      spectre              *Stopping View*  
\o tdpdnw                      spectre              *Stopping View*  
\o nfetix                      spectre              *Stopping View*  
\o pfetix                      spectre              *Stopping View*  
\o sblkndiresx                 spectre              *Stopping View*  
\o LOGIC0                      symbol               *Stopping View*  
\o LOGIC1                      symbol               *Stopping View*  
\o ind                         spectre              *Stopping View*  
\o pcapi                       spectre              *Stopping View*  
\o oppdiresx                   spectre              *Stopping View*  
\o data_demod_tb               schematic                             
\o PORGEN_1V8_HV               cmos_sch                              
\o VSUB1V8_5V_HV               schematic                             
\o GNDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v2               schematic                             
\o VDDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v4               schematic                             
\o ESD18rctrigger_v1           schematic                             
\o IOPAD1V8_3_HV               cmos_sch                              
\o io_predrv_1V8               schematic                             
\o io_drvr_1V8                 schematic                             
\o io_inv_oe_1V8               schematic                             
\o io_lvl_a_1V8                schematic                             
\o io_in_1V8                   schematic                             
\o io_lvl_b_1V8                schematic                             
\o io_pull_1V8                 schematic                             
\o io_inv_oe2_1V8              schematic                             
\o APRIO1V8_00_HV              schematic                             
\o ESD18clamp_v3               schematic                             
\o data_demod_2                schematic                             
\o amp_2                       schematic                             
\o comp_amp_2                  schematic                             
\o power_rail4_V2              schematic                             
\o current_mirror1_2           schematic                             
\o res_3M                      schematic                             
\o res_500k                    schematic                             
\o res_250k                    schematic                             
\o power_rail2_V2              schematic                             
\o power_rail1_V2              schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library 'IMP_COMM', cell 'data_demod_tb', and view 'config' has been netlisted successfully.
\o 
\o End netlisting Jul 19 10:18:41 2016
\o INFO (193) : AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ IMP_COMM:data_demod_tb:1
\o           ] for Point ID (19 5).
\o 
\o Delete simulation data in /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/5/IMP_COMM:data_demod_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (19 5) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableGradualAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableAging' is not declared for tool 'ams1'.
\o ERROR (ADE-5021): asiEnvGetVar: Variable 'relxOpts enableRelxpert' is not declared for tool 'ams1'.
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (19 10) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/10/IMP_COMM:data_demod_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/10/IMP_COMM:data_demod_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (19 10)
\o 
\o generate netlist...
\o INFO (209) : Instances bound to the views specified in the "Netlist using spectre CDF simInfo"
\o              field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o              analog primitives using the spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Begin Incremental Netlisting Jul 19 10:19:34 2016
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/1/IMP_COMM:data_demod_tb:1/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS title symbol" updated since last schematic save.
\w *WARNING* (SCH-2159): "BORDERS A4 symbol" updated since last schematic save.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o WARNING (VLOGNET-121): You are netlisting with the test fixture flag set to OFF. This could result in possible timescale directive violations. No 
\o timescale directive will be added by the netlister. Set the test fixture option to ON before netlisting if there are such violations.
\o 
\o Traverse Config lib:IMP_COMM cell:data_demod_tb view:config
\o INFO (205) : The following cells will be netlisted without using the spectre CDF
\o              simulation information, because they are bound to view symbol:
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC1 ***
\o               *** Library - IOLIB_HV_6AM  Cell - LOGIC0 ***
\o              To use the spectre CDF simulation information, do one of the following:
\o               - Open your configuration in Hierarchy Editor and replace "symbol"
\o               with "spectre" in the view list and stop list. 
\o               - Choose Simulation->Options->Netlister and add "symbol"
\o               in the "Netlist using spectre CDF simInfo" field.
\o WARNING (VLOGNET-110): The cell 'IOLIB_HV_6AM/PORGEN_1V8_HV/cmos_sch' has no ports. Make sure that this was the intended 
\o design.
\o  
\o WARNING (VLOGNET-110): The cell 'IMP_COMM/data_demod_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'IMP_COMM', cell 'message_demod', view 'verilogams' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("DO" "Dem_output")
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o message_demod               verilogams           *Stopping View*  
\o res                         spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o subcx                       spectre              *Stopping View*  
\o mosvartx                    spectre              *Stopping View*  
\o oprrpresx                   spectre              *Stopping View*  
\o nfetx                       spectre              *Stopping View*  
\o pfetx                       spectre              *Stopping View*  
\o tdndsx                      spectre              *Stopping View*  
\o cmimx                       spectre              *Stopping View*  
\o idc                         spectre              *Stopping View*  
\o wdpwdn                      spectre              *Stopping View*  
\o presistor                   spectre              *Stopping View*  
\o esdpdidn                    spectre              *Stopping View*  
\o esdndidn                    spectre              *Stopping View*  
\o opppcresx                   spectre              *Stopping View*  
\o tdndpw                      spectre              *Stopping View*  
\o wddnsx                      spectre              *Stopping View*  
\o tdpdnw                      spectre              *Stopping View*  
\o nfetix                      spectre              *Stopping View*  
\o pfetix                      spectre              *Stopping View*  
\o sblkndiresx                 spectre              *Stopping View*  
\o LOGIC0                      symbol               *Stopping View*  
\o LOGIC1                      symbol               *Stopping View*  
\o ind                         spectre              *Stopping View*  
\o pcapi                       spectre              *Stopping View*  
\o oppdiresx                   spectre              *Stopping View*  
\o data_demod_tb               schematic                             
\o PORGEN_1V8_HV               cmos_sch                              
\o VSUB1V8_5V_HV               schematic                             
\o GNDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v2               schematic                             
\o VDDPAD1V8ALL_HV             schematic                             
\o ESD18clamp_v4               schematic                             
\o ESD18rctrigger_v1           schematic                             
\o IOPAD1V8_3_HV               cmos_sch                              
\o io_predrv_1V8               schematic                             
\o io_drvr_1V8                 schematic                             
\o io_inv_oe_1V8               schematic                             
\o io_lvl_a_1V8                schematic                             
\o io_in_1V8                   schematic                             
\o io_lvl_b_1V8                schematic                             
\o io_pull_1V8                 schematic                             
\o io_inv_oe2_1V8              schematic                             
\o APRIO1V8_00_HV              schematic                             
\o ESD18clamp_v3               schematic                             
\o data_demod_2                schematic                             
\o amp_2                       schematic                             
\o comp_amp_2                  schematic                             
\o power_rail4_V2              schematic                             
\o current_mirror1_2           schematic                             
\o res_3M                      schematic                             
\o res_500k                    schematic                             
\o res_250k                    schematic                             
\o power_rail2_V2              schematic                             
\o power_rail1_V2              schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library 'IMP_COMM', cell 'data_demod_tb', and view 'config' has been netlisted successfully.
\o 
\o End netlisting Jul 19 10:19:35 2016
\o INFO (193) : AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ IMP_COMM:data_demod_tb:1
\o           ] for Point ID (19 10).
\o 
\o Delete simulation data in /home/saul/Sim/IMP_COMM/data_demod_tb/adexlVM/results/data/Interactive.66/10/IMP_COMM:data_demod_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (19 10) on testbench [
\o           IMP_COMM:data_demod_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables1".
\o To save future changes, copy variables to cellView before exiting.
\# Memory report: on exit 212676608 (0xcad3000) bytes, process size 960151552 (0x393ac000) bytes at UTC 2016.07.19 08:26:20.139
\# Memory report: peak usage 212709376 (0xcadb000) bytes, process size 960167936 (0x393b0000) bytes
