{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 18:00:16 2022 " "Info: Processing started: Wed Nov 02 18:00:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vl2 -c vl2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vl2 -c vl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "fin " "Info: Assuming node \"fin\" is an undefined clock" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "P19 " "Info: Assuming node \"P19\" is an undefined clock" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "P19" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clk_h~9bal " "Info: Detected gated clock \"clk_h~9bal\" as buffer" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_h~9bal" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "P20_sel_d " "Info: Detected ripple clock \"P20_sel_d\" as buffer" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "P20_sel_d" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OneHz_in_d " "Info: Detected ripple clock \"OneHz_in_d\" as buffer" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OneHz_in_d" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "P21_d " "Info: Detected ripple clock \"P21_d\" as buffer" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "P21_d" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk " "Info: Detected ripple clock \"clk\" as buffer" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "fin register lpm_counter:qb_rtl_0\|dffs\[1\] register qa\[1\]~reg0 70.92 MHz 14.1 ns Internal " "Info: Clock \"fin\" has Internal fmax of 70.92 MHz between source register \"lpm_counter:qb_rtl_0\|dffs\[1\]\" and destination register \"qa\[1\]~reg0\" (period= 14.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.600 ns + Longest register register " "Info: + Longest register to register delay is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:qb_rtl_0\|dffs\[1\] 1 REG LC17 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC17; Fanout = 13; REG Node = 'lpm_counter:qb_rtl_0\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:qb_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.900 ns) 6.400 ns qa~9 2 COMB SEXP33 1 " "Info: 2: + IC(2.500 ns) + CELL(3.900 ns) = 6.400 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'qa~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { lpm_counter:qb_rtl_0|dffs[1] qa~9 } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.200 ns) 9.600 ns qa\[1\]~reg0 3 REG LC41 16 " "Info: 3: + IC(0.000 ns) + CELL(3.200 ns) = 9.600 ns; Loc. = LC41; Fanout = 16; REG Node = 'qa\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { qa~9 qa[1]~reg0 } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 73.96 % ) " "Info: Total cell delay = 7.100 ns ( 73.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 26.04 % ) " "Info: Total interconnect delay = 2.500 ns ( 26.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { lpm_counter:qb_rtl_0|dffs[1] qa~9 qa[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { lpm_counter:qb_rtl_0|dffs[1] {} qa~9 {} qa[1]~reg0 {} } { 0.000ns 2.500ns 0.000ns } { 0.000ns 3.900ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin destination 23.400 ns + Shortest register " "Info: + Shortest clock path from clock \"fin\" to destination register is 23.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns fin 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'fin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns clk 2 REG LC28 6 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC28; Fanout = 6; REG Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fin clk } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.100 ns) 11.600 ns OneHz_in_d 3 REG LC18 3 " "Info: 3: + IC(2.300 ns) + CELL(4.100 ns) = 11.600 ns; Loc. = LC18; Fanout = 3; REG Node = 'OneHz_in_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { clk OneHz_in_d } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 18.400 ns clk_h~9bal 4 COMB LC33 6 " "Info: 4: + IC(2.300 ns) + CELL(4.500 ns) = 18.400 ns; Loc. = LC33; Fanout = 6; COMB Node = 'clk_h~9bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { OneHz_in_d clk_h~9bal } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 23.400 ns qa\[1\]~reg0 5 REG LC41 16 " "Info: 5: + IC(2.500 ns) + CELL(2.500 ns) = 23.400 ns; Loc. = LC41; Fanout = 16; REG Node = 'qa\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk_h~9bal qa[1]~reg0 } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.300 ns ( 69.66 % ) " "Info: Total cell delay = 16.300 ns ( 69.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 30.34 % ) " "Info: Total interconnect delay = 7.100 ns ( 30.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { fin clk OneHz_in_d clk_h~9bal qa[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { fin {} fin~out {} clk {} OneHz_in_d {} clk_h~9bal {} qa[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin source 23.400 ns - Longest register " "Info: - Longest clock path from clock \"fin\" to source register is 23.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns fin 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'fin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns clk 2 REG LC28 6 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC28; Fanout = 6; REG Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fin clk } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.100 ns) 11.600 ns OneHz_in_d 3 REG LC18 3 " "Info: 3: + IC(2.300 ns) + CELL(4.100 ns) = 11.600 ns; Loc. = LC18; Fanout = 3; REG Node = 'OneHz_in_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { clk OneHz_in_d } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 18.400 ns clk_h~9bal 4 COMB LC33 6 " "Info: 4: + IC(2.300 ns) + CELL(4.500 ns) = 18.400 ns; Loc. = LC33; Fanout = 6; COMB Node = 'clk_h~9bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { OneHz_in_d clk_h~9bal } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 23.400 ns lpm_counter:qb_rtl_0\|dffs\[1\] 5 REG LC17 13 " "Info: 5: + IC(2.500 ns) + CELL(2.500 ns) = 23.400 ns; Loc. = LC17; Fanout = 13; REG Node = 'lpm_counter:qb_rtl_0\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk_h~9bal lpm_counter:qb_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.300 ns ( 69.66 % ) " "Info: Total cell delay = 16.300 ns ( 69.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 30.34 % ) " "Info: Total interconnect delay = 7.100 ns ( 30.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { fin clk OneHz_in_d clk_h~9bal lpm_counter:qb_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { fin {} fin~out {} clk {} OneHz_in_d {} clk_h~9bal {} lpm_counter:qb_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { fin clk OneHz_in_d clk_h~9bal qa[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { fin {} fin~out {} clk {} OneHz_in_d {} clk_h~9bal {} qa[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { fin clk OneHz_in_d clk_h~9bal lpm_counter:qb_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { fin {} fin~out {} clk {} OneHz_in_d {} clk_h~9bal {} lpm_counter:qb_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 46 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { lpm_counter:qb_rtl_0|dffs[1] qa~9 qa[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { lpm_counter:qb_rtl_0|dffs[1] {} qa~9 {} qa[1]~reg0 {} } { 0.000ns 2.500ns 0.000ns } { 0.000ns 3.900ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { fin clk OneHz_in_d clk_h~9bal qa[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { fin {} fin~out {} clk {} OneHz_in_d {} clk_h~9bal {} qa[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { fin clk OneHz_in_d clk_h~9bal lpm_counter:qb_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { fin {} fin~out {} clk {} OneHz_in_d {} clk_h~9bal {} lpm_counter:qb_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "P19 register lpm_counter:qb_rtl_0\|dffs\[1\] register qa\[1\]~reg0 70.92 MHz 14.1 ns Internal " "Info: Clock \"P19\" has Internal fmax of 70.92 MHz between source register \"lpm_counter:qb_rtl_0\|dffs\[1\]\" and destination register \"qa\[1\]~reg0\" (period= 14.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.600 ns + Longest register register " "Info: + Longest register to register delay is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:qb_rtl_0\|dffs\[1\] 1 REG LC17 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC17; Fanout = 13; REG Node = 'lpm_counter:qb_rtl_0\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:qb_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.900 ns) 6.400 ns qa~9 2 COMB SEXP33 1 " "Info: 2: + IC(2.500 ns) + CELL(3.900 ns) = 6.400 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'qa~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { lpm_counter:qb_rtl_0|dffs[1] qa~9 } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.200 ns) 9.600 ns qa\[1\]~reg0 3 REG LC41 16 " "Info: 3: + IC(0.000 ns) + CELL(3.200 ns) = 9.600 ns; Loc. = LC41; Fanout = 16; REG Node = 'qa\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { qa~9 qa[1]~reg0 } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 73.96 % ) " "Info: Total cell delay = 7.100 ns ( 73.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 26.04 % ) " "Info: Total interconnect delay = 2.500 ns ( 26.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { lpm_counter:qb_rtl_0|dffs[1] qa~9 qa[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { lpm_counter:qb_rtl_0|dffs[1] {} qa~9 {} qa[1]~reg0 {} } { 0.000ns 2.500ns 0.000ns } { 0.000ns 3.900ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P19 destination 13.200 ns + Shortest register " "Info: + Shortest clock path from clock \"P19\" to destination register is 13.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns P19 1 CLK PIN_19 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_19; Fanout = 1; CLK Node = 'P19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P19 } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 8.200 ns clk_h~9bal 2 COMB LC33 6 " "Info: 2: + IC(2.300 ns) + CELL(4.500 ns) = 8.200 ns; Loc. = LC33; Fanout = 6; COMB Node = 'clk_h~9bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { P19 clk_h~9bal } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 13.200 ns qa\[1\]~reg0 3 REG LC41 16 " "Info: 3: + IC(2.500 ns) + CELL(2.500 ns) = 13.200 ns; Loc. = LC41; Fanout = 16; REG Node = 'qa\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk_h~9bal qa[1]~reg0 } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.400 ns ( 63.64 % ) " "Info: Total cell delay = 8.400 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 36.36 % ) " "Info: Total interconnect delay = 4.800 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { P19 clk_h~9bal qa[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { P19 {} P19~out {} clk_h~9bal {} qa[1]~reg0 {} } { 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 1.400ns 4.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P19 source 13.200 ns - Longest register " "Info: - Longest clock path from clock \"P19\" to source register is 13.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns P19 1 CLK PIN_19 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_19; Fanout = 1; CLK Node = 'P19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P19 } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 8.200 ns clk_h~9bal 2 COMB LC33 6 " "Info: 2: + IC(2.300 ns) + CELL(4.500 ns) = 8.200 ns; Loc. = LC33; Fanout = 6; COMB Node = 'clk_h~9bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { P19 clk_h~9bal } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 13.200 ns lpm_counter:qb_rtl_0\|dffs\[1\] 3 REG LC17 13 " "Info: 3: + IC(2.500 ns) + CELL(2.500 ns) = 13.200 ns; Loc. = LC17; Fanout = 13; REG Node = 'lpm_counter:qb_rtl_0\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk_h~9bal lpm_counter:qb_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.400 ns ( 63.64 % ) " "Info: Total cell delay = 8.400 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 36.36 % ) " "Info: Total interconnect delay = 4.800 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { P19 clk_h~9bal lpm_counter:qb_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { P19 {} P19~out {} clk_h~9bal {} lpm_counter:qb_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 1.400ns 4.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { P19 clk_h~9bal qa[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { P19 {} P19~out {} clk_h~9bal {} qa[1]~reg0 {} } { 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 1.400ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { P19 clk_h~9bal lpm_counter:qb_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { P19 {} P19~out {} clk_h~9bal {} lpm_counter:qb_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 1.400ns 4.500ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 46 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { lpm_counter:qb_rtl_0|dffs[1] qa~9 qa[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { lpm_counter:qb_rtl_0|dffs[1] {} qa~9 {} qa[1]~reg0 {} } { 0.000ns 2.500ns 0.000ns } { 0.000ns 3.900ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { P19 clk_h~9bal qa[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { P19 {} P19~out {} clk_h~9bal {} qa[1]~reg0 {} } { 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 1.400ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { P19 clk_h~9bal lpm_counter:qb_rtl_0|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { P19 {} P19~out {} clk_h~9bal {} lpm_counter:qb_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 2.300ns 2.500ns } { 0.000ns 1.400ns 4.500ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "P20_sel_d P20_sel fin -0.200 ns register " "Info: tsu for register \"P20_sel_d\" (data pin = \"P20_sel\", clock pin = \"fin\") is -0.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns + Longest pin register " "Info: + Longest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns P20_sel 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'P20_sel'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P20_sel } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns P20_sel_d 2 REG LC30 6 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC30; Fanout = 6; REG Node = 'P20_sel_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { P20_sel P20_sel_d } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { P20_sel P20_sel_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { P20_sel {} P20_sel~out {} P20_sel_d {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"fin\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns fin 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'fin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns clk 2 REG LC28 6 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC28; Fanout = 6; REG Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fin clk } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.500 ns) 10.000 ns P20_sel_d 3 REG LC30 6 " "Info: 3: + IC(2.300 ns) + CELL(2.500 ns) = 10.000 ns; Loc. = LC30; Fanout = 6; REG Node = 'P20_sel_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { clk P20_sel_d } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin clk P20_sel_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} clk {} P20_sel_d {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { P20_sel P20_sel_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { P20_sel {} P20_sel~out {} P20_sel_d {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin clk P20_sel_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} clk {} P20_sel_d {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "fin qb\[0\] lpm_counter:qb_rtl_0\|dffs\[0\] 26.800 ns register " "Info: tco from clock \"fin\" to destination pin \"qb\[0\]\" through register \"lpm_counter:qb_rtl_0\|dffs\[0\]\" is 26.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin source 23.400 ns + Longest register " "Info: + Longest clock path from clock \"fin\" to source register is 23.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns fin 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'fin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns clk 2 REG LC28 6 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC28; Fanout = 6; REG Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fin clk } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.100 ns) 11.600 ns OneHz_in_d 3 REG LC18 3 " "Info: 3: + IC(2.300 ns) + CELL(4.100 ns) = 11.600 ns; Loc. = LC18; Fanout = 3; REG Node = 'OneHz_in_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { clk OneHz_in_d } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 18.400 ns clk_h~9bal 4 COMB LC33 6 " "Info: 4: + IC(2.300 ns) + CELL(4.500 ns) = 18.400 ns; Loc. = LC33; Fanout = 6; COMB Node = 'clk_h~9bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { OneHz_in_d clk_h~9bal } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 23.400 ns lpm_counter:qb_rtl_0\|dffs\[0\] 5 REG LC19 15 " "Info: 5: + IC(2.500 ns) + CELL(2.500 ns) = 23.400 ns; Loc. = LC19; Fanout = 15; REG Node = 'lpm_counter:qb_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk_h~9bal lpm_counter:qb_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.300 ns ( 69.66 % ) " "Info: Total cell delay = 16.300 ns ( 69.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 30.34 % ) " "Info: Total interconnect delay = 7.100 ns ( 30.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { fin clk OneHz_in_d clk_h~9bal lpm_counter:qb_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { fin {} fin~out {} clk {} OneHz_in_d {} clk_h~9bal {} lpm_counter:qb_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Longest register pin " "Info: + Longest register to pin delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:qb_rtl_0\|dffs\[0\] 1 REG LC19 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC19; Fanout = 15; REG Node = 'lpm_counter:qb_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:qb_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 1.800 ns qb\[0\] 2 PIN PIN_20 0 " "Info: 2: + IC(0.000 ns) + CELL(1.800 ns) = 1.800 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'qb\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_counter:qb_rtl_0|dffs[0] qb[0] } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 100.00 % ) " "Info: Total cell delay = 1.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_counter:qb_rtl_0|dffs[0] qb[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { lpm_counter:qb_rtl_0|dffs[0] {} qb[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { fin clk OneHz_in_d clk_h~9bal lpm_counter:qb_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { fin {} fin~out {} clk {} OneHz_in_d {} clk_h~9bal {} lpm_counter:qb_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 2.300ns 2.300ns 2.500ns } { 0.000ns 2.300ns 2.900ns 4.100ns 4.500ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_counter:qb_rtl_0|dffs[0] qb[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { lpm_counter:qb_rtl_0|dffs[0] {} qb[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "P20_sel_d P20_sel fin 4.400 ns register " "Info: th for register \"P20_sel_d\" (data pin = \"P20_sel\", clock pin = \"fin\") is 4.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fin destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"fin\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns fin 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'fin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns clk 2 REG LC28 6 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC28; Fanout = 6; REG Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fin clk } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.500 ns) 10.000 ns P20_sel_d 3 REG LC30 6 " "Info: 3: + IC(2.300 ns) + CELL(2.500 ns) = 10.000 ns; Loc. = LC30; Fanout = 6; REG Node = 'P20_sel_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { clk P20_sel_d } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 77.00 % ) " "Info: Total cell delay = 7.700 ns ( 77.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 23.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 23.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin clk P20_sel_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} clk {} P20_sel_d {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns P20_sel 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'P20_sel'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P20_sel } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns P20_sel_d 2 REG LC30 6 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC30; Fanout = 6; REG Node = 'P20_sel_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { P20_sel P20_sel_d } "NODE_NAME" } } { "vl2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/vl2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { P20_sel P20_sel_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { P20_sel {} P20_sel~out {} P20_sel_d {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { fin clk P20_sel_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { fin {} fin~out {} clk {} P20_sel_d {} } { 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { P20_sel P20_sel_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { P20_sel {} P20_sel~out {} P20_sel_d {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 18:00:16 2022 " "Info: Processing ended: Wed Nov 02 18:00:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
