#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct  5 10:40:24 2022
# Process ID: 940
# Current directory: C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent932 C:\Users\archi\OneDrive\Desktop\ECE 410\Labs\Lab 1\lab1_part1\lab1_part1.xpr
# Log file: C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/vivado.log
# Journal file: C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.027 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.srcs/sim_1/new/priority_encoder_tb.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.srcs/sim_1/new/priority_encoder_tb.vhd}}
file delete -force {C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.srcs/sim_1/new/priority_encoder_tb.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.srcs/sim_1/new/priority_encoder_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.srcs/sim_1/new/priority_encoder_tb.vhd}}
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\archi\OneDrive\Desktop\ECE 410\Labs\Lab 1\lab1_part1\lab1_part1.srcs\sim_1\new\priority_encoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\archi\OneDrive\Desktop\ECE 410\Labs\Lab 1\lab1_part1\lab1_part1.srcs\sources_1\new\priority_encoder.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.srcs/sources_1/new/priority_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_3_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.srcs/sim_1/new/priority_encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.sim/sim_1/behav/xsim'
"xelab -wto 70368f28d39f4b6abb7db569ed0511a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70368f28d39f4b6abb7db569ed0511a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_3_2 [priority_encoder_3_2_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/archi/OneDrive/Desktop/ECE -notrace
couldn't read file "C:/Users/archi/OneDrive/Desktop/ECE": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  5 10:44:28 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part1/lab1_part1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "priority_encoder_tb_behav -key {Behavioral:sim_1:Functional:priority_encoder_tb} -tclbatch {priority_encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source priority_encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.027 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'priority_encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.027 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  5 10:47:56 2022...
