Running in Lattice mode

Starting:    D:\LSCC\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     D:\LSCC\diamond\3.12\synpbase
Hostname:    PETITEPC
Date:        Thu Sep 30 13:53:53 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch adder8bit00_adder8bit0_synplify.tcl
ProductType: synplify_pro




log file: "D:\Clases\Arqui\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Thu Sep 30 13:53:53 2021

Return Code: 0
Run Time:00h:00m:00s
log file: "D:\Clases\Arqui\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srr"
Running: adder8bit0 in foreground

Running proj_1|adder8bit0

Running Flow: compile (Compile) on proj_1|adder8bit0
# Thu Sep 30 13:53:53 2021

Running Flow: compile_flow (Compile Process) on proj_1|adder8bit0
# Thu Sep 30 13:53:53 2021

Running: compiler (Compile Input) on proj_1|adder8bit0
# Thu Sep 30 13:53:53 2021
Copied D:\Clases\Arqui\adder8bit00\adder8bit0\synwork\adder8bit00_adder8bit0_comp.srs to D:\Clases\Arqui\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srs

compiler completed
# Thu Sep 30 13:53:56 2021

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|adder8bit0
# Thu Sep 30 13:53:56 2021

multi_srs_gen completed
# Thu Sep 30 13:53:57 2021

Return Code: 0
Run Time:00h:00m:01s
Copied D:\Clases\Arqui\adder8bit00\adder8bit0\synwork\adder8bit00_adder8bit0_mult.srs to D:\Clases\Arqui\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srs
Copied D:\Clases\Arqui\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srr to D:\Clases\Arqui\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srf
Complete: Compile Process on proj_1|adder8bit0

Running: premap (Premap) on proj_1|adder8bit0
# Thu Sep 30 13:53:57 2021

premap completed
# Thu Sep 30 13:53:58 2021

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on proj_1|adder8bit0

Running Flow: map (Map) on proj_1|adder8bit0
# Thu Sep 30 13:53:58 2021

Running: fpga_mapper (Map & Optimize) on proj_1|adder8bit0
# Thu Sep 30 13:53:58 2021
Copied D:\Clases\Arqui\adder8bit00\adder8bit0\synwork\adder8bit00_adder8bit0_m.srm to D:\Clases\Arqui\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srm

fpga_mapper completed
# Thu Sep 30 13:54:02 2021

Return Code: 0
Run Time:00h:00m:04s
Complete: Map on proj_1|adder8bit0
Copied D:\Clases\Arqui\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srr to D:\Clases\Arqui\adder8bit00\adder8bit0\adder8bit00_adder8bit0.srf
Complete: Logic Synthesis on proj_1|adder8bit0
TCL script complete: "adder8bit00_adder8bit0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Clases\Arqui\adder8bit00\adder8bit0\proj_1.prj
batch mode default:no
