
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Sun Mar 19 18:35:09 2023
Host:		ieng6-ece-14.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat fullchip
#% Begin load design ... (date=03/19 18:36:48, mem=488.1M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Sun Mar 19 18:11:20 2023'.
% Begin Load MMMC data ... (date=03/19 18:36:49, mem=491.0M)
% End Load MMMC data ... (date=03/19 18:36:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=491.1M, current mem=491.1M)
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Mar 19 18:36:49 2023
viaInitial ends at Sun Mar 19 18:36:49 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=28.0M, fe_cpu=0.57min, fe_real=1.72min, fe_mem=751.2M) ***
% Begin Load netlist data ... (date=03/19 18:36:52, mem=515.5M)
*** Begin netlist parsing (mem=751.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/fullchip.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 761.160M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=761.2M) ***
% End Load netlist data ... (date=03/19 18:36:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=536.5M, current mem=536.5M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 24289 stdCell insts.

*** Memory Usage v#1 (Current mem = 831.086M, initial mem = 283.785M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/gui.pref.tcl ...
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Stripe will break at block ring.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:36.0, real=0:01:44, peak res=771.2M, current mem=771.2M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=790.6M, current mem=790.5M)
Current (total cpu=0:00:36.1, real=0:01:44, peak res=790.6M, current mem=790.5M)
Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of usable buffers: 27
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
Total number of usable inverters: 27
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=03/19 18:36:54, mem=816.7M)
% End Load MMMC data post ... (date=03/19 18:36:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=816.7M, current mem=816.5M)
Reading floorplan file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/fullchip.fp.gz (mem = 1056.3M).
% Begin Load floorplan data ... (date=03/19 18:36:54, mem=816.6M)
*info: reset 25564 existing net BottomPreferredLayer and AvoidDetour
net ignore based on current view = 0
Deleting old partition specification.
Set FPlanBox to (0 0 947600 947200)
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Sun Mar 19 18:11:17 2023, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=818.0M, current mem=818.0M)
Set (core_instance) in guide (7200 7200 859200 820800)
There are 553 nets with bottomPreferredRoutingLayer being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=03/19 18:36:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=819.9M, current mem=819.9M)
Reading congestion map file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/fullchip.route.congmap.gz ...
% Begin Load SymbolTable ... (date=03/19 18:36:54, mem=820.2M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=03/19 18:36:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=826.0M, current mem=826.0M)
Loading place ...
% Begin Load placement data ... (date=03/19 18:36:54, mem=826.0M)
Reading placement file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Sun Mar 19 18:11:17 2023, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1063.6M) ***
Total net length = 3.536e+05 (1.592e+05 1.944e+05) (ext = 1.534e+04)
% End Load placement data ... (date=03/19 18:36:54, total cpu=0:00:00.1, real=0:00:01.0, peak res=831.1M, current mem=830.5M)
Reading PG file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/fullchip.pg.gz
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1060.6M) ***
% Begin Load routing data ... (date=03/19 18:36:55, mem=830.9M)
Reading routing file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Sun Mar 19 18:11:17 2023 Format: 19.1) ...
*** Total 25451 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1090.6M) ***
% End Load routing data ... (date=03/19 18:36:55, total cpu=0:00:00.2, real=0:00:00.0, peak res=861.7M, current mem=860.4M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/fullchip.prop
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1095.6M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/fullchip.congmap.gz ...
Start generating vias ...
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=03/19 18:36:56, mem=890.1M)
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=03/19 18:36:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.3M, current mem=890.3M)
% Begin load AAE data ... (date=03/19 18:36:56, mem=890.3M)
AAE DB initialization (MEM=1141.46 CPU=0:00:00.5 REAL=0:00:00.0) 
% End load AAE data ... (date=03/19 18:36:57, total cpu=0:00:00.9, real=0:00:01.0, peak res=901.2M, current mem=901.2M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=03/19 18:36:57, total cpu=0:00:07.8, real=0:00:09.0, peak res=901.4M, current mem=897.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
*** Message Summary: 1636 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file .//constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: .//constraints/fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/19 18:37:52, mem=938.1M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 6512 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=1213.7M, init mem=1216.0M)
*info: Placed = 24289         
*info: Unplaced = 0           
Placement Density:58.42%(120262/205844)
Placement Density (including fixed std cells):58.42%(120262/205844)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1213.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Estimated cell power/ground rail width = 0.365 um
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 205830.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       6512
  Delay constrained sinks:     6512
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 6512 clock sinks

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------------
Layer    Via Cell            Res.     Cap.     RC       Top of Stack
Range                        (Ohm)    (fF)     (fs)     Only
--------------------------------------------------------------------
M1-M2    VIA12_1cut          1.500    0.017    0.025    false
M2-M3    VIA23_1cut          1.500    0.015    0.023    false
M3-M4    VIA34_1cut          1.500    0.015    0.023    false
M4-M5    VIA45_1cut          1.500    0.015    0.023    false
M5-M6    VIA56_1cut          1.500    0.014    0.021    false
M6-M7    VIA67_1cut_FAT_C    0.220    0.071    0.016    false
M7-M8    VIA78_1cut_FAT_C    0.220    0.060    0.013    false
--------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.3 real=0:00:02.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.3 real=0:00:02.3)

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(1000MHz) 
Starting Levelizing
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT)
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 10%
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 20%
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 30%
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 40%
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 50%
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 60%
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 70%
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 80%
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 90%

Finished Levelizing
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT)

Starting Activity Propagation
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT)
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 10%
2023-Mar-19 18:37:59 (2023-Mar-20 01:37:59 GMT): 20%

Finished Activity Propagation
2023-Mar-19 18:38:00 (2023-Mar-20 01:38:00 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.1 real=0:00:00.1)
Found 1024 advancing pin insertion delay (15.725% of 6512 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 6512 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1331.59 MB )
[NR-eGR] Read 3092 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3092
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=25449  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 25449 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 553 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 3.066300e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 24896 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.377636e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        16( 0.02%)   ( 0.02%) 
[NR-eGR]      M8  (8)        18( 0.03%)   ( 0.03%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               40( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 89737
[NR-eGR]     M2  (2V) length: 1.761624e+05um, number of vias: 131224
[NR-eGR]     M3  (3H) length: 1.900219e+05um, number of vias: 6669
[NR-eGR]     M4  (4V) length: 5.034114e+04um, number of vias: 2739
[NR-eGR]     M5  (5H) length: 4.749100e+03um, number of vias: 2536
[NR-eGR]     M6  (6V) length: 9.679150e+02um, number of vias: 2474
[NR-eGR]     M7  (7H) length: 1.019160e+04um, number of vias: 3063
[NR-eGR]     M8  (8V) length: 2.082728e+04um, number of vias: 0
[NR-eGR] Total length: 4.532613e+05um, number of vias: 238442
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.252930e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.11 sec, Real: 1.12 sec, Curr Mem: 1350.22 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:01.2)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 205830.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       6512
  Delay constrained sinks:     6512
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 6512 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.0 real=0:00:04.0)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=78, i=0, icg=0, nicg=0, l=0, total=78
      cell areas       : b=784.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=784.080um^2
      hp wire lengths  : top=0.000um, trunk=1807.600um, leaf=6890.300um, total=8697.900um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 77 CKBD12: 1 
    Bottom-up phase done. (took cpu=0:00:03.3 real=0:00:03.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:07 mem=1448.0M) ***
Total net bbox length = 3.619e+05 (1.632e+05 1.987e+05) (ext = 8.514e+03)
Move report: Detail placement moves 896 insts, mean move: 1.09 um, max move: 7.20 um
	Max move on inst (core_instance/mac_array_instance/CTS_ccl_a_buf_00208): (197.40, 263.80) --> (197.40, 256.60)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1448.0MB
Summary Report:
Instances move: 896 (out of 24367 movable)
Instances flipped: 0
Mean displacement: 1.09 um
Max displacement: 7.20 um (Instance: core_instance/mac_array_instance/CTS_ccl_a_buf_00208) (197.4, 263.8) -> (197.4, 256.6)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 3.623e+05 (1.634e+05 1.989e+05) (ext = 8.522e+03)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1448.0MB
*** Finished refinePlace (0:01:08 mem=1448.0M) ***
    Moved 347, flipped 89 and cell swapped 0 of 6590 clock instance(s) during refinement.
    The largest move was 7.2 microns for core_instance/mac_array_instance/CTS_ccl_a_buf_00208.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:01.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [3.6,3.96)              9
    [3.96,4.32)             0
    [4.32,4.68)             0
    [4.68,5.04)             0
    [5.04,5.4)              0
    [5.4,5.76)              0
    [5.76,6.12)             0
    [6.12,6.48)             0
    [6.48,6.84)             0
    [6.84,7.2)              1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         7.2         (197.400,263.800)    (197.400,256.600)    CTS_ccl_a_buf_00208 (a lib_cell CKBD16) at (197.400,256.600), in power domain auto-default
         3.6         (133.600,299.800)    (133.600,296.200)    CTS_ccl_a_buf_00074 (a lib_cell CKBD12) at (133.600,296.200), in power domain auto-default
         3.6         (268.600,235.000)    (268.600,231.400)    CTS_ccl_a_buf_00162 (a lib_cell CKBD16) at (268.600,231.400), in power domain auto-default
         3.6         (267.800,235.000)    (271.400,235.000)    CTS_ccl_a_buf_00134 (a lib_cell CKBD16) at (271.400,235.000), in power domain auto-default
         3.6         (197.400,98.200)     (197.400,94.600)     CTS_ccl_a_buf_00239 (a lib_cell CKBD16) at (197.400,94.600), in power domain auto-default
         3.6         (77.200,235.000)     (77.200,238.600)     CTS_ccl_a_buf_00237 (a lib_cell CKBD16) at (77.200,238.600), in power domain auto-default
         3.6         (277.800,98.200)     (277.800,94.600)     CTS_ccl_a_buf_00233 (a lib_cell CKBD16) at (277.800,94.600), in power domain auto-default
         3.6         (249.800,263.800)    (249.800,260.200)    CTS_ccl_a_buf_00251 (a lib_cell CKBD16) at (249.800,260.200), in power domain auto-default
         3.6         (197.400,263.800)    (197.400,260.200)    CTS_ccl_a_buf_00249 (a lib_cell CKBD16) at (197.400,260.200), in power domain auto-default
         3.6         (197.400,263.800)    (197.400,267.400)    CTS_ccl_a_buf_00254 (a lib_cell CKBD16) at (197.400,267.400), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.9 real=0:00:01.9)
    Clock DAG stats after 'Clustering':
      cell counts      : b=78, i=0, icg=0, nicg=0, l=0, total=78
      cell areas       : b=784.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=784.080um^2
      cell capacitance : b=0.428pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.428pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.466pF, leaf=3.966pF, total=4.431pF
      wire lengths     : top=0.000um, trunk=3094.599um, leaf=23667.937um, total=26762.536um
      hp wire lengths  : top=0.000um, trunk=1825.000um, leaf=6910.000um, total=8735.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=10 avg=0.059ns sd=0.020ns min=0.024ns max=0.084ns {5 <= 0.063ns, 4 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 5 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 77 CKBD12: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.355, max=0.439, avg=0.380, sd=0.021], skew [0.084 vs 0.057*], 88.7% {0.356, 0.414} (wid=0.043 ws=0.023) (gid=0.409 gs=0.081)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.355, max=0.439, avg=0.380, sd=0.021], skew [0.084 vs 0.057*], 88.7% {0.356, 0.414} (wid=0.043 ws=0.023) (gid=0.409 gs=0.081)
    Legalizer API calls during this step: 1158 succeeded with high effort: 1158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:05.4 real=0:00:05.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        79 (unrouted=79, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29628 (unrouted=4180, trialRouted=25448, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4180, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 79 nets for routing of which 79 have one or more fixed wires.
(ccopt eGR): Start to route 79 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1445.75 MB )
[NR-eGR] Read 5228 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.75 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5228
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=25527  numIgnoredNets=25448
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 79 clock nets ( 79 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 79 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 79 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.581020e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 50 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 50 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.202100e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 48 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 48 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.765760e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 27 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 27 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.503300e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 89893
[NR-eGR]     M2  (2V) length: 1.700062e+05um, number of vias: 126979
[NR-eGR]     M3  (3H) length: 1.911494e+05um, number of vias: 10075
[NR-eGR]     M4  (4V) length: 5.850574e+04um, number of vias: 2924
[NR-eGR]     M5  (5H) length: 5.594900e+03um, number of vias: 2580
[NR-eGR]     M6  (6V) length: 1.040915e+03um, number of vias: 2474
[NR-eGR]     M7  (7H) length: 1.019160e+04um, number of vias: 3063
[NR-eGR]     M8  (8V) length: 2.082728e+04um, number of vias: 0
[NR-eGR] Total length: 4.573160e+05um, number of vias: 237988
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.658400e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 6668
[NR-eGR]     M2  (2V) length: 6.171600e+03um, number of vias: 7867
[NR-eGR]     M3  (3H) length: 1.130620e+04um, number of vias: 3490
[NR-eGR]     M4  (4V) length: 8.187400e+03um, number of vias: 185
[NR-eGR]     M5  (5H) length: 8.458000e+02um, number of vias: 44
[NR-eGR]     M6  (6V) length: 7.300000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.658400e+04um, number of vias: 18254
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.658400e+04um, number of vias: 18254
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.68 sec, Curr Mem: 1393.75 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_648_ieng6-ece-14.ucsd.edu_s1ding_9zQAVL/.rgfTtFLwL
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.8 real=0:00:00.8)
    Routing using eGR only done.
Net route status summary:
  Clock:        79 (unrouted=0, trialRouted=0, noStatus=0, routed=79, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29628 (unrouted=4180, trialRouted=25448, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4180, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1406.62 MB )
[NR-eGR] Read 3092 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1406.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3092
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 79  Num Prerouted Wires = 18422
[NR-eGR] Read numTotalNets=25527  numIgnoredNets=79
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 25448 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 553 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.066840e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 24895 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.172580e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        14( 0.02%)   ( 0.02%) 
[NR-eGR]      M8  (8)        18( 0.03%)   ( 0.03%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               41( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1415.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 89893
[NR-eGR]     M2  (2V) length: 1.632792e+05um, number of vias: 125817
[NR-eGR]     M3  (3H) length: 1.832211e+05um, number of vias: 11332
[NR-eGR]     M4  (4V) length: 6.442508e+04um, number of vias: 3480
[NR-eGR]     M5  (5H) length: 1.367150e+04um, number of vias: 2626
[NR-eGR]     M6  (6V) length: 1.882515e+03um, number of vias: 2472
[NR-eGR]     M7  (7H) length: 1.017840e+04um, number of vias: 3056
[NR-eGR]     M8  (8V) length: 2.083748e+04um, number of vias: 0
[NR-eGR] Total length: 4.574953e+05um, number of vias: 238676
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.54 seconds, mem = 1400.0M
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.4 real=0:00:02.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=24367 and nets=29707 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1402.242M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=78, i=0, icg=0, nicg=0, l=0, total=78
    cell areas       : b=784.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=784.080um^2
    cell capacitance : b=0.428pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.428pF
    sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.478pF, leaf=4.083pF, total=4.562pF
    wire lengths     : top=0.000um, trunk=3094.599um, leaf=23667.937um, total=26762.536um
    hp wire lengths  : top=0.000um, trunk=1825.000um, leaf=6910.000um, total=8735.000um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=10 avg=0.059ns sd=0.020ns min=0.024ns max=0.085ns {5 <= 0.063ns, 4 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.003ns min=0.083ns max=0.106ns {0 <= 0.063ns, 1 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 77 CKBD12: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.359, max=0.440, avg=0.383, sd=0.020], skew [0.081 vs 0.057*], 90.5% {0.360, 0.417} (wid=0.044 ws=0.023) (gid=0.409 gs=0.078)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.359, max=0.440, avg=0.383, sd=0.020], skew [0.081 vs 0.057*], 90.5% {0.360, 0.417} (wid=0.044 ws=0.023) (gid=0.409 gs=0.078)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.5 real=0:00:03.5)
  Stage::Clustering done. (took cpu=0:00:09.0 real=0:00:08.9)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=78, i=0, icg=0, nicg=0, l=0, total=78
      cell areas       : b=786.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=786.240um^2
      cell capacitance : b=0.429pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.429pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.478pF, leaf=4.083pF, total=4.562pF
      wire lengths     : top=0.000um, trunk=3094.599um, leaf=23667.937um, total=26762.536um
      hp wire lengths  : top=0.000um, trunk=1825.000um, leaf=6910.000um, total=8735.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=10 avg=0.059ns sd=0.020ns min=0.024ns max=0.085ns {5 <= 0.063ns, 4 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 78 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.359, max=0.440], skew [0.081 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.359, max=0.440], skew [0.081 vs 0.057*]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=78, i=0, icg=0, nicg=0, l=0, total=78
      cell areas       : b=786.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=786.240um^2
      cell capacitance : b=0.429pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.429pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.478pF, leaf=4.083pF, total=4.562pF
      wire lengths     : top=0.000um, trunk=3094.599um, leaf=23667.937um, total=26762.536um
      hp wire lengths  : top=0.000um, trunk=1825.000um, leaf=6910.000um, total=8735.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=10 avg=0.059ns sd=0.020ns min=0.024ns max=0.085ns {5 <= 0.063ns, 4 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 78 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.359, max=0.440, avg=0.383, sd=0.020], skew [0.081 vs 0.057*], 90.5% {0.360, 0.417} (wid=0.044 ws=0.023) (gid=0.409 gs=0.078)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.359, max=0.440, avg=0.383, sd=0.020], skew [0.081 vs 0.057*], 90.5% {0.360, 0.417} (wid=0.044 ws=0.023) (gid=0.409 gs=0.078)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=776.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=776.160um^2
      cell capacitance : b=0.423pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.423pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.509pF, leaf=4.083pF, total=4.593pF
      wire lengths     : top=0.000um, trunk=3336.599um, leaf=23667.937um, total=27004.536um
      hp wire lengths  : top=0.000um, trunk=1952.800um, leaf=6910.000um, total=8862.800um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=9 avg=0.068ns sd=0.017ns min=0.033ns max=0.089ns {3 <= 0.063ns, 4 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 77 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.333, max=0.400], skew [0.067 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.333, max=0.400], skew [0.067 vs 0.057*]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=776.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=776.160um^2
      cell capacitance : b=0.423pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.423pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.509pF, leaf=4.083pF, total=4.593pF
      wire lengths     : top=0.000um, trunk=3336.599um, leaf=23667.937um, total=27004.536um
      hp wire lengths  : top=0.000um, trunk=1952.800um, leaf=6910.000um, total=8862.800um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=9 avg=0.068ns sd=0.017ns min=0.033ns max=0.089ns {3 <= 0.063ns, 4 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 77 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.333, max=0.400], skew [0.067 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.333, max=0.400], skew [0.067 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=776.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=776.160um^2
      cell capacitance : b=0.423pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.423pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.509pF, leaf=4.083pF, total=4.593pF
      wire lengths     : top=0.000um, trunk=3336.599um, leaf=23667.937um, total=27004.536um
      hp wire lengths  : top=0.000um, trunk=1952.800um, leaf=6910.000um, total=8862.800um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=9 avg=0.068ns sd=0.017ns min=0.033ns max=0.089ns {3 <= 0.063ns, 4 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 77 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.333, max=0.400], skew [0.067 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.333, max=0.400], skew [0.067 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=776.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=776.160um^2
      cell capacitance : b=0.423pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.423pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.509pF, leaf=4.083pF, total=4.593pF
      wire lengths     : top=0.000um, trunk=3336.599um, leaf=23667.937um, total=27004.536um
      hp wire lengths  : top=0.000um, trunk=1952.800um, leaf=6910.000um, total=8862.800um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=9 avg=0.068ns sd=0.017ns min=0.033ns max=0.089ns {3 <= 0.063ns, 4 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 77 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.333, max=0.400], skew [0.067 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.333, max=0.400], skew [0.067 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=776.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=776.160um^2
      cell capacitance : b=0.423pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.423pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3297.599um, leaf=23667.537um, total=26965.136um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=9 avg=0.067ns sd=0.017ns min=0.033ns max=0.089ns {3 <= 0.063ns, 4 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 77 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.333, max=0.397, avg=0.355, sd=0.016], skew [0.064 vs 0.057*], 97.1% {0.334, 0.392} (wid=0.061 ws=0.023) (gid=0.364 gs=0.076)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.333, max=0.397, avg=0.355, sd=0.016], skew [0.064 vs 0.057*], 97.1% {0.334, 0.392} (wid=0.061 ws=0.023) (gid=0.364 gs=0.076)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.5 real=0:00:01.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:10.8 real=0:00:10.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=776.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=776.160um^2
      cell capacitance : b=0.423pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.423pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3297.599um, leaf=23667.537um, total=26965.136um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=9 avg=0.067ns sd=0.017ns min=0.033ns max=0.089ns {3 <= 0.063ns, 4 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 77 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.333, max=0.397], skew [0.064 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.333, max=0.397], skew [0.064 vs 0.057*]
    Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
    Legalizer API calls during this step: 164 succeeded with high effort: 164 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.2 real=0:00:01.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397, avg=0.375, sd=0.008], skew [0.038 vs 0.057], 100% {0.359, 0.397} (wid=0.060 ws=0.022) (gid=0.364 gs=0.045)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397, avg=0.375, sd=0.008], skew [0.038 vs 0.057], 100% {0.359, 0.397} (wid=0.060 ws=0.022) (gid=0.364 gs=0.045)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Reducing Power done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.7 real=0:00:00.7)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 79 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
          cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
          cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
          sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
          wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
          hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
          cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
          cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
          sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
          wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
          hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.8 real=0:00:00.8)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
          cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
          cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
          sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
          wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
          hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:02.1 real=0:00:02.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
    cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
    cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
    sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
    wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
    hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
          cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
          cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
          sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
          wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
          hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397, avg=0.375, sd=0.008], skew [0.038 vs 0.057], 100% {0.359, 0.397} (wid=0.060 ws=0.022) (gid=0.364 gs=0.045)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397, avg=0.375, sd=0.008], skew [0.038 vs 0.057], 100% {0.359, 0.397} (wid=0.060 ws=0.022) (gid=0.364 gs=0.045)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:03.3 real=0:00:03.3)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Tried: 79 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397], skew [0.038 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.4 real=0:00:00.4)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=763.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.200um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.399um, leaf=23667.537um, total=26963.936um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.033ns max=0.097ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 72 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397, avg=0.375, sd=0.008], skew [0.038 vs 0.057], 100% {0.359, 0.397} (wid=0.060 ws=0.022) (gid=0.365 gs=0.045)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.359, max=0.397, avg=0.375, sd=0.008], skew [0.038 vs 0.057], 100% {0.359, 0.397} (wid=0.060 ws=0.022) (gid=0.365 gs=0.045)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=6.497pF fall=6.481pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=6.494pF fall=6.479pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
      cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.999um, leaf=23667.537um, total=26964.536um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=9 avg=0.082ns sd=0.021ns min=0.032ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.373, max=0.411, avg=0.389, sd=0.008], skew [0.039 vs 0.057], 100% {0.373, 0.411} (wid=0.060 ws=0.023) (gid=0.379 gs=0.046)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.373, max=0.411, avg=0.389, sd=0.008], skew [0.039 vs 0.057], 100% {0.373, 0.411} (wid=0.060 ws=0.023) (gid=0.379 gs=0.046)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.397 -> 0.411}Legalizer API calls during this step: 159 succeeded with high effort: 159 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.3 real=0:00:01.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
      cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.504pF, leaf=4.083pF, total=4.588pF
      wire lengths     : top=0.000um, trunk=3296.999um, leaf=23667.537um, total=26964.536um
      hp wire lengths  : top=0.000um, trunk=1942.600um, leaf=6910.000um, total=8852.600um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=9 avg=0.082ns sd=0.021ns min=0.032ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.063ns, 2 <= 0.084ns, 61 <= 0.094ns, 6 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.373, max=0.411, avg=0.389, sd=0.008], skew [0.039 vs 0.057], 100% {0.373, 0.411} (wid=0.060 ws=0.023) (gid=0.379 gs=0.046)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.373, max=0.411, avg=0.389, sd=0.008], skew [0.039 vs 0.057], 100% {0.373, 0.411} (wid=0.060 ws=0.023) (gid=0.379 gs=0.046)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.397 -> 0.411}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.397 -> 0.411}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.397 -> 0.411}Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=78, filtered=78, permitted=77, cannotCompute=0, computed=77, moveTooSmall=10, resolved=65, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=47, accepted=10
        Max accepted move=75.800um, total accepted move=226.800um, average move=22.680um
        Move for wirelength. considered=78, filtered=78, permitted=77, cannotCompute=0, computed=77, moveTooSmall=18, resolved=57, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=34, accepted=11
        Max accepted move=40.400um, total accepted move=229.000um, average move=20.818um
        Move for wirelength. considered=78, filtered=78, permitted=77, cannotCompute=0, computed=77, moveTooSmall=24, resolved=49, predictFail=2, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=19, accepted=7
        Max accepted move=18.400um, total accepted move=70.000um, average move=10.000um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.397 -> 0.408}Legalizer API calls during this step: 168 succeeded with high effort: 168 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.1 real=0:00:02.1)
      Global shorten wires A1...
        BalancingStep Global shorten wires A1 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.397 -> 0.408}Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=78, filtered=78, permitted=77, cannotCompute=0, computed=77, moveTooSmall=13, resolved=5, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.397 -> 0.408}Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        BalancingStep Global shorten wires B has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.397 -> 0.408}Legalizer API calls during this step: 343 succeeded with high effort: 343 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.6 real=0:00:00.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=78, filtered=78, permitted=77, cannotCompute=0, computed=77, moveTooSmall=0, resolved=6, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=2
        Max accepted move=0.600um, total accepted move=0.800um, average move=0.400um
        Move for wirelength. considered=78, filtered=78, permitted=77, cannotCompute=0, computed=77, moveTooSmall=0, resolved=4, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        BalancingStep Move For Wirelength - branch has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.397 -> 0.408}Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
        cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
        cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
        sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.461pF, leaf=4.091pF, total=4.552pF
        wire lengths     : top=0.000um, trunk=3020.999um, leaf=23712.634um, total=26733.633um
        hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7030.700um, total=8956.700um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=9 avg=0.079ns sd=0.020ns min=0.032ns max=0.096ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.354, max=0.408, avg=0.372, sd=0.012], skew [0.054 vs 0.057], 100% {0.354, 0.408} (wid=0.057 ws=0.023) (gid=0.376 gs=0.057)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.354, max=0.408, avg=0.372, sd=0.012], skew [0.054 vs 0.057], 100% {0.354, 0.408} (wid=0.057 ws=0.023) (gid=0.376 gs=0.057)
      BalancingStep Wire Reduction extra effort has increased max latencies (wire and cell) to be greater than the max desired latencies
      {clk/CON,WC: 0.397 -> 0.408}Legalizer API calls during this step: 597 succeeded with high effort: 597 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:03.5 real=0:00:03.5)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 79 , Succeeded = 18 , Wirelength increased = 59 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
      cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.452pF, leaf=4.089pF, total=4.541pF
      wire lengths     : top=0.000um, trunk=2966.300um, leaf=23701.434um, total=26667.733um
      hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7030.700um, total=8956.700um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=9 avg=0.078ns sd=0.019ns min=0.032ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.351, max=0.408, avg=0.370, sd=0.012], skew [0.056 vs 0.057], 100% {0.351, 0.408} (wid=0.057 ws=0.023) (gid=0.376 gs=0.060)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.351, max=0.408, avg=0.370, sd=0.012], skew [0.056 vs 0.057], 100% {0.351, 0.408} (wid=0.057 ws=0.023) (gid=0.376 gs=0.060)
    BalancingStep Wire Opt OverFix has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.397 -> 0.408}Legalizer API calls during this step: 597 succeeded with high effort: 597 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:04.2 real=0:00:04.2)
  Total capacitance is (rise=11.035pF fall=11.020pF), of which (rise=4.541pF fall=4.541pF) is wire, and (rise=6.494pF fall=6.479pF) is gate.
  Stage::Polishing done. (took cpu=0:00:06.3 real=0:00:06.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:25 mem=1473.5M) ***
Total net bbox length = 3.625e+05 (1.635e+05 1.990e+05) (ext = 8.121e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1473.5MB
Summary Report:
Instances move: 0 (out of 24366 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.625e+05 (1.635e+05 1.990e+05) (ext = 8.121e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1473.5MB
*** Finished refinePlace (0:01:26 mem=1473.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 6589 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Implementation done. (took cpu=0:00:11.8 real=0:00:11.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        78 (unrouted=78, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29628 (unrouted=4180, trialRouted=25448, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4180, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 78 nets for routing of which 78 have one or more fixed wires.
(ccopt eGR): Start to route 78 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1473.45 MB )
[NR-eGR] Read 5228 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1473.45 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5228
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=25526  numIgnoredNets=25448
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 78 clock nets ( 78 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 78 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 78 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.576520e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 46 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 46 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.064220e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 44 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 44 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.494320e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 27 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 27 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.239960e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 89891
[NR-eGR]     M2  (2V) length: 1.632780e+05um, number of vias: 125819
[NR-eGR]     M3  (3H) length: 1.836061e+05um, number of vias: 11359
[NR-eGR]     M4  (4V) length: 6.448328e+04um, number of vias: 3437
[NR-eGR]     M5  (5H) length: 1.319240e+04um, number of vias: 2622
[NR-eGR]     M6  (6V) length: 1.879115e+03um, number of vias: 2472
[NR-eGR]     M7  (7H) length: 1.017840e+04um, number of vias: 3056
[NR-eGR]     M8  (8V) length: 2.083748e+04um, number of vias: 0
[NR-eGR] Total length: 4.574548e+05um, number of vias: 238656
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.654350e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 6666
[NR-eGR]     M2  (2V) length: 6.170400e+03um, number of vias: 7869
[NR-eGR]     M3  (3H) length: 1.169120e+04um, number of vias: 3517
[NR-eGR]     M4  (4V) length: 8.245600e+03um, number of vias: 142
[NR-eGR]     M5  (5H) length: 3.667000e+02um, number of vias: 40
[NR-eGR]     M6  (6V) length: 6.960000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.654350e+04um, number of vias: 18234
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.654350e+04um, number of vias: 18234
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.73 sec, Real: 0.73 sec, Curr Mem: 1432.45 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_648_ieng6-ece-14.ucsd.edu_s1ding_9zQAVL/.rgfXPJZGB
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.9 real=0:00:00.9)
Set FIXED routing status on 78 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        78 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=78, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29628 (unrouted=4180, trialRouted=25448, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4180, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=24366 and nets=29706 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1432.453M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.2)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
          cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
          cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
          sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.460pF, leaf=4.147pF, total=4.607pF
          wire lengths     : top=0.000um, trunk=2970.100um, leaf=23573.400um, total=26543.500um
          hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7030.700um, total=8956.700um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.354, max=0.410, avg=0.372, sd=0.012], skew [0.056 vs 0.057], 100% {0.354, 0.410} (wid=0.055 ws=0.021) (gid=0.377 gs=0.059)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.354, max=0.410, avg=0.372, sd=0.012], skew [0.056 vs 0.057], 100% {0.354, 0.410} (wid=0.055 ws=0.021) (gid=0.377 gs=0.059)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
          cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
          cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
          sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.460pF, leaf=4.147pF, total=4.607pF
          wire lengths     : top=0.000um, trunk=2970.100um, leaf=23573.400um, total=26543.500um
          hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7030.700um, total=8956.700um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.354, max=0.410, avg=0.372, sd=0.012], skew [0.056 vs 0.057], 100% {0.354, 0.410} (wid=0.055 ws=0.021) (gid=0.377 gs=0.059)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.354, max=0.410, avg=0.372, sd=0.012], skew [0.056 vs 0.057], 100% {0.354, 0.410} (wid=0.055 ws=0.021) (gid=0.377 gs=0.059)
        Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 440 long paths. The largest offset applied was 0.014ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk/CON       6512       440        6.757%      0.014ns       0.410ns         0.396ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000         6
            0.000        0.005       130
            0.005        0.010       150
            0.010      and above     154
          -------------------------------
          
          Mean=0.008ns Median=0.007ns Std.Dev=0.004ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 70, numSkippedDueToCloseToSkewTarget = 4
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk/CON,WC: 0.397 -> 0.410}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
          cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
          cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
          sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.460pF, leaf=4.147pF, total=4.607pF
          wire lengths     : top=0.000um, trunk=2970.100um, leaf=23573.400um, total=26543.500um
          hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7030.700um, total=8956.700um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.354, max=0.410, avg=0.372, sd=0.012], skew [0.056 vs 0.057], 100% {0.354, 0.410} (wid=0.055 ws=0.021) (gid=0.377 gs=0.059)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.354, max=0.410, avg=0.372, sd=0.012], skew [0.056 vs 0.057], 100% {0.354, 0.410} (wid=0.055 ws=0.021) (gid=0.377 gs=0.059)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.6 real=0:00:00.6)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 78, tested: 78, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
          cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
          cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
          sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.460pF, leaf=4.147pF, total=4.607pF
          wire lengths     : top=0.000um, trunk=2970.100um, leaf=23573.400um, total=26543.500um
          hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7030.700um, total=8956.700um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.354, max=0.410, avg=0.372, sd=0.012], skew [0.056 vs 0.057], 100% {0.354, 0.410} (wid=0.055 ws=0.021) (gid=0.377 gs=0.059)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.354, max=0.410, avg=0.372, sd=0.012], skew [0.056 vs 0.057], 100% {0.354, 0.410} (wid=0.055 ws=0.021) (gid=0.377 gs=0.059)
        Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 5 insts, 10 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
          cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
          cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
          sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.460pF, leaf=4.147pF, total=4.607pF
          wire lengths     : top=0.000um, trunk=2970.100um, leaf=23573.400um, total=26543.500um
          hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7030.700um, total=8956.700um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.354, max=0.410, avg=0.372, sd=0.012], skew [0.056 vs 0.057], 100% {0.354, 0.410} (wid=0.055 ws=0.021) (gid=0.377 gs=0.059)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.354, max=0.410, avg=0.372, sd=0.012], skew [0.056 vs 0.057], 100% {0.354, 0.410} (wid=0.055 ws=0.021) (gid=0.377 gs=0.059)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:29 mem=1470.6M) ***
Total net bbox length = 3.625e+05 (1.635e+05 1.990e+05) (ext = 8.121e+03)
Move report: Detail placement moves 415 insts, mean move: 0.77 um, max move: 4.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2656_0): (233.40, 222.40) --> (231.20, 220.60)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1470.6MB
Summary Report:
Instances move: 415 (out of 24366 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 4.00 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2656_0) (233.4, 222.4) -> (231.2, 220.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.626e+05 (1.635e+05 1.991e+05) (ext = 8.121e+03)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1470.6MB
*** Finished refinePlace (0:01:30 mem=1470.6M) ***
  Moved 70, flipped 0 and cell swapped 0 of 6589 clock instance(s) during refinement.
  The largest move was 1.8 microns for core_instance/ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:04.8 real=0:00:04.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        78 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=78, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29628 (unrouted=4180, trialRouted=25448, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4180, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 78 nets for routing of which 78 have one or more fixed wires.
(ccopt eGR): Start to route 78 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1470.61 MB )
[NR-eGR] Read 5228 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1470.61 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5228
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=25526  numIgnoredNets=25448
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 78 clock nets ( 78 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 78 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 78 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.576880e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 46 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 46 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.066740e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 44 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 44 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.498460e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 25 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 25 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.111260e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 89891
[NR-eGR]     M2  (2V) length: 1.632130e+05um, number of vias: 125813
[NR-eGR]     M3  (3H) length: 1.836066e+05um, number of vias: 11388
[NR-eGR]     M4  (4V) length: 6.453828e+04um, number of vias: 3438
[NR-eGR]     M5  (5H) length: 1.319450e+04um, number of vias: 2622
[NR-eGR]     M6  (6V) length: 1.879115e+03um, number of vias: 2472
[NR-eGR]     M7  (7H) length: 1.017840e+04um, number of vias: 3056
[NR-eGR]     M8  (8V) length: 2.083748e+04um, number of vias: 0
[NR-eGR] Total length: 4.574474e+05um, number of vias: 238680
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.653610e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 6666
[NR-eGR]     M2  (2V) length: 6.105400e+03um, number of vias: 7863
[NR-eGR]     M3  (3H) length: 1.169170e+04um, number of vias: 3546
[NR-eGR]     M4  (4V) length: 8.300600e+03um, number of vias: 143
[NR-eGR]     M5  (5H) length: 3.688000e+02um, number of vias: 40
[NR-eGR]     M6  (6V) length: 6.960000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.653610e+04um, number of vias: 18258
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.653610e+04um, number of vias: 18258
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.72 sec, Curr Mem: 1431.61 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_648_ieng6-ece-14.ucsd.edu_s1ding_9zQAVL/.rgfiX6pC5
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.8 real=0:00:00.8)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 78 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 78 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/19 18:38:33, mem=1126.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar 19 18:38:33 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=29706)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 19 18:38:35 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 29704 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:18, elapsed time = 00:00:17, memory = 1202.78 (MB), peak = 1232.06 (MB)
#Merging special wires: starts on Sun Mar 19 18:38:52 2023 with memory = 1203.17 (MB), peak = 1232.06 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
#reading routing guides ......
#
#Finished routing data preparation on Sun Mar 19 18:38:52 2023
#
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 28.50 (MB)
#Total memory = 1203.40 (MB)
#Peak memory = 1232.06 (MB)
#
#
#Start global routing on Sun Mar 19 18:38:52 2023
#
#
#Start global routing initialization on Sun Mar 19 18:38:52 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Mar 19 18:38:52 2023
#
#Start routing resource analysis on Sun Mar 19 18:38:52 2023
#
#Routing resource analysis is done on Sun Mar 19 18:38:53 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2288          79       24964    64.10%
#  M2             V        2285          84       24964     1.26%
#  M3             H        2367           0       24964     0.02%
#  M4             V        2305          64       24964     0.00%
#  M5             H        2367           0       24964     0.00%
#  M6             V        2369           0       24964     0.00%
#  M7             H         592           0       24964     0.00%
#  M8             V         592           0       24964     0.00%
#  --------------------------------------------------------------
#  Total                  15166       1.19%      199712     8.17%
#
#  78 nets (0.26%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar 19 18:38:53 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.41 (MB), peak = 1232.06 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sun Mar 19 18:38:53 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.66 (MB), peak = 1232.06 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1214.98 (MB), peak = 1232.06 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1216.30 (MB), peak = 1232.06 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4180 (skipped).
#Total number of selected nets for routing = 78.
#Total number of unselected nets (but routable) for routing = 25448 (skipped).
#Total number of nets in the design = 29706.
#
#25448 skipped nets do not have any wires.
#78 routable nets have only global wires.
#78 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 78               0  
#------------------------------------------------
#        Total                 78               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 78          553           24895  
#-------------------------------------------------------------
#        Total                 78          553           24895  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            5(0.02%)   (0.02%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      5(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 78
#Total wire length = 25317 um.
#Total half perimeter of net bounding box = 9565 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5415 um.
#Total wire length on LAYER M3 = 11157 um.
#Total wire length on LAYER M4 = 8316 um.
#Total wire length on LAYER M5 = 363 um.
#Total wire length on LAYER M6 = 66 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14338
#Up-Via Summary (total 14338):
#           
#-----------------------
# M1               6666
# M2               4819
# M3               2703
# M4                117
# M5                 33
#-----------------------
#                 14338 
#
#Total number of involved priority nets 78
#Maximum src to sink distance for priority net 498.7
#Average of max src_to_sink distance for priority net 104.7
#Average of ave src_to_sink distance for priority net 56.6
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 15.63 (MB)
#Total memory = 1219.04 (MB)
#Peak memory = 1232.06 (MB)
#
#Finished global routing on Sun Mar 19 18:38:57 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.73 (MB), peak = 1232.06 (MB)
#Start Track Assignment.
#Done with 2972 horizontal wires in 2 hboxes and 3888 vertical wires in 2 hboxes.
#Done with 2913 horizontal wires in 2 hboxes and 3795 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 78
#Total wire length = 27554 um.
#Total half perimeter of net bounding box = 9565 um.
#Total wire length on LAYER M1 = 2197 um.
#Total wire length on LAYER M2 = 5362 um.
#Total wire length on LAYER M3 = 10881 um.
#Total wire length on LAYER M4 = 8658 um.
#Total wire length on LAYER M5 = 382 um.
#Total wire length on LAYER M6 = 75 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14338
#Up-Via Summary (total 14338):
#           
#-----------------------
# M1               6666
# M2               4819
# M3               2703
# M4                117
# M5                 33
#-----------------------
#                 14338 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1224.86 (MB), peak = 1232.06 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 50.18 (MB)
#Total memory = 1224.93 (MB)
#Peak memory = 1232.06 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.3% of the total area was rechecked for DRC, and 66.7% required routing.
#   number of violations = 0
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1252.09 (MB), peak = 1252.15 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 78
#Total wire length = 26612 um.
#Total half perimeter of net bounding box = 9565 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 457 um.
#Total wire length on LAYER M3 = 12648 um.
#Total wire length on LAYER M4 = 13119 um.
#Total wire length on LAYER M5 = 354 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20612
#Total number of multi-cut vias = 77 (  0.4%)
#Total number of single cut vias = 20535 ( 99.6%)
#Up-Via Summary (total 20612):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6588 ( 98.8%)        77 (  1.2%)       6665
# M2              6653 (100.0%)         0 (  0.0%)       6653
# M3              7173 (100.0%)         0 (  0.0%)       7173
# M4               108 (100.0%)         0 (  0.0%)        108
# M5                13 (100.0%)         0 (  0.0%)         13
#-----------------------------------------------------------
#                20535 ( 99.6%)        77 (  0.4%)      20612 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -4.09 (MB)
#Total memory = 1220.84 (MB)
#Peak memory = 1252.17 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -4.09 (MB)
#Total memory = 1220.84 (MB)
#Peak memory = 1252.17 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = 87.01 (MB)
#Total memory = 1213.76 (MB)
#Peak memory = 1252.17 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 18:39:32 2023
#
% End globalDetailRoute (date=03/19 18:39:32, total cpu=0:00:59.1, real=0:00:59.0, peak res=1252.2M, current mem=1213.4M)
        NanoRoute done. (took cpu=0:00:59.1 real=0:00:58.9)
      Clock detailed routing done.
Checking guided vs. routed lengths for 78 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        50.000     100.000          58
       100.000     150.000          10
       150.000     200.000           5
       200.000     250.000           3
       250.000     300.000           0
       300.000     350.000           0
       350.000     400.000           0
       400.000     450.000           1
       450.000     500.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          55
        0.000      5.000          16
        5.000     10.000           5
       10.000     15.000           1
       15.000     20.000           0
       20.000     25.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/mac_array_instance/CTS_7 (79 terminals)
    Guided length:  max path =   145.800um, total =   384.800um
    Routed length:  max path =   179.600um, total =   422.300um
    Deviation:      max path =    23.182%,  total =     9.745%

    Net core_instance/CTS_18 (101 terminals)
    Guided length:  max path =    58.200um, total =   303.600um
    Routed length:  max path =    59.000um, total =   372.670um
    Deviation:      max path =     1.375%,  total =    22.751%

    Net core_instance/CTS_13 (100 terminals)
    Guided length:  max path =    80.400um, total =   334.000um
    Routed length:  max path =    71.000um, total =   408.000um
    Deviation:      max path =   -11.692%,  total =    22.156%

    Net core_instance/psum_mem_instance/CTS_2 (101 terminals)
    Guided length:  max path =    68.800um, total =   324.399um
    Routed length:  max path =    70.000um, total =   394.580um
    Deviation:      max path =     1.744%,  total =    21.634%

    Net core_instance/CTS_38 (100 terminals)
    Guided length:  max path =    68.400um, total =   326.200um
    Routed length:  max path =    68.400um, total =   393.185um
    Deviation:      max path =     0.000%,  total =    20.535%

    Net core_instance/psum_mem_instance/CTS_12 (101 terminals)
    Guided length:  max path =    70.600um, total =   316.799um
    Routed length:  max path =    68.400um, total =   381.820um
    Deviation:      max path =    -3.116%,  total =    20.524%

    Net core_instance/psum_mem_instance/CTS_4 (101 terminals)
    Guided length:  max path =    67.600um, total =   321.400um
    Routed length:  max path =    66.800um, total =   386.640um
    Deviation:      max path =    -1.183%,  total =    20.299%

    Net core_instance/CTS_23 (98 terminals)
    Guided length:  max path =   100.000um, total =   352.300um
    Routed length:  max path =    91.200um, total =   422.370um
    Deviation:      max path =    -8.800%,  total =    19.889%

    Net core_instance/CTS_28 (101 terminals)
    Guided length:  max path =    72.800um, total =   342.099um
    Routed length:  max path =    69.800um, total =   408.900um
    Deviation:      max path =    -4.121%,  total =    19.527%

    Net core_instance/psum_mem_instance/CTS_11 (101 terminals)
    Guided length:  max path =    78.600um, total =   338.300um
    Routed length:  max path =    78.000um, total =   404.280um
    Deviation:      max path =    -0.763%,  total =    19.503%

Set FIXED routing status on 78 net(s)
Set FIXED placed status on 77 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1519.51 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1532.39 MB )
[NR-eGR] Read 3092 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1532.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3092
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 78  Num Prerouted Wires = 20227
[NR-eGR] Read numTotalNets=25526  numIgnoredNets=78
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 25448 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 553 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 3.065760e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 24895 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.174002e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        11( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         4( 0.01%)   ( 0.01%) 
[NR-eGR]      M7  (7)        16( 0.02%)   ( 0.02%) 
[NR-eGR]      M8  (8)        18( 0.03%)   ( 0.03%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               52( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 89890
[NR-eGR]     M2  (2V) length: 1.625816e+05um, number of vias: 125279
[NR-eGR]     M3  (3H) length: 1.831944e+05um, number of vias: 14352
[NR-eGR]     M4  (4V) length: 6.410529e+04um, number of vias: 3552
[NR-eGR]     M5  (5H) length: 1.466500e+04um, number of vias: 2591
[NR-eGR]     M6  (6V) length: 2.261315e+03um, number of vias: 2474
[NR-eGR]     M7  (7H) length: 1.016840e+04um, number of vias: 3061
[NR-eGR]     M8  (8V) length: 2.083828e+04um, number of vias: 0
[NR-eGR] Total length: 4.578144e+05um, number of vias: 241199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.05 sec, Real: 1.05 sec, Curr Mem: 1525.79 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.3 real=0:00:01.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        78 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=78, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29628 (unrouted=4180, trialRouted=25448, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4180, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:02 real=0:01:01)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=24366 and nets=29706 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1520.793M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
    cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
    cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
    sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.140pF, total=4.603pF
    wire lengths     : top=0.000um, trunk=2974.400um, leaf=23637.800um, total=26612.200um
    hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7033.700um, total=8959.700um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
  CCOpt::Phase::Routing done. (took cpu=0:01:03 real=0:01:02)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 78, tested: 78, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
      cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.140pF, total=4.603pF
      wire lengths     : top=0.000um, trunk=2974.400um, leaf=23637.800um, total=26612.200um
      hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7033.700um, total=8959.700um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
    Upsizing to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 78, tested: 78, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
      cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.140pF, total=4.603pF
      wire lengths     : top=0.000um, trunk=2974.400um, leaf=23637.800um, total=26612.200um
      hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7033.700um, total=8959.700um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
    Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 78, nets tested: 78, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
      cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.140pF, total=4.603pF
      wire lengths     : top=0.000um, trunk=2974.400um, leaf=23637.800um, total=26612.200um
      hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7033.700um, total=8959.700um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
      cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
      sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.140pF, total=4.603pF
      wire lengths     : top=0.000um, trunk=2974.400um, leaf=23637.800um, total=26612.200um
      hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7033.700um, total=8959.700um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        78 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=78, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29628 (unrouted=4180, trialRouted=25448, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4180, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
    cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
    cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
    sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.140pF, total=4.603pF
    wire lengths     : top=0.000um, trunk=2974.400um, leaf=23637.800um, total=26612.200um
    hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7033.700um, total=8959.700um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.2 real=0:00:02.2)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        77      758.880       0.415
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            77      758.880       0.415
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      2974.400
  Leaf      23637.800
  Total     26612.200
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1926.000
  Leaf        7033.700
  Total       8959.700
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.415    0.463     0.878
  Leaf     6.080    4.140    10.220
  Total    6.494    4.603    11.097
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  6512     6.080     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       9       0.079       0.019      0.034    0.095    {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}          -
  Leaf        0.105      69       0.092       0.004      0.083    0.102    {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     70       705.600
  CKBD12    buffer      6        47.520
  CKBD8     buffer      1         5.760
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.354     0.409     0.055       0.057         0.021           0.015           0.373        0.012     100% {0.354, 0.409}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.354     0.409     0.055       0.057         0.021           0.015           0.373        0.012     100% {0.354, 0.409}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
  cell areas       : b=758.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=758.880um^2
  cell capacitance : b=0.415pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.415pF
  sink capacitance : count=6512, total=6.080pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.463pF, leaf=4.140pF, total=4.603pF
  wire lengths     : top=0.000um, trunk=2974.400um, leaf=23637.800um, total=26612.200um
  hp wire lengths  : top=0.000um, trunk=1926.000um, leaf=7033.700um, total=8959.700um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=9 avg=0.079ns sd=0.019ns min=0.034ns max=0.095ns {1 <= 0.063ns, 3 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.063ns, 2 <= 0.084ns, 56 <= 0.094ns, 9 <= 0.100ns, 2 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 70 CKBD12: 6 CKBD8: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.373, sd=0.012], skew [0.055 vs 0.057], 100% {0.354, 0.409} (wid=0.055 ws=0.021) (gid=0.377 gs=0.058)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.1 real=0:00:01.1)
Runtime done. (took cpu=0:01:46 real=0:01:46)
Runtime Summary
===============
Clock Runtime:  (29%) Core CTS          29.18 (Init 5.05, Construction 6.67, Implementation 11.48, eGRPC 2.28, PostConditioning 2.22, Other 1.48)
Clock Runtime:  (66%) CTS services      66.04 (RefinePlace 2.64, EarlyGlobalClock 2.92, NanoRoute 58.88, ExtractRC 1.61, TimingAnalysis 0.00)
Clock Runtime:   (4%) Other CTS          4.77 (Init 1.50, CongRepair/EGR-DP 2.49, TimingUpdate 0.78, Other 0.00)
Clock Runtime: (100%) Total             99.99

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1217.2M, totSessionCpu=0:02:37 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1231.3M, totSessionCpu=0:02:45 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1545.5M)

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1676.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1679.0M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1678.98)
Total number of fetched objects 25543
End delay calculation. (MEM=1698.49 CPU=0:00:03.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1671.41 CPU=0:00:04.8 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:02:53 mem=1671.4M)
** Profile ** Overall slacks :  cpu=0:00:06.2, mem=1671.4M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1671.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.685  | -0.685  |  0.226  |
|           TNS (ns):|-691.904 |-691.904 |  0.000  |
|    Violating Paths:|  1434   |  1434   |    0    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.793%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1671.4M
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1290.1M, totSessionCpu=0:02:54 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 24366

Instance distribution across the VT partitions:

 LVT : inst = 9671 (39.7%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 9671 (39.7%)

 HVT : inst = 14695 (60.3%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 14695 (60.3%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1607.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1607.4M) ***
*** Starting optimizing excluded clock nets MEM= 1607.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1607.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 78 nets with fixed/cover wires excluded.
Info: 78 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:55.0/0:04:44.9 (0.6), mem = 1607.4M
(I,S,L,T): WC_VIEW: 77.9079, 23.896, 1.02004, 102.824
(I,S,L,T): WC_VIEW: 77.9079, 23.896, 1.02004, 102.824
*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:02:59.5/0:04:49.4 (0.6), mem = 1615.4M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.685
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 78 nets with fixed/cover wires excluded.
Info: 78 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:00.5/0:04:50.4 (0.6), mem = 1615.4M
(I,S,L,T): WC_VIEW: 77.9079, 23.896, 1.02004, 102.824
*info: 78 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 78 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.685 TNS Slack -691.904 Density 58.79
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.226|   0.000|
|reg2reg   |-0.685|-691.904|
|HEPG      |-0.685|-691.904|
|All Paths |-0.685|-691.904|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.685ns TNS -691.904ns; HEPG WNS -0.685ns TNS -691.904ns; all paths WNS -0.685ns TNS -691.904ns; Real time 0:02:19
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.685|   -0.685|-691.904| -691.904|    58.79%|   0:00:00.0| 1661.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.676|   -0.676|-687.984| -687.984|    58.80%|   0:00:00.0| 1706.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.669|   -0.669|-684.006| -684.006|    58.80%|   0:00:01.0| 1708.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.664|   -0.664|-679.890| -679.890|    58.81%|   0:00:00.0| 1710.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.660|   -0.660|-678.650| -678.650|    58.82%|   0:00:00.0| 1710.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.657|   -0.657|-677.222| -677.222|    58.82%|   0:00:01.0| 1723.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.657|   -0.657|-676.328| -676.328|    58.83%|   0:00:01.0| 1723.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.652|   -0.652|-675.659| -675.659|    58.83%|   0:00:00.0| 1723.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.651|   -0.651|-675.368| -675.368|    58.83%|   0:00:00.0| 1723.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.651|   -0.651|-674.361| -674.361|    58.84%|   0:00:01.0| 1723.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.645|   -0.645|-673.634| -673.634|    58.85%|   0:00:00.0| 1723.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.645|   -0.645|-671.695| -671.695|    58.85%|   0:00:00.0| 1725.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.645|   -0.645|-671.432| -671.432|    58.85%|   0:00:01.0| 1725.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.640|   -0.640|-670.188| -670.188|    58.86%|   0:00:00.0| 1725.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.638|   -0.638|-668.358| -668.358|    58.87%|   0:00:00.0| 1725.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.638|   -0.638|-667.869| -667.869|    58.87%|   0:00:01.0| 1725.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.632|   -0.632|-665.647| -665.647|    58.89%|   0:00:00.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.632|   -0.632|-664.552| -664.552|    58.89%|   0:00:01.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.632|   -0.632|-664.091| -664.091|    58.89%|   0:00:00.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.629|   -0.629|-663.679| -663.679|    58.90%|   0:00:00.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.629|   -0.629|-661.848| -661.848|    58.90%|   0:00:01.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.629|   -0.629|-661.511| -661.511|    58.91%|   0:00:00.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.629|   -0.629|-661.471| -661.471|    58.91%|   0:00:00.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.629|   -0.629|-661.318| -661.318|    58.91%|   0:00:00.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.629|   -0.629|-660.559| -660.559|    58.92%|   0:00:01.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.629|   -0.629|-660.383| -660.383|    58.92%|   0:00:00.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.629|   -0.629|-659.903| -659.903|    58.94%|   0:00:01.0| 1726.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.629|   -0.629|-658.999| -658.999|    58.97%|   0:00:02.0| 1727.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.629|   -0.629|-658.902| -658.902|    58.98%|   0:00:00.0| 1766.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.629|   -0.629|-658.777| -658.777|    58.98%|   0:00:00.0| 1766.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.629|   -0.629|-658.541| -658.541|    58.98%|   0:00:02.0| 1767.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-658.422| -658.422|    58.98%|   0:00:00.0| 1767.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-658.221| -658.221|    59.00%|   0:00:01.0| 1767.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-658.217| -658.217|    59.00%|   0:00:00.0| 1767.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-656.805| -656.805|    59.00%|   0:00:01.0| 1767.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-656.789| -656.789|    59.01%|   0:00:00.0| 1767.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-656.409| -656.409|    59.03%|   0:00:01.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-656.298| -656.298|    59.03%|   0:00:01.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-655.693| -655.693|    59.05%|   0:00:00.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-654.885| -654.885|    59.05%|   0:00:01.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-653.812| -653.812|    59.06%|   0:00:00.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-653.674| -653.674|    59.06%|   0:00:00.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.629|   -0.629|-652.877| -652.877|    59.07%|   0:00:01.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.629|   -0.629|-652.781| -652.781|    59.07%|   0:00:00.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.629|   -0.629|-652.657| -652.657|    59.08%|   0:00:00.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.629|   -0.629|-652.630| -652.630|    59.08%|   0:00:00.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.629|   -0.629|-651.910| -651.910|    59.09%|   0:00:01.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.629|   -0.629|-651.900| -651.900|    59.09%|   0:00:00.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.629|   -0.629|-651.334| -651.334|    59.10%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.629|   -0.629|-650.983| -650.983|    59.12%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.629|   -0.629|-650.828| -650.828|    59.12%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.629|   -0.629|-650.785| -650.785|    59.12%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.629|   -0.629|-650.576| -650.576|    59.13%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -0.629|   -0.629|-650.317| -650.317|    59.13%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -0.629|   -0.629|-650.057| -650.057|    59.14%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.629|   -0.629|-650.025| -650.025|    59.14%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.629|   -0.629|-649.584| -649.584|    59.15%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.629|   -0.629|-649.491| -649.491|    59.15%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.629|   -0.629|-649.129| -649.129|    59.16%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.629|   -0.629|-648.274| -648.274|    59.17%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_6_/D                                       |
|  -0.629|   -0.629|-648.093| -648.093|    59.19%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_6_/D                                       |
|  -0.629|   -0.629|-648.014| -648.014|    59.19%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_6_/D                                       |
|  -0.629|   -0.629|-647.821| -647.821|    59.20%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_6_/D                                       |
|  -0.629|   -0.629|-647.814| -647.814|    59.20%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_6_/D                                       |
|  -0.629|   -0.629|-647.177| -647.177|    59.21%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.629|   -0.629|-647.172| -647.172|    59.21%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.629|   -0.629|-646.695| -646.695|    59.22%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.629|   -0.629|-646.692| -646.692|    59.22%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.629|   -0.629|-646.635| -646.635|    59.22%|   0:00:00.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.629|   -0.629|-646.506| -646.506|    59.23%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.629|   -0.629|-646.409| -646.409|    59.23%|   0:00:01.0| 1770.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_5_/D                                       |
|  -0.629|   -0.629|-646.317| -646.317|    59.24%|   0:00:01.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.629|   -0.629|-646.177| -646.177|    59.24%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.629|   -0.629|-646.048| -646.048|    59.24%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.629|   -0.629|-646.007| -646.007|    59.25%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.629|   -0.629|-645.799| -645.799|    59.24%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.629|   -0.629|-645.560| -645.560|    59.25%|   0:00:01.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.629|   -0.629|-645.505| -645.505|    59.25%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.629|   -0.629|-645.262| -645.262|    59.25%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.629|   -0.629|-645.210| -645.210|    59.25%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.629|   -0.629|-645.104| -645.104|    59.25%|   0:00:01.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.629|   -0.629|-645.018| -645.018|    59.26%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.629|   -0.629|-645.006| -645.006|    59.26%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.629|   -0.629|-644.782| -644.782|    59.27%|   0:00:01.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.629|   -0.629|-644.658| -644.658|    59.27%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.629|   -0.629|-644.640| -644.640|    59.27%|   0:00:00.0| 1771.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.629|   -0.629|-644.628| -644.628|    59.27%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.629|   -0.629|-644.613| -644.613|    59.28%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.629|   -0.629|-644.599| -644.599|    59.28%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.629|   -0.629|-644.582| -644.582|    59.28%|   0:00:01.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -0.629|   -0.629|-644.505| -644.505|    59.28%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -0.629|   -0.629|-644.437| -644.437|    59.28%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.629|   -0.629|-644.236| -644.236|    59.28%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.629|   -0.629|-644.223| -644.223|    59.28%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.629|   -0.629|-644.099| -644.099|    59.29%|   0:00:01.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.629|   -0.629|-644.065| -644.065|    59.30%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.629|   -0.629|-644.050| -644.050|    59.30%|   0:00:01.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.629|   -0.629|-644.029| -644.029|    59.30%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.629|   -0.629|-644.013| -644.013|    59.30%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.629|   -0.629|-643.986| -643.986|    59.31%|   0:00:01.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.629|   -0.629|-643.891| -643.891|    59.31%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.629|   -0.629|-643.875| -643.875|    59.31%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.629|   -0.629|-643.862| -643.862|    59.31%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.629|   -0.629|-643.849| -643.849|    59.31%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.629|   -0.629|-643.836| -643.836|    59.31%|   0:00:01.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.629|   -0.629|-643.826| -643.826|    59.31%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.629|   -0.629|-642.731| -642.731|    59.32%|   0:00:00.0| 1772.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.629|   -0.629|-642.343| -642.343|    59.32%|   0:00:00.0| 1773.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.629|   -0.629|-642.148| -642.148|    59.32%|   0:00:00.0| 1773.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.629|   -0.629|-641.684| -641.684|    59.32%|   0:00:01.0| 1773.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.629|   -0.629|-641.607| -641.607|    59.32%|   0:00:00.0| 1773.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.629|   -0.629|-640.392| -640.392|    59.34%|   0:00:00.0| 1773.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.629|   -0.629|-640.383| -640.383|    59.34%|   0:00:01.0| 1773.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.629|   -0.629|-640.089| -640.089|    59.35%|   0:00:00.0| 1773.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.629|   -0.629|-639.980| -639.980|    59.35%|   0:00:00.0| 1773.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.629|   -0.629|-639.966| -639.966|    59.36%|   0:00:01.0| 1775.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.629|   -0.629|-639.626| -639.626|    59.37%|   0:00:00.0| 1775.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.629|   -0.629|-639.167| -639.167|    59.38%|   0:00:01.0| 1776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.629|   -0.629|-639.136| -639.136|    59.39%|   0:00:00.0| 1776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.629|   -0.629|-639.128| -639.128|    59.39%|   0:00:01.0| 1776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.629|   -0.629|-639.045| -639.045|    59.39%|   0:00:00.0| 1776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.629|   -0.629|-638.958| -638.958|    59.39%|   0:00:00.0| 1776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.629|   -0.629|-638.973| -638.973|    59.40%|   0:00:01.0| 1776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.629|   -0.629|-638.431| -638.431|    59.40%|   0:00:00.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -0.629|   -0.629|-637.619| -637.619|    59.40%|   0:00:01.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.629|   -0.629|-637.175| -637.175|    59.40%|   0:00:00.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.629|   -0.629|-636.814| -636.814|    59.41%|   0:00:00.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.629|   -0.629|-636.229| -636.229|    59.41%|   0:00:00.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.629|   -0.629|-635.597| -635.597|    59.41%|   0:00:01.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.629|   -0.629|-635.158| -635.158|    59.41%|   0:00:00.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.629|   -0.629|-635.130| -635.130|    59.41%|   0:00:00.0| 1777.4M|        NA|       NA| NA                                                 |
|  -0.629|   -0.629|-635.130| -635.130|    59.41%|   0:00:00.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:49.0 real=0:00:49.0 mem=1777.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:49.0 real=0:00:49.0 mem=1777.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.226|   0.000|
|reg2reg   |-0.629|-635.130|
|HEPG      |-0.629|-635.130|
|All Paths |-0.629|-635.130|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.629ns TNS -635.130ns; HEPG WNS -0.629ns TNS -635.130ns; all paths WNS -0.629ns TNS -635.130ns; Real time 0:03:08
** GigaOpt Optimizer WNS Slack -0.629 TNS Slack -635.130 Density 59.41
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:58.9/0:05:48.8 (0.7), mem = 1777.4M
(I,S,L,T): WC_VIEW: 78.462, 24.3858, 1.03642, 103.884
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.629  TNS Slack -635.130 Density 59.41
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.41%|        -|  -0.629|-635.130|   0:00:00.0| 1777.4M|
|    59.35%|       73|  -0.629|-634.897|   0:00:03.0| 1777.4M|
|    58.88%|     1054|  -0.622|-635.352|   0:00:09.0| 1777.4M|
|    58.88%|        0|  -0.622|-635.352|   0:00:01.0| 1778.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.622  TNS Slack -635.352 Density 58.88
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 78 constrained nets 
Layer 7 has 525 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:13.6) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 78.1445, 24.0709, 1.02102, 103.236
*** AreaOpt [finish] : cpu/real = 0:00:13.7/0:00:13.7 (1.0), totSession cpu/real = 0:04:12.7/0:06:02.5 (0.7), mem = 1778.5M
End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1776.51M, totSessionCpu=0:04:13).
*** Starting refinePlace (0:04:13 mem=1776.5M) ***
Total net bbox length = 3.634e+05 (1.639e+05 1.995e+05) (ext = 8.119e+03)
Density distribution unevenness ratio = 25.575%
Move report: Detail placement moves 3099 insts, mean move: 0.70 um, max move: 5.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_45_0): (167.40, 353.80) --> (163.60, 352.00)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1782.4MB
Summary Report:
Instances move: 3099 (out of 24516 movable)
Instances flipped: 0
Mean displacement: 0.70 um
Max displacement: 5.60 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_45_0) (167.4, 353.8) -> (163.6, 352)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 3.648e+05 (1.649e+05 1.999e+05) (ext = 8.119e+03)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1782.4MB
*** Finished refinePlace (0:04:14 mem=1782.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1782.4M)


Density : 0.5888
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1782.4M) ***
** GigaOpt Optimizer WNS Slack -0.622 TNS Slack -635.352 Density 58.88
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.007|   0.000|
|reg2reg   |-0.622|-635.352|
|HEPG      |-0.622|-635.352|
|All Paths |-0.622|-635.352|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 78 constrained nets 
Layer 7 has 525 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:05 real=0:01:06 mem=1782.4M) ***

(I,S,L,T): WC_VIEW: 78.1445, 24.0709, 1.02102, 103.236
*** SetupOpt [finish] : cpu/real = 0:01:14.4/0:01:14.4 (1.0), totSession cpu/real = 0:04:14.9/0:06:04.8 (0.7), mem = 1747.3M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 78 nets with fixed/cover wires excluded.
Info: 78 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:15.1/0:06:04.9 (0.7), mem = 1658.3M
(I,S,L,T): WC_VIEW: 78.1445, 24.0709, 1.02102, 103.236
*info: 78 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 78 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.622 TNS Slack -635.352 Density 58.88
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.007|   0.000|
|reg2reg   |-0.622|-635.352|
|HEPG      |-0.622|-635.352|
|All Paths |-0.622|-635.352|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.622ns TNS -635.352ns; HEPG WNS -0.622ns TNS -635.352ns; all paths WNS -0.622ns TNS -635.352ns; Real time 0:03:33
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.622|   -0.622|-635.352| -635.352|    58.88%|   0:00:00.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.616|   -0.616|-634.231| -634.231|    58.88%|   0:00:14.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.615|   -0.615|-633.347| -633.347|    58.88%|   0:00:53.0| 1744.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.615|   -0.615|-633.271| -633.271|    58.88%|   0:00:05.0| 1744.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.613|   -0.613|-633.127| -633.127|    58.90%|   0:00:00.0| 1744.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.613|   -0.613|-632.697| -632.697|    58.90%|   0:00:02.0| 1744.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.608|   -0.608|-631.628| -631.628|    58.91%|   0:00:00.0| 1744.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.602|   -0.602|-630.919| -630.919|    58.92%|   0:00:27.0| 1744.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.602|   -0.602|-629.655| -629.655|    58.92%|   0:01:03.0| 1752.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.600|   -0.600|-629.156| -629.156|    58.95%|   0:00:03.0| 1752.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.600|   -0.600|-628.980| -628.980|    58.95%|   0:00:08.0| 1753.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.600|   -0.600|-628.829| -628.829|    58.95%|   0:00:00.0| 1753.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.597|   -0.597|-629.423| -629.423|    58.97%|   0:00:00.0| 1753.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.594|   -0.594|-628.231| -628.231|    58.97%|   0:00:06.0| 1791.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.595|   -0.595|-626.570| -626.570|    58.97%|   0:00:16.0| 1793.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.595|   -0.595|-626.457| -626.457|    58.97%|   0:00:00.0| 1793.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.591|   -0.591|-625.607| -625.607|    58.99%|   0:00:05.0| 1793.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.592|   -0.592|-624.592| -624.592|    58.98%|   0:00:15.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.588|   -0.588|-624.248| -624.248|    59.00%|   0:00:00.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.588|   -0.588|-623.629| -623.629|    58.99%|   0:00:05.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.586|   -0.586|-623.399| -623.399|    59.01%|   0:00:01.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.586|   -0.586|-623.150| -623.150|    59.01%|   0:00:02.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.585|   -0.585|-623.739| -623.739|    59.04%|   0:00:00.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.585|   -0.585|-623.723| -623.723|    59.04%|   0:00:01.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.584|   -0.584|-623.009| -623.009|    59.05%|   0:00:03.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.584|   -0.584|-622.960| -622.960|    59.05%|   0:00:01.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.582|   -0.582|-622.601| -622.601|    59.07%|   0:00:00.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.582|   -0.582|-622.112| -622.112|    59.07%|   0:00:01.0| 1797.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.581|   -0.581|-621.817| -621.817|    59.10%|   0:00:03.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.581|   -0.581|-621.743| -621.743|    59.10%|   0:00:01.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.581|   -0.581|-621.645| -621.645|    59.10%|   0:00:01.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.578|   -0.578|-621.911| -621.911|    59.11%|   0:00:00.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.578|   -0.578|-621.463| -621.463|    59.11%|   0:00:02.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.577|   -0.577|-622.838| -622.838|    59.16%|   0:00:10.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.577|   -0.577|-622.482| -622.482|    59.15%|   0:00:01.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.576|   -0.576|-622.545| -622.545|    59.17%|   0:00:04.0| 1803.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.576|   -0.576|-622.226| -622.226|    59.17%|   0:00:02.0| 1803.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.576|   -0.576|-621.936| -621.936|    59.21%|   0:00:05.0| 1803.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.576|   -0.576|-621.313| -621.313|    59.28%|   0:00:07.0| 1805.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.576|   -0.576|-621.253| -621.253|    59.32%|   0:00:07.0| 1804.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.576|   -0.576|-621.232| -621.232|    59.32%|   0:00:04.0| 1804.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 26012
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:07.5/0:00:07.5 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 1 and inserted 39 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.451|   -0.451|-475.874| -475.874|    59.32%|   0:00:16.0| 1843.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -0.451|   -0.451|-475.855| -475.855|    59.32%|   0:00:07.0| 1843.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -0.451|   -0.451|-475.709| -475.709|    59.32%|   0:00:01.0| 1843.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -0.451|   -0.451|-475.675| -475.675|    59.32%|   0:00:01.0| 1843.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 31 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -0.280|-382.656| -400.268|    59.33%|   0:00:07.0| 1872.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/D                             |
|  -0.273|   -0.273|-370.910| -388.522|    59.33%|   0:00:01.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.271|   -0.271|-370.582| -388.194|    59.33%|   0:00:00.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.268|   -0.268|-363.266| -380.878|    59.34%|   0:00:08.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.268|   -0.268|-363.195| -380.807|    59.34%|   0:00:08.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_7_/D                                       |
|  -0.268|   -0.268|-362.868| -380.480|    59.34%|   0:00:03.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.268|   -0.268|-362.136| -379.748|    59.35%|   0:00:00.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.268|   -0.268|-361.891| -379.503|    59.36%|   0:00:00.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.268|   -0.268|-361.724| -379.336|    59.36%|   0:00:01.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.268|   -0.268|-361.290| -378.902|    59.39%|   0:00:04.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.268|   -0.268|-361.284| -378.896|    59.39%|   0:00:00.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.268|   -0.268|-361.301| -378.913|    59.40%|   0:00:00.0| 1891.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:35 real=0:05:36 mem=1891.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.231|   -0.268| -17.612| -378.913|    59.40%|   0:00:00.0| 1891.4M|   WC_VIEW|  default| out[36]                                            |
|  -0.208|   -0.268| -16.701| -378.002|    59.43%|   0:00:00.0| 1891.4M|   WC_VIEW|  default| out[91]                                            |
|  -0.198|   -0.268| -16.555| -377.855|    59.43%|   0:00:00.0| 1891.4M|   WC_VIEW|  default| out[36]                                            |
|  -0.198|   -0.268| -16.316| -377.617|    59.44%|   0:00:01.0| 1891.4M|   WC_VIEW|  default| out[36]                                            |
|  -0.198|   -0.268| -16.316| -377.617|    59.44%|   0:00:00.0| 1891.4M|   WC_VIEW|  default| out[36]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1891.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:36 real=0:05:37 mem=1891.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.198| -16.316|
|reg2reg   |-0.268|-361.301|
|HEPG      |-0.268|-361.301|
|All Paths |-0.268|-377.617|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.268ns TNS -361.303ns; HEPG WNS -0.268ns TNS -361.303ns; all paths WNS -0.268ns TNS -377.619ns; Real time 0:09:10
** GigaOpt Optimizer WNS Slack -0.268 TNS Slack -377.617 Density 59.44
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:00.5/0:11:50.6 (0.8), mem = 1891.4M
(I,S,L,T): WC_VIEW: 78.8479, 24.5392, 1.0379, 104.425
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.268  TNS Slack -377.617 Density 59.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.44%|        -|  -0.268|-377.617|   0:00:00.0| 1891.4M|
|    59.39%|       53|  -0.268|-375.985|   0:00:03.0| 1891.4M|
|    59.05%|      901|  -0.264|-376.177|   0:00:09.0| 1891.4M|
|    59.05%|       16|  -0.264|-376.177|   0:00:01.0| 1891.4M|
|    59.05%|        2|  -0.264|-376.177|   0:00:00.0| 1891.4M|
|    59.05%|        0|  -0.264|-376.177|   0:00:00.0| 1891.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.264  TNS Slack -376.177 Density 59.05
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 148 constrained nets 
Layer 7 has 495 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:14.6) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 78.4342, 24.2829, 1.02184, 103.739
*** AreaOpt [finish] : cpu/real = 0:00:14.8/0:00:14.7 (1.0), totSession cpu/real = 0:10:15.2/0:12:05.3 (0.8), mem = 1891.4M
End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1872.39M, totSessionCpu=0:10:15).
*** Starting refinePlace (0:10:16 mem=1872.4M) ***
Total net bbox length = 3.672e+05 (1.658e+05 2.014e+05) (ext = 8.112e+03)
Density distribution unevenness ratio = 25.532%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1872.4MB
Move report: Detail placement moves 3642 insts, mean move: 0.81 um, max move: 6.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_699_0): (436.00, 254.80) --> (432.80, 251.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1872.4MB
Summary Report:
Instances move: 3642 (out of 24813 movable)
Instances flipped: 0
Mean displacement: 0.81 um
Max displacement: 6.80 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_699_0) (436, 254.8) -> (432.8, 251.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
Total net bbox length = 3.690e+05 (1.670e+05 2.020e+05) (ext = 8.111e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1872.4MB
*** Finished refinePlace (0:10:16 mem=1872.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1872.4M)


Density : 0.5927
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1872.4M) ***
** GigaOpt Optimizer WNS Slack -0.264 TNS Slack -376.177 Density 59.27
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.198| -16.316|
|reg2reg   |-0.264|-359.861|
|HEPG      |-0.264|-359.861|
|All Paths |-0.264|-376.177|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.264ns TNS -359.863ns; HEPG WNS -0.264ns TNS -359.863ns; all paths WNS -0.264ns TNS -376.179ns; Real time 0:09:26
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.264|   -0.264|-359.861| -376.177|    59.27%|   0:00:00.0| 1872.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.257|   -0.257|-347.659| -363.975|    59.36%|   0:03:32.0| 1881.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.258|   -0.258|-347.049| -363.365|    59.39%|   0:00:03.0| 1881.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.255|   -0.255|-347.684| -364.000|    59.39%|   0:00:00.0| 1881.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.254|   -0.254|-347.950| -364.266|    59.39%|   0:00:24.0| 1881.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.254|   -0.254|-334.682| -350.999|    59.39%|   0:00:15.0| 1901.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.254|   -0.254|-334.659| -350.976|    59.39%|   0:00:02.0| 1901.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.253|   -0.253|-334.229| -350.545|    59.44%|   0:00:03.0| 1901.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.254|   -0.254|-334.090| -350.406|    59.48%|   0:00:30.0| 1901.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.255|   -0.255|-333.827| -350.143|    59.51%|   0:00:04.0| 1901.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 29 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.242|   -0.278|-277.598| -299.944|    59.51%|   0:00:07.0| 1900.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.242|   -0.278|-269.434| -291.780|    59.51%|   0:00:33.0| 1900.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.238|   -0.278|-268.898| -291.245|    59.53%|   0:00:02.0| 1900.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.238|   -0.278|-258.727| -281.073|    59.53%|   0:00:32.0| 1900.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.237|   -0.278|-258.239| -280.586|    59.55%|   0:00:02.0| 1900.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.237|   -0.278|-257.013| -279.359|    59.56%|   0:00:16.0| 1900.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.237|   -0.278|-257.004| -279.350|    59.56%|   0:00:00.0| 1900.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.237|   -0.278|-256.790| -279.136|    59.58%|   0:00:00.0| 1900.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.237|   -0.278|-256.682| -279.028|    59.59%|   0:00:04.0| 1900.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.237|   -0.278|-256.454| -278.800|    59.61%|   0:00:26.0| 1900.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.236|   -0.278|-256.687| -279.033|    59.65%|   0:00:08.0| 1900.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_17_/Q                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 28 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.228|   -0.310|-224.649| -248.691|    59.66%|   0:00:18.0| 1935.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.224|   -0.310|-222.053| -246.095|    59.66%|   0:00:01.0| 1935.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.224|   -0.310|-222.014| -246.056|    59.66%|   0:00:01.0| 1935.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.224|   -0.310|-221.893| -245.935|    59.67%|   0:00:00.0| 1935.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.225|   -0.309|-223.590| -247.632|    59.80%|   0:00:04.0| 1935.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:27 real=0:07:27 mem=1935.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.309|   -0.309| -24.042| -247.632|    59.80%|   0:00:00.0| 1935.1M|   WC_VIEW|  default| out[95]                                            |
|  -0.309|   -0.309| -24.042| -247.632|    59.80%|   0:00:00.0| 1935.1M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1935.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:27 real=0:07:27 mem=1935.1M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.309| -24.042|
|reg2reg   |-0.225|-223.590|
|HEPG      |-0.225|-223.590|
|All Paths |-0.309|-247.632|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.225ns TNS -223.591ns; HEPG WNS -0.225ns TNS -223.591ns; all paths WNS -0.309ns TNS -247.633ns; Real time 0:16:53
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -247.632 Density 59.80
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:44.5/0:19:34.1 (0.9), mem = 1935.1M
(I,S,L,T): WC_VIEW: 79.0128, 24.7445, 1.03572, 104.793
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.309  TNS Slack -247.632 Density 59.80
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.80%|        -|  -0.309|-247.632|   0:00:00.0| 1935.1M|
|    59.74%|       56|  -0.310|-247.468|   0:00:02.0| 1935.1M|
|    59.54%|      610|  -0.310|-248.257|   0:00:07.0| 1935.1M|
|    59.54%|        1|  -0.310|-248.257|   0:00:01.0| 1935.1M|
|    59.54%|        0|  -0.310|-248.257|   0:00:00.0| 1935.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.309  TNS Slack -248.257 Density 59.54
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 482 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:11.8) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 78.6786, 24.5384, 1.02682, 104.244
*** AreaOpt [finish] : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 0:17:56.5/0:19:46.1 (0.9), mem = 1935.1M
End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1916.09M, totSessionCpu=0:17:56).
*** Starting refinePlace (0:17:57 mem=1916.1M) ***
Total net bbox length = 3.709e+05 (1.678e+05 2.031e+05) (ext = 8.111e+03)
Density distribution unevenness ratio = 25.543%
Iteration  9: Total net bbox = 7.432e+04 (2.95e+04 4.48e+04)
              Est.  stn bbox = 8.683e+04 (3.52e+04 5.16e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1923.2M
Iteration 10: Total net bbox = 7.438e+04 (3.05e+04 4.39e+04)
              Est.  stn bbox = 8.681e+04 (3.62e+04 5.06e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1923.2M
Iteration 11: Total net bbox = 7.609e+04 (3.11e+04 4.50e+04)
              Est.  stn bbox = 8.853e+04 (3.68e+04 5.17e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1923.2M
Density distribution unevenness ratio = 25.054%
Move report: Timing Driven Placement moves 4701 insts, mean move: 6.02 um, max move: 93.60 um
	Max move on inst (core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFC1016_array_out_48): (347.20, 238.60) --> (377.80, 175.60)
	Runtime: CPU: 0:00:04.6 REAL: 0:00:05.0 MEM: 1923.2MB
Move report: Detail placement moves 2976 insts, mean move: 0.53 um, max move: 5.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U590): (403.00, 272.80) --> (404.60, 276.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1923.2MB
Summary Report:
Instances move: 5514 (out of 25131 movable)
Instances flipped: 34
Mean displacement: 5.23 um
Max displacement: 93.60 um (Instance: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFC1016_array_out_48) (347.2, 238.6) -> (377.8, 175.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 3.701e+05 (1.671e+05 2.030e+05) (ext = 8.111e+03)
Runtime: CPU: 0:00:05.2 REAL: 0:00:06.0 MEM: 1923.2MB
*** Finished refinePlace (0:18:02 mem=1923.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1923.2M)


Density : 0.5965
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.3 real=0:00:08.0 mem=1923.2M) ***
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -259.785 Density 59.65
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.309| -24.042|
|reg2reg   |-0.283|-235.743|
|HEPG      |-0.283|-235.743|
|All Paths |-0.309|-259.785|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.283ns TNS -235.744ns; HEPG WNS -0.283ns TNS -235.744ns; all paths WNS -0.309ns TNS -259.786ns; Real time 0:17:13
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.283|   -0.309|-235.743| -259.785|    59.65%|   0:00:00.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.271|   -0.310|-234.176| -258.219|    59.66%|   0:00:00.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.251|   -0.310|-231.996| -256.038|    59.66%|   0:00:00.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.235|   -0.310|-230.319| -254.361|    59.66%|   0:00:00.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.232|   -0.310|-229.168| -253.210|    59.66%|   0:00:10.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.224|   -0.310|-227.847| -251.889|    59.65%|   0:00:06.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.222|   -0.310|-226.699| -250.741|    59.66%|   0:00:34.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.222|   -0.310|-223.413| -247.455|    59.66%|   0:00:10.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.217|   -0.310|-222.859| -246.901|    59.69%|   0:00:04.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.216|   -0.310|-223.446| -247.488|    59.73%|   0:00:54.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.216|   -0.310|-223.376| -247.419|    59.73%|   0:00:05.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.215|   -0.310|-223.441| -247.483|    59.74%|   0:00:01.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.211|   -0.310|-223.890| -247.932|    59.74%|   0:00:09.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.210|   -0.310|-228.557| -252.600|    59.80%|   0:00:07.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.210|   -0.310|-228.053| -252.095|    59.80%|   0:00:01.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.208|   -0.310|-229.080| -253.122|    59.85%|   0:00:07.0| 1939.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.208|   -0.310|-225.115| -249.157|    59.85%|   0:00:01.0| 1958.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.206|   -0.310|-224.692| -248.734|    59.87%|   0:00:03.0| 1958.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.206|   -0.310|-224.641| -248.683|    59.87%|   0:00:01.0| 1958.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.204|   -0.310|-224.267| -248.309|    59.88%|   0:00:00.0| 1958.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.204|   -0.310|-222.398| -246.441|    59.88%|   0:00:02.0| 1958.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.204|   -0.310|-222.391| -246.433|    59.88%|   0:00:00.0| 1958.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.204|   -0.310|-222.116| -246.158|    59.91%|   0:00:08.0| 1958.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.204|   -0.310|-223.514| -247.556|    60.03%|   0:00:11.0| 1958.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.204|   -0.310|-223.207| -247.249|    60.06%|   0:00:01.0| 1958.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.204|   -0.309|-223.295| -247.337|    60.09%|   0:00:00.0| 1958.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:55 real=0:02:55 mem=1958.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.309|   -0.309| -24.042| -247.337|    60.09%|   0:00:00.0| 1958.2M|   WC_VIEW|  default| out[95]                                            |
|  -0.309|   -0.309| -24.042| -247.337|    60.09%|   0:00:00.0| 1958.2M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1958.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:56 real=0:02:55 mem=1958.2M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.309| -24.042|
|reg2reg   |-0.204|-223.295|
|HEPG      |-0.204|-223.295|
|All Paths |-0.309|-247.337|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.204ns TNS -223.296ns; HEPG WNS -0.204ns TNS -223.296ns; all paths WNS -0.309ns TNS -247.338ns; Real time 0:20:09
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -247.337 Density 60.09
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:59.0/0:22:49.4 (0.9), mem = 1958.2M
(I,S,L,T): WC_VIEW: 79.1442, 24.902, 1.03852, 105.085
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.309  TNS Slack -247.337 Density 60.09
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.09%|        -|  -0.309|-247.337|   0:00:00.0| 1958.2M|
|    60.03%|       63|  -0.310|-245.963|   0:00:03.0| 1958.2M|
|    59.91%|      448|  -0.310|-247.795|   0:00:06.0| 1958.2M|
|    59.91%|        0|  -0.310|-247.795|   0:00:00.0| 1958.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.309  TNS Slack -247.795 Density 59.91
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 471 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:10.6) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 78.9349, 24.7683, 1.03242, 104.736
*** AreaOpt [finish] : cpu/real = 0:00:10.7/0:00:10.7 (1.0), totSession cpu/real = 0:21:09.7/0:23:00.1 (0.9), mem = 1958.2M
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:10, mem=1928.25M, totSessionCpu=0:21:10).
*** Starting refinePlace (0:21:10 mem=1928.2M) ***
Total net bbox length = 3.711e+05 (1.676e+05 2.036e+05) (ext = 8.111e+03)
Density distribution unevenness ratio = 25.034%
Density distribution unevenness ratio = 25.024%
Move report: Timing Driven Placement moves 3314 insts, mean move: 3.53 um, max move: 35.20 um
	Max move on inst (core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OCPC38_array_out_61): (365.00, 256.60) --> (366.00, 222.40)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1939.6MB
Move report: Detail placement moves 2657 insts, mean move: 0.59 um, max move: 4.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1345_0): (202.80, 164.80) --> (204.00, 161.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1939.6MB
Summary Report:
Instances move: 4298 (out of 25336 movable)
Instances flipped: 12
Mean displacement: 2.91 um
Max displacement: 35.20 um (Instance: core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OCPC38_array_out_61) (365, 256.6) -> (366, 222.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.709e+05 (1.675e+05 2.034e+05) (ext = 8.111e+03)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1939.6MB
*** Finished refinePlace (0:21:13 mem=1939.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1939.6M)


Density : 0.5991
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:04.0 mem=1939.6M) ***
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -248.273 Density 59.91
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.309| -24.042|
|reg2reg   |-0.203|-224.231|
|HEPG      |-0.203|-224.231|
|All Paths |-0.309|-248.273|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 3: reg2reg* WNS -0.203ns TNS -224.231ns; HEPG WNS -0.203ns TNS -224.231ns; all paths WNS -0.309ns TNS -248.273ns; Real time 0:20:24
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.203|   -0.309|-224.231| -248.273|    59.91%|   0:00:00.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.204|   -0.310|-223.532| -247.574|    59.91%|   0:01:35.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.203|   -0.310|-223.381| -247.423|    59.95%|   0:00:08.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.200|   -0.310|-222.757| -246.799|    59.96%|   0:00:09.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.199|   -0.310|-221.927| -245.969|    59.97%|   0:00:34.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.199|   -0.310|-217.780| -241.822|    59.97%|   0:00:42.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.199|   -0.310|-217.674| -241.716|    59.97%|   0:00:04.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.197|   -0.310|-217.188| -241.230|    60.02%|   0:00:01.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.197|   -0.310|-211.667| -235.709|    60.02%|   0:00:33.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.197|   -0.310|-211.636| -235.678|    60.04%|   0:00:01.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.197|   -0.310|-211.506| -235.548|    60.05%|   0:00:02.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.197|   -0.310|-211.481| -235.523|    60.05%|   0:00:03.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.199|   -0.310|-211.400| -235.442|    60.10%|   0:00:25.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.199|   -0.310|-211.204| -235.247|    60.14%|   0:00:09.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.199|   -0.310|-211.175| -235.217|    60.14%|   0:00:01.0| 1939.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_17_/Q                           |
|  -0.199|   -0.310|-211.168| -235.210|    60.15%|   0:00:01.0| 1939.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_17_/Q                           |
|  -0.199|   -0.310|-211.143| -235.185|    60.15%|   0:00:01.0| 1939.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_17_/Q                           |
|  -0.199|   -0.310|-211.147| -235.189|    60.20%|   0:00:09.0| 1939.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_17_/Q                           |
|  -0.199|   -0.309|-211.147| -235.189|    60.20%|   0:00:00.0| 1939.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:39 real=0:04:38 mem=1939.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.309|   -0.309| -24.042| -235.189|    60.20%|   0:00:00.0| 1939.6M|   WC_VIEW|  default| out[95]                                            |
|  -0.309|   -0.309| -24.042| -235.189|    60.20%|   0:00:00.0| 1939.6M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1939.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:39 real=0:04:39 mem=1939.6M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.309| -24.042|
|reg2reg   |-0.199|-211.147|
|HEPG      |-0.199|-211.147|
|All Paths |-0.309|-235.189|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 3: reg2reg* WNS -0.199ns TNS -211.148ns; HEPG WNS -0.199ns TNS -211.148ns; all paths WNS -0.309ns TNS -235.190ns; Real time 0:25:03
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -235.189 Density 60.20
*** Starting refinePlace (0:25:54 mem=1939.6M) ***
Total net bbox length = 3.715e+05 (1.677e+05 2.038e+05) (ext = 8.111e+03)
Density distribution unevenness ratio = 25.020%
Density distribution unevenness ratio = 24.834%
Move report: Timing Driven Placement moves 3402 insts, mean move: 6.24 um, max move: 37.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPC1423_q_temp_465): (421.20, 366.40) --> (449.80, 375.40)
	Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1943.6MB
Move report: Detail placement moves 5840 insts, mean move: 1.46 um, max move: 17.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_157_0): (253.20, 317.80) --> (270.40, 317.80)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1943.6MB
Summary Report:
Instances move: 7357 (out of 25465 movable)
Instances flipped: 3823
Mean displacement: 3.85 um
Max displacement: 37.60 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPC1423_q_temp_465) (421.2, 366.4) -> (449.8, 375.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 3.611e+05 (1.556e+05 2.055e+05) (ext = 8.108e+03)
Runtime: CPU: 0:00:06.4 REAL: 0:00:06.0 MEM: 1943.6MB
*** Finished refinePlace (0:26:00 mem=1943.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1943.6M)


Density : 0.6020
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:07.7 real=0:00:07.0 mem=1943.6M) ***
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -239.496 Density 60.20
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.228|   -0.309|-215.454| -239.496|    60.20%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.214|   -0.310|-214.251| -238.293|    60.20%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.213|   -0.310|-213.975| -238.017|    60.20%|   0:00:02.0| 1943.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.206|   -0.310|-213.441| -237.483|    60.20%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.206|   -0.310|-213.430| -237.472|    60.20%|   0:00:02.0| 1943.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.206|   -0.310|-213.372| -237.414|    60.20%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.206|   -0.309|-213.399| -237.441|    60.20%|   0:00:01.0| 1943.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:05.0 mem=1943.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.309|   -0.309| -24.042| -237.441|    60.20%|   0:00:00.0| 1943.6M|   WC_VIEW|  default| out[95]                                            |
|  -0.309|   -0.309| -24.042| -237.441|    60.20%|   0:00:00.0| 1943.6M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1943.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:05.0 mem=1943.6M) ***
*** Starting refinePlace (0:26:07 mem=1943.6M) ***
Total net bbox length = 3.613e+05 (1.556e+05 2.056e+05) (ext = 8.108e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1943.6MB
Summary Report:
Instances move: 0 (out of 25469 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.613e+05 (1.556e+05 2.056e+05) (ext = 8.108e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1943.6MB
*** Finished refinePlace (0:26:08 mem=1943.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1943.6M)


Density : 0.6020
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1943.6M) ***
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -237.441 Density 60.20
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.309| -24.042|
|reg2reg   |-0.206|-213.399|
|HEPG      |-0.206|-213.399|
|All Paths |-0.309|-237.441|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 464 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:21:45 real=0:21:45 mem=1943.6M) ***

(I,S,L,T): WC_VIEW: 79.2002, 25.0317, 1.04028, 105.272
*** SetupOpt [finish] : cpu/real = 0:21:53.5/0:21:53.8 (1.0), totSession cpu/real = 0:26:08.6/0:27:58.7 (0.9), mem = 1908.5M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:08.8/0:27:58.9 (0.9), mem = 1817.5M
(I,S,L,T): WC_VIEW: 79.2002, 25.0317, 1.04028, 105.272
*info: 205 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 78 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -237.441 Density 60.20
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.309| -24.042|
|reg2reg   |-0.206|-213.399|
|HEPG      |-0.206|-213.399|
|All Paths |-0.309|-237.441|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.206ns TNS -213.400ns; HEPG WNS -0.206ns TNS -213.400ns; all paths WNS -0.309ns TNS -237.442ns; Real time 0:25:27
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.206|   -0.309|-213.399| -237.441|    60.20%|   0:00:00.0| 1854.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.200|   -0.310|-209.316| -233.358|    60.21%|   0:00:59.0| 1898.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.201|   -0.310|-200.774| -224.816|    60.22%|   0:00:50.0| 1898.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.201|   -0.310|-200.684| -224.726|    60.22%|   0:00:00.0| 1898.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.196|   -0.310|-199.262| -223.304|    60.27%|   0:00:08.0| 1898.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.196|   -0.310|-198.958| -223.000|    60.27%|   0:00:58.0| 1898.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.195|   -0.310|-198.758| -222.800|    60.27%|   0:00:00.0| 1898.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.195|   -0.310|-198.487| -222.529|    60.27%|   0:00:14.0| 1898.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.195|   -0.310|-198.057| -222.099|    60.31%|   0:00:03.0| 1898.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.195|   -0.310|-197.768| -221.810|    60.32%|   0:00:20.0| 1898.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.195|   -0.310|-197.477| -221.519|    60.33%|   0:00:01.0| 1898.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.195|   -0.310|-186.230| -210.273|    60.34%|   0:00:36.0| 1936.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.195|   -0.310|-186.071| -210.113|    60.35%|   0:00:00.0| 1936.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.195|   -0.310|-185.281| -209.323|    60.38%|   0:00:19.0| 1936.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.195|   -0.310|-184.854| -208.896|    60.38%|   0:00:00.0| 1936.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.195|   -0.310|-184.829| -208.871|    60.38%|   0:00:14.0| 1936.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.195|   -0.310|-184.454| -208.496|    60.39%|   0:00:02.0| 1936.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.194|   -0.310|-177.009| -201.051|    60.41%|   0:00:48.0| 1955.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.194|   -0.310|-176.067| -200.109|    60.45%|   0:00:14.0| 1955.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -0.194|   -0.310|-175.892| -199.934|    60.47%|   0:00:01.0| 1955.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -0.194|   -0.310|-175.886| -199.928|    60.48%|   0:00:01.0| 1955.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -0.194|   -0.310|-173.569| -197.611|    60.49%|   0:00:02.0| 1955.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.194|   -0.310|-172.566| -196.608|    60.50%|   0:00:00.0| 1955.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.194|   -0.310|-172.518| -196.560|    60.51%|   0:00:01.0| 1955.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.194|   -0.310|-172.497| -196.540|    60.51%|   0:00:00.0| 1955.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.194|   -0.310|-166.941| -190.983|    60.52%|   0:00:06.0| 1955.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.194|   -0.310|-166.566| -190.608|    60.52%|   0:00:15.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.194|   -0.310|-166.451| -190.493|    60.54%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.194|   -0.310|-166.282| -190.324|    60.54%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.195|   -0.310|-166.220| -190.262|    60.55%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.195|   -0.310|-166.046| -190.088|    60.55%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.195|   -0.310|-148.456| -172.498|    60.57%|   0:00:02.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_5_/D                                       |
|  -0.195|   -0.310|-147.663| -171.706|    60.57%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -0.195|   -0.310|-143.301| -167.343|    60.58%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.195|   -0.310|-143.107| -167.150|    60.58%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.195|   -0.310|-142.939| -166.981|    60.58%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.195|   -0.310|-142.689| -166.731|    60.60%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.195|   -0.310|-142.647| -166.689|    60.60%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.195|   -0.310|-140.407| -164.449|    60.60%|   0:00:05.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.195|   -0.310|-140.277| -164.319|    60.60%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.196|   -0.310|-139.730| -163.772|    60.61%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.196|   -0.310|-139.610| -163.652|    60.62%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.196|   -0.310|-139.601| -163.643|    60.63%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.196|   -0.310|-139.586| -163.628|    60.63%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.196|   -0.310|-139.583| -163.626|    60.63%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.196|   -0.310|-130.031| -154.073|    60.64%|   0:00:07.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.196|   -0.310|-129.925| -153.967|    60.64%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.196|   -0.310|-129.786| -153.829|    60.68%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.196|   -0.310|-129.143| -153.185|    60.68%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.196|   -0.310|-128.230| -152.272|    60.68%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.196|   -0.310|-128.114| -152.156|    60.69%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.196|   -0.310|-128.032| -152.074|    60.69%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.196|   -0.310|-127.600| -151.642|    60.69%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.196|   -0.310|-127.574| -151.617|    60.70%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.196|   -0.310|-127.561| -151.603|    60.70%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.196|   -0.310|-120.746| -144.789|    60.71%|   0:00:04.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.196|   -0.310|-120.742| -144.784|    60.71%|   0:00:00.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.196|   -0.310|-119.292| -143.334|    60.73%|   0:00:01.0| 1953.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.196|   -0.310|-114.839| -138.881|    60.73%|   0:00:04.0| 1958.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.196|   -0.310|-114.598| -138.640|    60.75%|   0:00:01.0| 1958.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.196|   -0.310|-114.558| -138.600|    60.75%|   0:00:00.0| 1958.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.196|   -0.310|-114.450| -138.492|    60.75%|   0:00:00.0| 1958.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.196|   -0.310|-114.449| -138.491|    60.76%|   0:00:00.0| 1958.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.196|   -0.310|-105.220| -129.262|    60.77%|   0:00:03.0| 1958.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.196|   -0.310|-102.765| -126.807|    60.77%|   0:00:04.0| 1958.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.196|   -0.310|-101.895| -125.937|    60.79%|   0:00:01.0| 1958.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -0.196|   -0.310|-101.438| -125.480|    60.80%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_10_/D                             |
|  -0.196|   -0.310|-101.279| -125.321|    60.80%|   0:00:01.0| 1987.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_22_/D                             |
|  -0.196|   -0.310|-101.239| -125.281|    60.80%|   0:00:03.0| 1987.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.196|   -0.310|-101.131| -125.173|    60.82%|   0:00:01.0| 1987.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.196|   -0.310|-101.129| -125.172|    60.83%|   0:00:00.0| 1987.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.196|   -0.310|-101.111| -125.153|    60.83%|   0:00:01.0| 1987.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.196|   -0.310| -94.959| -119.001|    60.85%|   0:00:03.0| 1988.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.196|   -0.310| -94.952| -118.994|    60.85%|   0:00:00.0| 1988.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.196|   -0.310| -94.176| -118.218|    60.86%|   0:00:00.0| 1988.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.196|   -0.310| -91.788| -115.830|    60.86%|   0:00:02.0| 1988.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.196|   -0.310| -91.686| -115.728|    60.86%|   0:00:01.0| 1988.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.196|   -0.310| -90.655| -114.697|    60.87%|   0:00:04.0| 1988.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.196|   -0.310| -90.645| -114.687|    60.88%|   0:00:00.0| 1988.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.196|   -0.310| -83.611| -107.653|    60.89%|   0:00:06.0| 1988.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/D                             |
|  -0.196|   -0.310| -82.238| -106.280|    60.91%|   0:00:05.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.196|   -0.310| -82.090| -106.132|    60.91%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.196|   -0.310| -82.010| -106.053|    60.93%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.196|   -0.310| -81.993| -106.035|    60.93%|   0:00:01.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.196|   -0.310| -81.863| -105.905|    60.93%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.196|   -0.310| -77.170| -101.213|    60.95%|   0:00:03.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -0.196|   -0.310| -77.054| -101.097|    60.95%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -0.196|   -0.310| -76.787| -100.829|    60.97%|   0:00:01.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
|  -0.196|   -0.310| -76.539| -100.581|    60.97%|   0:00:01.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_11_/D                                      |
|  -0.196|   -0.310| -76.225| -100.268|    60.97%|   0:00:01.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_11_/D                                      |
|  -0.196|   -0.310| -76.135| -100.177|    60.97%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_11_/D                                      |
|  -0.196|   -0.310| -68.308|  -92.350|    60.99%|   0:00:05.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.196|   -0.310| -68.017|  -92.059|    60.99%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.196|   -0.310| -67.547|  -91.589|    61.01%|   0:00:01.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.196|   -0.310| -67.274|  -91.316|    61.01%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.196|   -0.310| -67.244|  -91.287|    61.01%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.196|   -0.310| -67.044|  -91.086|    61.01%|   0:00:01.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.196|   -0.310| -67.041|  -91.083|    61.01%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.196|   -0.310| -64.081|  -88.124|    61.04%|   0:00:06.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.196|   -0.310| -64.068|  -88.110|    61.04%|   0:00:01.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.196|   -0.310| -63.913|  -87.955|    61.05%|   0:00:00.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.196|   -0.310| -63.909|  -87.951|    61.06%|   0:00:01.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.196|   -0.310| -63.883|  -87.925|    61.06%|   0:00:00.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.196|   -0.310| -63.860|  -87.902|    61.06%|   0:00:01.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.196|   -0.310| -63.431|  -87.474|    61.07%|   0:00:04.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.196|   -0.310| -63.391|  -87.434|    61.07%|   0:00:00.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.196|   -0.310| -63.371|  -87.413|    61.09%|   0:00:01.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.196|   -0.310| -63.327|  -87.369|    61.09%|   0:00:00.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.196|   -0.310| -63.325|  -87.367|    61.09%|   0:00:01.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.196|   -0.310| -63.320|  -87.362|    61.09%|   0:00:00.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.196|   -0.310| -63.314|  -87.357|    61.09%|   0:00:00.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.196|   -0.310| -63.030|  -87.072|    61.12%|   0:00:11.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_58_/D                             |
|  -0.196|   -0.310| -61.953|  -85.995|    61.13%|   0:00:01.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_30_/D                             |
|  -0.196|   -0.310| -61.938|  -85.980|    61.14%|   0:00:01.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/D                             |
|  -0.196|   -0.310| -61.929|  -85.971|    61.14%|   0:00:00.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_36_/D                             |
|  -0.196|   -0.310| -61.893|  -85.935|    61.14%|   0:00:02.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_36_/D                             |
|  -0.196|   -0.310| -61.836|  -85.878|    61.14%|   0:00:00.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_36_/D                             |
|  -0.196|   -0.310| -61.800|  -85.842|    61.15%|   0:00:01.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/D                             |
|  -0.196|   -0.310| -61.756|  -85.798|    61.15%|   0:00:02.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/D                             |
|  -0.196|   -0.310| -61.750|  -85.792|    61.15%|   0:00:01.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/D                             |
|  -0.196|   -0.309| -61.752|  -85.794|    61.17%|   0:00:03.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:14 real=0:08:14 mem=2003.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:14 real=0:08:14 mem=2003.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.309|-24.042|
|reg2reg   |-0.196|-61.752|
|HEPG      |-0.196|-61.752|
|All Paths |-0.309|-85.794|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.196ns TNS -61.752ns; HEPG WNS -0.196ns TNS -61.752ns; all paths WNS -0.309ns TNS -85.794ns; Real time 0:33:41
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -85.794 Density 61.17
*** Starting refinePlace (0:34:33 mem=2003.6M) ***
Total net bbox length = 3.668e+05 (1.589e+05 2.080e+05) (ext = 8.108e+03)
Density distribution unevenness ratio = 24.888%
Density distribution unevenness ratio = 24.014%
Move report: Timing Driven Placement moves 7643 insts, mean move: 6.12 um, max move: 64.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_2201_0): (280.20, 359.20) --> (283.60, 298.00)
	Runtime: CPU: 0:00:05.8 REAL: 0:00:06.0 MEM: 2003.6MB
Move report: Detail placement moves 7059 insts, mean move: 0.94 um, max move: 13.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC116_q_temp_167): (172.00, 263.80) --> (185.00, 263.80)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2003.6MB
Summary Report:
Instances move: 11051 (out of 25947 movable)
Instances flipped: 257
Mean displacement: 4.58 um
Max displacement: 67.40 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RC_2331_0) (271.4, 380.8) -> (326.2, 393.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 3.668e+05 (1.566e+05 2.102e+05) (ext = 8.102e+03)
Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 2003.6MB
*** Finished refinePlace (0:34:41 mem=2003.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2003.6M)


Density : 0.6117
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:09.6 real=0:00:10.0 mem=2003.6M) ***
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -102.495 Density 61.17
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.259|   -0.309| -78.453| -102.495|    61.17%|   0:00:00.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.196|   -0.310| -69.406|  -93.448|    61.17%|   0:00:00.0| 2003.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.196|   -0.310| -69.004|  -93.047|    61.17%|   0:00:04.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.193|   -0.310| -69.856|  -93.898|    61.18%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.193|   -0.310| -69.096|  -93.138|    61.18%|   0:00:02.0| 1984.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.193|   -0.309| -69.704|  -93.746|    61.19%|   0:00:01.0| 1984.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.7 real=0:00:07.0 mem=1984.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:07.0 mem=1984.1M) ***
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -93.746 Density 61.19
*** Starting refinePlace (0:34:49 mem=1984.1M) ***
Total net bbox length = 3.671e+05 (1.567e+05 2.104e+05) (ext = 8.102e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1984.1MB
Summary Report:
Instances move: 0 (out of 25964 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.671e+05 (1.567e+05 2.104e+05) (ext = 8.102e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1984.1MB
*** Finished refinePlace (0:34:50 mem=1984.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1984.1M)


Density : 0.6119
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1984.1M) ***
** GigaOpt Optimizer WNS Slack -0.309 TNS Slack -93.746 Density 61.19
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.309|-24.042|
|reg2reg   |-0.193|-69.704|
|HEPG      |-0.193|-69.704|
|All Paths |-0.309|-93.746|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 429 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:08:33 real=0:08:32 mem=1984.1M) ***

(I,S,L,T): WC_VIEW: 80.0946, 25.6088, 1.07252, 106.776
*** SetupOpt [finish] : cpu/real = 0:08:42.0/0:08:41.5 (1.0), totSession cpu/real = 0:34:50.8/0:36:40.4 (1.0), mem = 1949.1M
End: GigaOpt Optimization in TNS mode
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:51.4/0:36:41.0 (1.0), mem = 1886.1M
(I,S,L,T): WC_VIEW: 80.0946, 25.6088, 1.07252, 106.776
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.309  TNS Slack -93.746 Density 61.19
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.19%|        -|  -0.309| -93.746|   0:00:00.0| 1886.1M|
|    61.14%|       79|  -0.310| -93.606|   0:00:07.0| 1924.3M|
|    61.14%|        0|  -0.310| -93.606|   0:00:01.0| 1924.3M|
|    61.14%|      340|  -0.310| -90.122|   0:00:02.0| 1924.3M|
|    61.05%|       90|  -0.310| -89.417|   0:00:03.0| 1924.3M|
|    60.67%|     1061|  -0.310| -93.792|   0:00:08.0| 1924.3M|
|    60.66%|       16|  -0.310| -93.789|   0:00:01.0| 1924.3M|
|    60.66%|        1|  -0.310| -93.793|   0:00:00.0| 1924.3M|
|    60.66%|        0|  -0.310| -93.793|   0:00:00.0| 1924.3M|
|    60.66%|        4|  -0.310| -93.793|   0:00:01.0| 1924.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.309  TNS Slack -93.793 Density 60.66
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 83 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.6) (real = 0:00:25.0) **
*** Starting refinePlace (0:35:16 mem=1940.3M) ***
Total net bbox length = 3.671e+05 (1.569e+05 2.102e+05) (ext = 8.102e+03)
Move report: Detail placement moves 39 insts, mean move: 1.31 um, max move: 7.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_1637_0): (198.20, 348.40) --> (198.20, 341.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1943.3MB
Summary Report:
Instances move: 39 (out of 25780 movable)
Instances flipped: 0
Mean displacement: 1.31 um
Max displacement: 7.20 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_1637_0) (198.2, 348.4) -> (198.2, 341.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.672e+05 (1.569e+05 2.102e+05) (ext = 8.102e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1943.3MB
*** Finished refinePlace (0:35:17 mem=1943.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1943.3M)


Density : 0.6066
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1943.3M) ***
(I,S,L,T): WC_VIEW: 79.5371, 25.0271, 1.05419, 105.618
*** AreaOpt [finish] : cpu/real = 0:00:26.0/0:00:26.0 (1.0), totSession cpu/real = 0:35:17.4/0:37:07.0 (1.0), mem = 1943.3M
End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:26, mem=1867.27M, totSessionCpu=0:35:17).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1877.93 MB )
[NR-eGR] Read 3092 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1877.93 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3092
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 78  Num Prerouted Wires = 20227
[NR-eGR] Read numTotalNets=26962  numIgnoredNets=78
[NR-eGR] There are 127 clock nets ( 127 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26757 
[NR-eGR] Rule id: 1  Nets: 127 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.119800e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 127 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 9.189000e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 26674 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.209138e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         5( 0.01%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               17( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 93766
[NR-eGR]     M2  (2V) length: 1.728078e+05um, number of vias: 130062
[NR-eGR]     M3  (3H) length: 1.834266e+05um, number of vias: 13453
[NR-eGR]     M4  (4V) length: 7.991363e+04um, number of vias: 1878
[NR-eGR]     M5  (5H) length: 1.394220e+04um, number of vias: 981
[NR-eGR]     M6  (6V) length: 2.488895e+03um, number of vias: 840
[NR-eGR]     M7  (7H) length: 3.750800e+03um, number of vias: 1207
[NR-eGR]     M8  (8V) length: 4.591000e+03um, number of vias: 0
[NR-eGR] Total length: 4.609212e+05um, number of vias: 242187
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.083800e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.30 sec, Real: 1.29 sec, Curr Mem: 1853.14 MB )
Extraction called for design 'fullchip' of instances=25854 and nets=27078 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1848.137M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1848.11)
Total number of fetched objects 26979
End delay calculation. (MEM=1905.32 CPU=0:00:03.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1905.32 CPU=0:00:05.1 REAL=0:00:05.0)
Begin: GigaOpt postEco DRV Optimization
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:35:27.5/0:37:17.0 (1.0), mem = 1905.3M
(I,S,L,T): WC_VIEW: 79.5425, 24.9831, 1.05419, 105.58
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     3|    -0.02|     1|     1|    -0.00|     0|     0|     0|     0|    -0.30|  -109.64|       0|       0|       0|  60.66|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.30|  -109.64|       0|       0|       1|  60.66| 0:00:00.0|  1945.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.30|  -109.64|       0|       0|       0|  60.66| 0:00:00.0|  1945.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1945.7M) ***

*** Starting refinePlace (0:35:33 mem=1961.7M) ***
Total net bbox length = 3.672e+05 (1.569e+05 2.102e+05) (ext = 8.102e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1961.7MB
Summary Report:
Instances move: 0 (out of 25780 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.672e+05 (1.569e+05 2.102e+05) (ext = 8.102e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1961.7MB
*** Finished refinePlace (0:35:34 mem=1961.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1961.7M)


Density : 0.6066
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1961.7M) ***
(I,S,L,T): WC_VIEW: 79.5425, 24.9831, 1.0542, 105.58
*** DrvOpt [finish] : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 0:35:34.6/0:37:24.2 (1.0), mem = 1926.6M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.200 -> -0.234 (bump = 0.034)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:35:34.9/0:37:24.5 (1.0), mem = 1926.6M
(I,S,L,T): WC_VIEW: 79.5425, 24.9831, 1.0542, 105.58
*info: 205 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 78 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -109.642 Density 60.66
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.300| -23.713|
|reg2reg   |-0.227| -85.929|
|HEPG      |-0.227| -85.929|
|All Paths |-0.300|-109.642|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.226ns TNS -85.930ns; HEPG WNS -0.226ns TNS -85.930ns; all paths WNS -0.300ns TNS -109.643ns; Real time 0:34:52
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.227|   -0.300| -85.929| -109.642|    60.66%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.219|   -0.300| -84.076| -107.790|    60.66%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.219|   -0.300| -83.914| -107.628|    60.66%|   0:00:05.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.216|   -0.300| -83.721| -107.434|    60.66%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.216|   -0.300| -84.899| -108.612|    60.67%|   0:00:02.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.216|   -0.300| -84.899| -108.612|    60.67%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.5 real=0:00:07.0 mem=1961.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.300|   -0.300| -23.713| -108.612|    60.67%|   0:00:00.0| 1961.7M|   WC_VIEW|  default| out[95]                                            |
|  -0.300|   -0.300| -23.713| -108.612|    60.67%|   0:00:00.0| 1961.7M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1961.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:07.0 mem=1961.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.300| -23.713|
|reg2reg   |-0.216| -84.899|
|HEPG      |-0.216| -84.899|
|All Paths |-0.300|-108.612|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.216ns TNS -84.900ns; HEPG WNS -0.216ns TNS -84.900ns; all paths WNS -0.300ns TNS -108.613ns; Real time 0:34:59
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -108.612 Density 60.67
*** Starting refinePlace (0:35:50 mem=1961.7M) ***
Total net bbox length = 3.672e+05 (1.570e+05 2.102e+05) (ext = 8.102e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1961.7MB
Summary Report:
Instances move: 0 (out of 25786 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.672e+05 (1.570e+05 2.102e+05) (ext = 8.102e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1961.7MB
*** Finished refinePlace (0:35:51 mem=1961.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1961.7M)


Density : 0.6067
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1961.7M) ***
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -108.612 Density 60.67
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.300| -23.713|
|reg2reg   |-0.216| -84.899|
|HEPG      |-0.216| -84.899|
|All Paths |-0.300|-108.612|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:08.8 real=0:00:08.0 mem=1961.7M) ***

(I,S,L,T): WC_VIEW: 79.5702, 25.0016, 1.05452, 105.626
*** SetupOpt [finish] : cpu/real = 0:00:17.0/0:00:16.9 (1.0), totSession cpu/real = 0:35:51.9/0:37:41.4 (1.0), mem = 1926.6M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.200 -> -0.224 (bump = 0.024)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -93.785 -> -108.612
Begin: GigaOpt TNS recovery
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:35:52.4/0:37:42.0 (1.0), mem = 1926.6M
(I,S,L,T): WC_VIEW: 79.5702, 25.0016, 1.05452, 105.626
*info: 205 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 78 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -108.612 Density 60.67
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.300| -23.713|
|reg2reg   |-0.216| -84.899|
|HEPG      |-0.216| -84.899|
|All Paths |-0.300|-108.612|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.216ns TNS -84.900ns; HEPG WNS -0.216ns TNS -84.900ns; all paths WNS -0.300ns TNS -108.613ns; Real time 0:35:09
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.216|   -0.300| -84.899| -108.612|    60.67%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.216|   -0.300| -82.441| -106.154|    60.68%|   0:00:02.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.216|   -0.300| -82.418| -106.131|    60.68%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.216|   -0.300| -82.339| -106.053|    60.68%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.216|   -0.300| -82.303| -106.016|    60.68%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.216|   -0.300| -81.519| -105.232|    60.69%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.216|   -0.300| -81.518| -105.231|    60.69%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.216|   -0.300| -81.501| -105.214|    60.69%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.216|   -0.300| -81.464| -105.177|    60.69%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.216|   -0.300| -80.681| -104.395|    60.71%|   0:00:04.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.216|   -0.300| -80.249| -103.963|    60.72%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.216|   -0.300| -80.214| -103.927|    60.72%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.216|   -0.300| -79.472| -103.186|    60.73%|   0:00:02.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.216|   -0.300| -79.224| -102.937|    60.73%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.216|   -0.300| -78.299| -102.012|    60.74%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.216|   -0.300| -78.208| -101.922|    60.74%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.216|   -0.300| -78.189| -101.903|    60.75%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -0.216|   -0.300| -77.800| -101.514|    60.75%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.216|   -0.300| -77.773| -101.486|    60.75%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.216|   -0.300| -77.772| -101.485|    60.75%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.216|   -0.300| -77.619| -101.332|    60.75%|   0:00:01.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.216|   -0.300| -77.587| -101.300|    60.75%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.216|   -0.300| -77.586| -101.299|    60.75%|   0:00:00.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.216|   -0.300| -77.504| -101.217|    60.76%|   0:00:02.0| 1961.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -0.216|   -0.300| -77.467| -101.180|    60.77%|   0:00:00.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -0.216|   -0.300| -76.974| -100.688|    60.77%|   0:00:01.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.216|   -0.300| -76.968| -100.681|    60.77%|   0:00:01.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.216|   -0.300| -76.956| -100.670|    60.77%|   0:00:00.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.216|   -0.300| -76.952| -100.665|    60.77%|   0:00:00.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.216|   -0.300| -76.102|  -99.815|    60.78%|   0:00:02.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.216|   -0.300| -76.049|  -99.762|    60.78%|   0:00:00.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.216|   -0.300| -75.970|  -99.683|    60.78%|   0:00:01.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.216|   -0.300| -75.512|  -99.225|    60.78%|   0:00:01.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.216|   -0.300| -75.365|  -99.078|    60.79%|   0:00:00.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.216|   -0.300| -75.362|  -99.075|    60.79%|   0:00:01.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.216|   -0.300| -75.320|  -99.034|    60.79%|   0:00:01.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.216|   -0.300| -75.249|  -98.963|    60.79%|   0:00:00.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.216|   -0.300| -74.093|  -97.807|    60.79%|   0:00:02.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.216|   -0.300| -74.051|  -97.764|    60.79%|   0:00:00.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.216|   -0.300| -72.984|  -96.697|    60.80%|   0:00:03.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.216|   -0.300| -72.921|  -96.635|    60.81%|   0:00:01.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.216|   -0.300| -72.917|  -96.630|    60.81%|   0:00:00.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.216|   -0.300| -72.514|  -96.228|    60.82%|   0:00:02.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_13_/D                             |
|  -0.216|   -0.300| -72.500|  -96.213|    60.82%|   0:00:00.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_13_/D                             |
|  -0.216|   -0.300| -72.501|  -96.214|    60.82%|   0:00:01.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.5 real=0:00:38.0 mem=1980.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.300|   -0.300| -23.713|  -96.214|    60.82%|   0:00:00.0| 1980.8M|   WC_VIEW|  default| out[95]                                            |
|  -0.300|   -0.300| -23.031|  -95.532|    60.84%|   0:00:01.0| 1980.8M|   WC_VIEW|  default| out[49]                                            |
|  -0.300|   -0.300| -22.858|  -95.359|    60.84%|   0:00:00.0| 1980.8M|   WC_VIEW|  default| out[77]                                            |
|  -0.300|   -0.300| -22.858|  -95.359|    60.84%|   0:00:00.0| 1980.8M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=1980.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.0 real=0:00:39.0 mem=1980.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.300|-22.858|
|reg2reg   |-0.216|-72.501|
|HEPG      |-0.216|-72.501|
|All Paths |-0.300|-95.359|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.216ns TNS -72.501ns; HEPG WNS -0.216ns TNS -72.501ns; all paths WNS -0.300ns TNS -95.360ns; Real time 0:35:48
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -95.359 Density 60.84
*** Starting refinePlace (0:36:40 mem=1980.8M) ***
Total net bbox length = 3.677e+05 (1.573e+05 2.104e+05) (ext = 8.154e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1980.8MB
Summary Report:
Instances move: 0 (out of 25809 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.677e+05 (1.573e+05 2.104e+05) (ext = 8.154e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1980.8MB
*** Finished refinePlace (0:36:41 mem=1980.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1980.8M)


Density : 0.6084
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1980.8M) ***
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -95.359 Density 60.84
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.300|-22.858|
|reg2reg   |-0.216|-72.501|
|HEPG      |-0.216|-72.501|
|All Paths |-0.300|-95.359|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:41.0 real=0:00:41.0 mem=1980.8M) ***

(I,S,L,T): WC_VIEW: 79.893, 25.1327, 1.06254, 106.088
*** SetupOpt [finish] : cpu/real = 0:00:49.2/0:00:49.1 (1.0), totSession cpu/real = 0:36:41.6/0:38:31.1 (1.0), mem = 1945.7M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.474%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:41.7/0:38:31.2 (1.0), mem = 1945.7M
(I,S,L,T): WC_VIEW: 79.893, 25.1327, 1.06254, 106.088
*info: 205 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
*info: 78 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -95.359 Density 60.84
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.300|-22.858|
|reg2reg   |-0.216|-72.501|
|HEPG      |-0.216|-72.501|
|All Paths |-0.300|-95.359|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.216ns TNS -72.501ns; HEPG WNS -0.216ns TNS -72.501ns; all paths WNS -0.300ns TNS -95.360ns; Real time 0:35:58
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.216|   -0.300| -72.501|  -95.359|    60.84%|   0:00:00.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.216|   -0.300| -72.501|  -95.359|    60.84%|   0:00:01.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.216|   -0.300| -72.501|  -95.359|    60.84%|   0:00:01.0| 1980.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:02.0 mem=1980.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.300|   -0.300| -22.858|  -95.359|    60.84%|   0:00:00.0| 1980.8M|   WC_VIEW|  default| out[95]                                            |
|  -0.300|   -0.300| -22.858|  -95.359|    60.84%|   0:00:00.0| 1980.8M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1980.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1980.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.300|-22.858|
|reg2reg   |-0.216|-72.501|
|HEPG      |-0.216|-72.501|
|All Paths |-0.300|-95.359|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.216ns TNS -72.501ns; HEPG WNS -0.216ns TNS -72.501ns; all paths WNS -0.300ns TNS -95.360ns; Real time 0:36:02
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.300|-22.858|
|reg2reg   |-0.216|-72.501|
|HEPG      |-0.216|-72.501|
|All Paths |-0.300|-95.359|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=1980.8M) ***

(I,S,L,T): WC_VIEW: 79.893, 25.1327, 1.06254, 106.088
*** SetupOpt [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:36:53.1/0:38:42.6 (1.0), mem = 1945.7M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:34:17, real = 0:34:17, mem = 1513.0M, totSessionCpu=0:36:54 **
**optDesign ... cpu = 0:34:17, real = 0:34:17, mem = 1512.1M, totSessionCpu=0:36:54 **
** Profile ** Start :  cpu=0:00:00.0, mem=1858.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1858.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1868.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1868.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.300  | -0.216  | -0.300  |
|           TNS (ns):| -95.360 | -72.501 | -22.859 |
|    Violating Paths:|   955   |   859   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.843%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1868.7M
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1512.46MB/3019.63MB/1604.88MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1512.47MB/3019.63MB/1604.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1512.48MB/3019.63MB/1604.88MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT)
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 10%
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 20%
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 30%
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 40%
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 50%
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 60%
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 70%
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 80%
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 90%

Finished Levelizing
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT)

Starting Activity Propagation
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT)
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 10%
2023-Mar-19 19:13:57 (2023-Mar-20 02:13:57 GMT): 20%

Finished Activity Propagation
2023-Mar-19 19:13:58 (2023-Mar-20 02:13:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1512.88MB/3019.63MB/1604.88MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-19 19:13:58 (2023-Mar-20 02:13:58 GMT)
 ... Calculating switching power
2023-Mar-19 19:13:58 (2023-Mar-20 02:13:58 GMT): 10%
2023-Mar-19 19:13:58 (2023-Mar-20 02:13:58 GMT): 20%
2023-Mar-19 19:13:58 (2023-Mar-20 02:13:58 GMT): 30%
2023-Mar-19 19:13:58 (2023-Mar-20 02:13:58 GMT): 40%
2023-Mar-19 19:13:58 (2023-Mar-20 02:13:58 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-19 19:13:59 (2023-Mar-20 02:13:59 GMT): 60%
2023-Mar-19 19:13:59 (2023-Mar-20 02:13:59 GMT): 70%
2023-Mar-19 19:14:00 (2023-Mar-20 02:14:00 GMT): 80%
2023-Mar-19 19:14:00 (2023-Mar-20 02:14:00 GMT): 90%

Finished Calculating power
2023-Mar-19 19:14:00 (2023-Mar-20 02:14:00 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1513.24MB/3019.63MB/1604.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1513.24MB/3019.63MB/1604.88MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1513.30MB/3019.63MB/1604.88MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1513.31MB/3019.63MB/1604.88MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-19 19:14:00 (2023-Mar-20 02:14:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       84.05640665 	   70.1602%
Total Switching Power:      34.62604492 	   28.9017%
Total Leakage Power:         1.12392105 	    0.9381%
Total Power:               119.80637242
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         56.38       1.913      0.4271       58.72       49.01
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.015e-05
Combinational                      23.13       23.21      0.6658       47.01       39.24
Clock (Combinational)              4.549       9.499       0.031       14.08       11.75
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              84.06       34.63       1.124       119.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      84.06       34.63       1.124       119.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.549       9.499       0.031       14.08       11.75
-----------------------------------------------------------------------------------------
Total                              4.549       9.499       0.031       14.08       11.75
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/CTS_ccl_a_buf_00216 (CKBD16):           0.1658
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U843 (FA1D4):        0.0002669
*                Total Cap:      1.76002e-10 F
*                Total instances in design: 25883
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1521.05MB/3019.63MB/1604.88MB)


Phase 1 finished in (cpu = 0:00:09.4) (real = 0:00:09.0) **
Finished Timing Update in (cpu = 0:00:12.1) (real = 0:00:12.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 29 and inserted 0 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (0:38:18 mem=2059.6M) ***
Total net bbox length = 3.679e+05 (1.575e+05 2.104e+05) (ext = 8.154e+03)
Move report: Detail placement moves 578 insts, mean move: 2.22 um, max move: 20.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC1848_FE_OFN308_q_temp_160): (189.80, 251.20) --> (178.60, 242.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2059.6MB
Summary Report:
Instances move: 578 (out of 25816 movable)
Instances flipped: 0
Mean displacement: 2.22 um
Max displacement: 20.20 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OCPC1848_FE_OFN308_q_temp_160) (189.8, 251.2) -> (178.6, 242.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Total net bbox length = 3.690e+05 (1.580e+05 2.110e+05) (ext = 8.154e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2059.6MB
*** Finished refinePlace (0:38:18 mem=2059.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2059.6M)


Density : 0.6089
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (0:38:47 mem=2071.7M) ***
Total net bbox length = 3.690e+05 (1.580e+05 2.110e+05) (ext = 8.154e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2071.7MB
Summary Report:
Instances move: 0 (out of 25815 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.690e+05 (1.580e+05 2.110e+05) (ext = 8.154e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2071.7MB
*** Finished refinePlace (0:38:48 mem=2071.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2071.7M)


Density : 0.6089
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:38:48.1/0:40:37.5 (1.0), mem = 2071.7M
(I,S,L,T): WC_VIEW: 79.6027, 25.0818, 1.06443, 105.749
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.339  TNS Slack -76.028 Density 60.89
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.89%|        -|  -0.339| -76.028|   0:00:00.0| 2071.7M|
|    60.89%|        0|  -0.339| -76.029|   0:00:00.0| 2071.7M|
|    60.85%|       69|  -0.339| -76.024|   0:00:14.0| 2068.7M|
|    60.85%|        3|  -0.339| -76.024|   0:00:00.0| 2068.7M|
|    60.85%|       12|  -0.339| -76.019|   0:00:06.0| 2068.7M|
|    60.85%|       10|  -0.339| -76.018|   0:00:06.0| 2068.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.339  TNS Slack -76.023 Density 60.85
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:28.2) (real = 0:00:28.0) **
(I,S,L,T): WC_VIEW: 79.5838, 25.0397, 1.06361, 105.687
*** PowerOpt [finish] : cpu/real = 0:00:28.3/0:00:28.3 (1.0), totSession cpu/real = 0:39:16.4/0:41:05.8 (1.0), mem = 2068.7M
*** Starting refinePlace (0:39:17 mem=2068.7M) ***
Total net bbox length = 3.689e+05 (1.580e+05 2.109e+05) (ext = 8.154e+03)
Move report: Detail placement moves 85 insts, mean move: 1.68 um, max move: 5.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC2400_n119): (353.60, 263.80) --> (357.00, 265.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2068.7MB
Summary Report:
Instances move: 85 (out of 25725 movable)
Instances flipped: 0
Mean displacement: 1.68 um
Max displacement: 5.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC2400_n119) (353.6, 263.8) -> (357, 265.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 3.690e+05 (1.580e+05 2.110e+05) (ext = 8.154e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2068.7MB
*** Finished refinePlace (0:39:17 mem=2068.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2068.7M)


Density : 0.6085
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2068.7M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:18.7/0:41:08.1 (1.0), mem = 2068.7M
(I,S,L,T): WC_VIEW: 79.5838, 25.0397, 1.06361, 105.687
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.339 TNS Slack -76.023 Density 60.85
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.177|-47.560|
|HEPG      |-0.177|-47.560|
|All Paths |-0.339|-76.023|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.177ns TNS -47.559ns; HEPG WNS -0.177ns TNS -47.559ns; all paths WNS -0.339ns TNS -76.022ns; Real time 0:38:35
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.177|   -0.339| -47.560|  -76.023|    60.85%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.178|   -0.339| -47.553|  -76.016|    60.86%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.178|   -0.339| -47.553|  -76.016|    60.86%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2078.2M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.339|   -0.339| -28.463|  -76.016|    60.86%|   0:00:01.0| 2078.2M|   WC_VIEW|  default| out[95]                                            |
|  -0.339|   -0.339| -28.463|  -76.016|    60.86%|   0:00:00.0| 2078.2M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=2078.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=2078.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.178|-47.553|
|HEPG      |-0.178|-47.553|
|All Paths |-0.339|-76.016|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.178ns TNS -47.552ns; HEPG WNS -0.178ns TNS -47.552ns; all paths WNS -0.339ns TNS -76.015ns; Real time 0:38:37
** GigaOpt Optimizer WNS Slack -0.339 TNS Slack -76.016 Density 60.86
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.178|-47.553|
|HEPG      |-0.178|-47.553|
|All Paths |-0.339|-76.016|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2078.2M) ***

(I,S,L,T): WC_VIEW: 79.5925, 25.044, 1.06402, 105.701
*** SetupOpt [finish] : cpu/real = 0:00:09.5/0:00:09.5 (1.0), totSession cpu/real = 0:39:28.2/0:41:17.6 (1.0), mem = 2068.7M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:28.5/0:41:17.9 (1.0), mem = 2068.7M
(I,S,L,T): WC_VIEW: 79.5925, 25.044, 1.06402, 105.701
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.339 TNS Slack -76.016 Density 60.86
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.178|-47.553|
|HEPG      |-0.178|-47.553|
|All Paths |-0.339|-76.016|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.178ns TNS -47.552ns; HEPG WNS -0.178ns TNS -47.552ns; all paths WNS -0.339ns TNS -76.015ns; Real time 0:38:45
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.178|   -0.339| -47.553|  -76.016|    60.86%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.179|   -0.339| -47.452|  -75.914|    60.87%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.179|   -0.339| -47.473|  -75.936|    60.87%|   0:00:02.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.179|   -0.339| -47.471|  -75.934|    60.88%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.179|   -0.339| -47.427|  -75.890|    60.88%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.179|   -0.339| -47.427|  -75.890|    60.88%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.179|   -0.339| -47.433|  -75.896|    60.89%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.179|   -0.339| -47.402|  -75.865|    60.89%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.179|   -0.339| -47.402|  -75.865|    60.89%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.179|   -0.339| -47.402|  -75.865|    60.89%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.179|   -0.339| -47.402|  -75.865|    60.89%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.179|   -0.339| -47.402|  -75.865|    60.89%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.179|   -0.339| -47.402|  -75.865|    60.89%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.179|   -0.339| -47.402|  -75.865|    60.89%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.179|   -0.339| -47.402|  -75.865|    60.89%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.179|   -0.339| -47.388|  -75.851|    60.89%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.179|   -0.339| -47.380|  -75.843|    60.89%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.179|   -0.339| -47.340|  -75.803|    60.89%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.179|   -0.339| -47.253|  -75.716|    60.90%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.179|   -0.339| -47.204|  -75.666|    60.90%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.179|   -0.339| -47.189|  -75.652|    60.90%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/D                             |
|  -0.179|   -0.339| -47.183|  -75.645|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/D                             |
|  -0.179|   -0.339| -47.167|  -75.629|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_39_/D                             |
|  -0.179|   -0.339| -47.160|  -75.623|    60.91%|   0:00:02.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_47_/D                             |
|  -0.179|   -0.339| -47.134|  -75.597|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_50_/D                             |
|  -0.179|   -0.339| -47.134|  -75.597|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_50_/D                             |
|  -0.179|   -0.339| -47.134|  -75.597|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_50_/D                             |
|  -0.179|   -0.339| -47.134|  -75.597|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_50_/D                             |
|  -0.179|   -0.339| -47.134|  -75.597|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_50_/D                             |
|  -0.179|   -0.339| -47.134|  -75.597|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_50_/D                             |
|  -0.179|   -0.339| -47.134|  -75.597|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_50_/D                             |
|  -0.179|   -0.339| -47.134|  -75.597|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_50_/D                             |
|  -0.179|   -0.339| -47.134|  -75.597|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
|  -0.179|   -0.339| -47.133|  -75.596|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
|  -0.179|   -0.339| -47.133|  -75.596|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
|  -0.179|   -0.339| -47.133|  -75.596|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
|  -0.179|   -0.339| -47.133|  -75.596|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
|  -0.179|   -0.339| -47.133|  -75.596|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
|  -0.179|   -0.339| -47.133|  -75.596|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
|  -0.179|   -0.339| -47.133|  -75.596|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
|  -0.179|   -0.339| -47.133|  -75.596|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
|  -0.179|   -0.339| -47.133|  -75.596|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.4 real=0:00:21.0 mem=2078.2M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:21.6 real=0:00:22.0 mem=2078.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.179|-47.133|
|HEPG      |-0.179|-47.133|
|All Paths |-0.339|-75.596|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.179ns TNS -47.132ns; HEPG WNS -0.179ns TNS -47.132ns; all paths WNS -0.339ns TNS -75.595ns; Real time 0:39:07
** GigaOpt Optimizer WNS Slack -0.339 TNS Slack -75.596 Density 60.91
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.179|-47.133|
|HEPG      |-0.179|-47.133|
|All Paths |-0.339|-75.596|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:22.1 real=0:00:22.0 mem=2078.2M) ***

(I,S,L,T): WC_VIEW: 79.6341, 25.0849, 1.06541, 105.784
*** SetupOpt [finish] : cpu/real = 0:00:29.8/0:00:29.8 (1.0), totSession cpu/real = 0:39:58.3/0:41:47.7 (1.0), mem = 2068.7M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (0:39:59 mem=2068.7M) ***
Total net bbox length = 3.690e+05 (1.581e+05 2.110e+05) (ext = 8.154e+03)
Move report: Detail placement moves 191 insts, mean move: 2.80 um, max move: 10.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPC1560_q_temp_498): (391.40, 326.80) --> (392.60, 317.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2068.7MB
Summary Report:
Instances move: 191 (out of 25725 movable)
Instances flipped: 0
Mean displacement: 2.80 um
Max displacement: 10.20 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPC1560_q_temp_498) (391.4, 326.8) -> (392.6, 317.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 3.695e+05 (1.583e+05 2.112e+05) (ext = 8.154e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2068.7MB
*** Finished refinePlace (0:40:00 mem=2068.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2068.7M)


Density : 0.6091
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=2068.7M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:00.6/0:41:50.0 (1.0), mem = 2068.7M
(I,S,L,T): WC_VIEW: 79.6341, 25.0849, 1.06541, 105.784
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.339 TNS Slack -75.583 Density 60.91
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.179|-47.120|
|HEPG      |-0.179|-47.120|
|All Paths |-0.339|-75.583|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.179ns TNS -47.119ns; HEPG WNS -0.179ns TNS -47.119ns; all paths WNS -0.339ns TNS -75.582ns; Real time 0:39:17
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.179|   -0.339| -47.120|  -75.583|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.179|   -0.339| -47.120|  -75.583|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2078.2M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.339|   -0.339| -28.463|  -75.583|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  default| out[95]                                            |
|  -0.339|   -0.339| -28.463|  -75.583|    60.91%|   0:00:00.0| 2078.2M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2078.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2078.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.179|-47.120|
|HEPG      |-0.179|-47.120|
|All Paths |-0.339|-75.583|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.179ns TNS -47.119ns; HEPG WNS -0.179ns TNS -47.119ns; all paths WNS -0.339ns TNS -75.582ns; Real time 0:39:18
** GigaOpt Optimizer WNS Slack -0.339 TNS Slack -75.583 Density 60.91
** GigaOpt Optimizer WNS Slack -0.339 TNS Slack -75.583 Density 60.91
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.179|-47.120|
|HEPG      |-0.179|-47.120|
|All Paths |-0.339|-75.583|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=2078.2M) ***

(I,S,L,T): WC_VIEW: 79.6344, 25.0855, 1.06544, 105.785
*** SetupOpt [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 0:40:10.0/0:41:59.4 (1.0), mem = 2068.7M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:11.0/0:42:00.3 (1.0), mem = 2068.7M
(I,S,L,T): WC_VIEW: 79.6344, 25.0855, 1.06544, 105.785
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.339 TNS Slack -75.583 Density 60.91
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.179|-47.120|
|HEPG      |-0.179|-47.120|
|All Paths |-0.339|-75.583|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.179ns TNS -47.119ns; HEPG WNS -0.179ns TNS -47.119ns; all paths WNS -0.339ns TNS -75.582ns; Real time 0:39:27
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.179|   -0.339| -47.120|  -75.583|    60.91%|   0:00:01.0| 2078.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.179|   -0.339| -47.134|  -75.597|    60.92%|   0:00:04.0| 2074.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:05.0 mem=2074.2M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:05.0 mem=2074.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.179|-47.134|
|HEPG      |-0.179|-47.134|
|All Paths |-0.339|-75.597|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.179ns TNS -47.133ns; HEPG WNS -0.179ns TNS -47.133ns; all paths WNS -0.339ns TNS -75.596ns; Real time 0:39:32
** GigaOpt Optimizer WNS Slack -0.339 TNS Slack -75.597 Density 60.92
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.339|-28.463|
|reg2reg   |-0.179|-47.134|
|HEPG      |-0.179|-47.134|
|All Paths |-0.339|-75.597|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=2074.2M) ***

(I,S,L,T): WC_VIEW: 79.6363, 25.0874, 1.06558, 105.789
*** SetupOpt [finish] : cpu/real = 0:00:12.4/0:00:12.4 (1.0), totSession cpu/real = 0:40:23.4/0:42:12.8 (1.0), mem = 2064.7M
End: GigaOpt postEco optimization
*** Starting refinePlace (0:40:24 mem=2064.7M) ***
Total net bbox length = 3.695e+05 (1.583e+05 2.112e+05) (ext = 8.154e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2064.7MB
Summary Report:
Instances move: 0 (out of 25725 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.695e+05 (1.583e+05 2.112e+05) (ext = 8.154e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2064.7MB
*** Finished refinePlace (0:40:25 mem=2064.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2064.7M)


Density : 0.6092
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=2064.7M) ***
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:25.4/0:42:14.7 (1.0), mem = 2064.7M
(I,S,L,T): WC_VIEW: 79.6363, 25.0874, 1.06558, 105.789
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.339|   -0.339| -75.597|  -75.597|    60.92%|   0:00:00.0| 2074.2M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2074.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2074.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 79.6363, 25.0874, 1.06558, 105.789
*** SetupOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:40:33.6/0:42:22.9 (1.0), mem = 2064.7M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1642.34MB/3215.68MB/1657.92MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1642.34MB/3215.68MB/1657.92MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1642.34MB/3215.68MB/1657.92MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT)
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 10%
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 20%
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 30%
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 40%
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 50%
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 60%
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 70%
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 80%
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 90%

Finished Levelizing
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT)

Starting Activity Propagation
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT)
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 10%
2023-Mar-19 19:17:35 (2023-Mar-20 02:17:35 GMT): 20%

Finished Activity Propagation
2023-Mar-19 19:17:36 (2023-Mar-20 02:17:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1643.02MB/3215.68MB/1657.92MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-19 19:17:36 (2023-Mar-20 02:17:36 GMT)
 ... Calculating switching power
2023-Mar-19 19:17:36 (2023-Mar-20 02:17:36 GMT): 10%
2023-Mar-19 19:17:36 (2023-Mar-20 02:17:36 GMT): 20%
2023-Mar-19 19:17:36 (2023-Mar-20 02:17:36 GMT): 30%
2023-Mar-19 19:17:36 (2023-Mar-20 02:17:36 GMT): 40%
2023-Mar-19 19:17:36 (2023-Mar-20 02:17:36 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-19 19:17:37 (2023-Mar-20 02:17:37 GMT): 60%
2023-Mar-19 19:17:37 (2023-Mar-20 02:17:37 GMT): 70%
2023-Mar-19 19:17:38 (2023-Mar-20 02:17:38 GMT): 80%
2023-Mar-19 19:17:38 (2023-Mar-20 02:17:38 GMT): 90%

Finished Calculating power
2023-Mar-19 19:17:38 (2023-Mar-20 02:17:38 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1643.02MB/3215.68MB/1657.92MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1643.02MB/3215.68MB/1657.92MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1643.02MB/3215.68MB/1657.92MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1643.02MB/3215.68MB/1657.92MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-19 19:17:38 (2023-Mar-20 02:17:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.50306127 	   70.0690%
Total Switching Power:      34.54482470 	   28.9872%
Total Leakage Power:         1.12478869 	    0.9438%
Total Power:               119.17267449
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         56.37       1.927       0.427       58.72       49.27
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05    1.02e-05
Combinational                      22.87       23.16      0.6689        46.7       39.18
Clock (Combinational)              4.265       9.463     0.02893       13.76       11.54
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               83.5       34.54       1.125       119.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       83.5       34.54       1.125       119.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.265       9.463     0.02893       13.76       11.54
-----------------------------------------------------------------------------------------
Total                              4.265       9.463     0.02893       13.76       11.54
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/CTS_ccl_a_buf_00216 (CKBD16):           0.1663
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U843 (FA1D4):        0.0002669
*                Total Cap:      1.76303e-10 F
*                Total instances in design: 25792
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1644.56MB/3215.68MB/1657.92MB)

** Power Reclaim End WNS Slack -0.339  TNS Slack -75.597 
End: Power Optimization (cpu=0:03:38, real=0:03:37, mem=1875.34M, totSessionCpu=0:40:39).
**optDesign ... cpu = 0:38:02, real = 0:38:01, mem = 1532.8M, totSessionCpu=0:40:39 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=25792 and nets=27016 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1857.828M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1870.70 MB )
[NR-eGR] Read 3092 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.70 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3092
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 78  Num Prerouted Wires = 20227
[NR-eGR] Read numTotalNets=26900  numIgnoredNets=78
[NR-eGR] There are 127 clock nets ( 127 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26695 
[NR-eGR] Rule id: 1  Nets: 127 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 33 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.922800e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 127 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 8.011800e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 26662 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.233780e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         6( 0.01%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 1879.41 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1869.41)
Total number of fetched objects 26917
End delay calculation. (MEM=1928.62 CPU=0:00:03.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1928.62 CPU=0:00:05.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:40:47 mem=1928.6M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1548.59MB/3079.61MB/1657.92MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1548.59MB/3079.61MB/1657.92MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1548.59MB/3079.61MB/1657.92MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 19:17:48 (2023-Mar-20 02:17:48 GMT)
2023-Mar-19 19:17:48 (2023-Mar-20 02:17:48 GMT): 10%
2023-Mar-19 19:17:48 (2023-Mar-20 02:17:48 GMT): 20%
2023-Mar-19 19:17:48 (2023-Mar-20 02:17:48 GMT): 30%
2023-Mar-19 19:17:49 (2023-Mar-20 02:17:49 GMT): 40%
2023-Mar-19 19:17:49 (2023-Mar-20 02:17:49 GMT): 50%
2023-Mar-19 19:17:49 (2023-Mar-20 02:17:49 GMT): 60%
2023-Mar-19 19:17:49 (2023-Mar-20 02:17:49 GMT): 70%
2023-Mar-19 19:17:49 (2023-Mar-20 02:17:49 GMT): 80%
2023-Mar-19 19:17:49 (2023-Mar-20 02:17:49 GMT): 90%

Finished Levelizing
2023-Mar-19 19:17:49 (2023-Mar-20 02:17:49 GMT)

Starting Activity Propagation
2023-Mar-19 19:17:49 (2023-Mar-20 02:17:49 GMT)
2023-Mar-19 19:17:49 (2023-Mar-20 02:17:49 GMT): 10%
2023-Mar-19 19:17:49 (2023-Mar-20 02:17:49 GMT): 20%

Finished Activity Propagation
2023-Mar-19 19:17:50 (2023-Mar-20 02:17:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1549.60MB/3079.61MB/1657.92MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-19 19:17:50 (2023-Mar-20 02:17:50 GMT)
 ... Calculating switching power
2023-Mar-19 19:17:50 (2023-Mar-20 02:17:50 GMT): 10%
2023-Mar-19 19:17:50 (2023-Mar-20 02:17:50 GMT): 20%
2023-Mar-19 19:17:50 (2023-Mar-20 02:17:50 GMT): 30%
2023-Mar-19 19:17:50 (2023-Mar-20 02:17:50 GMT): 40%
2023-Mar-19 19:17:50 (2023-Mar-20 02:17:50 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-19 19:17:50 (2023-Mar-20 02:17:50 GMT): 60%
2023-Mar-19 19:17:51 (2023-Mar-20 02:17:51 GMT): 70%
2023-Mar-19 19:17:51 (2023-Mar-20 02:17:51 GMT): 80%
2023-Mar-19 19:17:52 (2023-Mar-20 02:17:52 GMT): 90%

Finished Calculating power
2023-Mar-19 19:17:52 (2023-Mar-20 02:17:52 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1549.60MB/3079.61MB/1657.92MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.60MB/3079.61MB/1657.92MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1549.60MB/3079.61MB/1657.92MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1549.60MB/3079.61MB/1657.92MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-19 19:17:52 (2023-Mar-20 02:17:52 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.50301711 	   70.0690%
Total Switching Power:      34.54482470 	   28.9872%
Total Leakage Power:         1.12478869 	    0.9438%
Total Power:               119.17263033
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         56.37       1.927       0.427       58.72       49.27
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05    1.02e-05
Combinational                      22.87       23.16      0.6689        46.7       39.18
Clock (Combinational)              4.265       9.463     0.02893       13.76       11.54
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               83.5       34.54       1.125       119.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       83.5       34.54       1.125       119.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.265       9.463     0.02893       13.76       11.54
-----------------------------------------------------------------------------------------
Total                              4.265       9.463     0.02893       13.76       11.54
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1551.14MB/3079.61MB/1657.92MB)


Output file is ./timingReports/fullchip_postCTS.power.
**optDesign ... cpu = 0:38:16, real = 0:38:15, mem = 1529.1M, totSessionCpu=0:40:52 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:38:16, real = 0:38:15, mem = 1523.7M, totSessionCpu=0:40:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=1869.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1869.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1879.6M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1871.6M
** Profile ** DRVs :  cpu=0:00:01.4, mem=1869.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.339  | -0.180  | -0.339  |
|           TNS (ns):| -75.867 | -47.383 | -28.484 |
|    Violating Paths:|   913   |   817   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.916%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1869.6M
**optDesign ... cpu = 0:38:18, real = 0:38:18, mem = 1514.1M, totSessionCpu=0:40:55 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      483  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 503 warning(s), 0 error(s)

#% End ccopt_design (date=03/19 19:17:56, total cpu=0:40:04, real=0:40:04, peak res=1659.8M, current mem=1440.1M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1405.4M, totSessionCpu=0:40:55 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-19 19:18:01 (2023-Mar-20 02:18:01 GMT)
2023-Mar-19 19:18:01 (2023-Mar-20 02:18:01 GMT): 10%
2023-Mar-19 19:18:01 (2023-Mar-20 02:18:01 GMT): 20%

Finished Activity Propagation
2023-Mar-19 19:18:02 (2023-Mar-20 02:18:02 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1465.4M, totSessionCpu=0:41:06 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1828.0M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 630
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 630
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:41:08 mem=1830.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4.17969)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 26917
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:00:14.3 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:00:15.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
Done building hold timer [88560 node(s), 132497 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:00:18.4 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:11.5/0:00:11.4 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1842.18)
Total number of fetched objects 26917
End delay calculation. (MEM=1901.39 CPU=0:00:03.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1901.39 CPU=0:00:04.9 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:41:26 mem=1901.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:18.6 real=0:00:19.0 totSessionCpu=0:41:26 mem=1901.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1901.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1901.4M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1901.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=1901.4M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1901.4M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.339  | -0.180  | -0.339  |
|           TNS (ns):| -75.867 | -47.383 | -28.484 |
|    Violating Paths:|   913   |   817   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.279  | -0.123  | -0.279  |
|           TNS (ns):|-391.760 | -13.799 |-383.066 |
|    Violating Paths:|  5050   |   354   |  4852   |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.916%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1519.3M, totSessionCpu=0:41:29 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:29.1/0:43:19.8 (1.0), mem = 1859.4M
(I,S,L,T): WC_VIEW: 79.6259, 25.0819, 1.06559, 105.773
*info: Run optDesign holdfix with 1 thread.
Info: 78 nets with fixed/cover wires excluded.
Info: 205 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:25.3 real=0:00:26.0 totSessionCpu=0:41:33 mem=2011.3M density=60.916% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2011.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=2011.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2011.3M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2789
      TNS :    -391.7621
      #VP :         5050
  Density :      60.916%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:26.8 real=0:00:27.0 totSessionCpu=0:41:34 mem=2011.3M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2789
      TNS :    -391.7621
      #VP :         5050
  Density :      60.916%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.6 real=0:00:01.0
 accumulated cpu=0:00:27.4 real=0:00:28.0 totSessionCpu=0:41:35 mem=2011.3M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2789
      TNS :    -391.7621
      #VP :         5050
  Density :      60.916%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:27.5 real=0:00:28.0 totSessionCpu=0:41:35 mem=2011.3M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC2459_mem_in_8 (BUFFD1)

    Added inst FE_PHC2460_mem_in_2 (BUFFD1)

    Added inst FE_PHC2461_mem_in_9 (BUFFD1)

    Added inst FE_PHC2462_mem_in_6 (BUFFD1)

    Added inst FE_PHC2463_mem_in_0 (BUFFD1)

    Added inst FE_PHC2464_mem_in_1 (BUFFD1)

    Added inst FE_PHC2465_mem_in_7 (BUFFD1)

    Added inst FE_PHC2466_mem_in_3 (BUFFD1)

    Added inst FE_PHC2467_mem_in_5 (BUFFD1)

    Added inst FE_PHC2468_mem_in_10 (BUFFD1)

    Added inst FE_PHC2469_mem_in_4 (BUFFD1)

    Added inst core_instance/FE_PHC2470_mem_in_20 (BUFFD1)

    Added inst FE_PHC2471_mem_in_11 (BUFFD1)

    Added inst core_instance/FE_PHC2472_mem_in_21 (BUFFD1)

    Added inst FE_PHC2473_mem_in_22 (BUFFD1)

    Added inst FE_PHC2474_mem_in_14 (BUFFD1)

    Added inst FE_PHC2475_mem_in_17 (BUFFD1)

    Added inst FE_PHC2476_mem_in_15 (BUFFD1)

    Added inst FE_PHC2477_mem_in_13 (BUFFD1)

    Added inst FE_PHC2478_mem_in_12 (BUFFD1)

    Added inst core_instance/FE_PHC2479_mem_in_23 (BUFFD1)

    Added inst core_instance/FE_PHC2480_mem_in_25 (CKBD0)

    Added inst core_instance/FE_PHC2481_mem_in_31 (BUFFD1)

    Added inst core_instance/FE_PHC2482_mem_in_28 (BUFFD1)

    Added inst FE_PHC2483_mem_in_24 (BUFFD1)

    Added inst core_instance/FE_PHC2484_mem_in_26 (BUFFD1)

    Added inst FE_PHC2485_mem_in_51 (BUFFD1)

    Added inst FE_PHC2486_mem_in_16 (BUFFD1)

    Added inst core_instance/FE_PHC2487_mem_in_27 (BUFFD1)

    Added inst FE_PHC2488_mem_in_19 (BUFFD1)

    Added inst core_instance/FE_PHC2489_mem_in_33 (BUFFD1)

    Added inst FE_PHC2490_mem_in_18 (BUFFD1)

    Added inst FE_PHC2491_mem_in_34 (BUFFD1)

    Added inst FE_PHC2492_mem_in_30 (BUFFD1)

    Added inst FE_PHC2493_mem_in_32 (BUFFD1)

    Added inst FE_PHC2494_mem_in_29 (BUFFD1)

    Added inst core_instance/FE_PHC2495_mem_in_52 (BUFFD1)

    Added inst FE_PHC2496_mem_in_43 (BUFFD1)

    Added inst core_instance/FE_PHC2497_mem_in_55 (BUFFD1)

    Added inst FE_PHC2498_mem_in_57 (BUFFD1)

    Added inst core_instance/FE_PHC2499_mem_in_35 (BUFFD1)

    Added inst core_instance/FE_PHC2500_mem_in_42 (BUFFD1)

    Added inst FE_PHC2501_mem_in_54 (BUFFD1)

    Added inst core_instance/FE_PHC2502_mem_in_41 (BUFFD1)

    Added inst FE_PHC2503_mem_in_50 (BUFFD1)

    Added inst FE_PHC2504_mem_in_40 (BUFFD1)

    Added inst FE_PHC2505_mem_in_49 (BUFFD1)

    Added inst FE_PHC2506_mem_in_36 (BUFFD1)

    Added inst FE_PHC2507_mem_in_53 (BUFFD1)

    Added inst FE_PHC2508_mem_in_39 (BUFFD1)

    Added inst FE_PHC2509_mem_in_37 (BUFFD1)

    Added inst FE_PHC2510_mem_in_59 (BUFFD1)

    Added inst FE_PHC2511_mem_in_38 (BUFFD1)

    Added inst FE_PHC2512_mem_in_56 (BUFFD1)

    Added inst FE_PHC2513_mem_in_58 (BUFFD1)

    Added inst FE_PHC2514_mem_in_61 (BUFFD1)

    Added inst FE_PHC2515_mem_in_48 (BUFFD1)

    Added inst FE_PHC2516_mem_in_47 (BUFFD1)

    Added inst FE_PHC2517_mem_in_62 (BUFFD1)

    Added inst FE_PHC2518_mem_in_45 (BUFFD1)

    Added inst FE_PHC2519_mem_in_60 (BUFFD1)

    Added inst FE_PHC2520_mem_in_46 (BUFFD1)

    Added inst FE_PHC2521_mem_in_44 (BUFFD1)

    Added inst FE_PHC2522_mem_in_63 (BUFFD1)

    Added inst FE_PHC2523_inst_16 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2524_FE_OFN24_array_out_0 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2525_FE_OFN19_array_out_49 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2526_FE_OFN989_array_out_37 (BUFFD1)

    Added inst FE_PHC2527_inst_7 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2528_inst_10 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC2529_inst_9 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2530_FE_OFN21_array_out_36 (CKBD0)

    Added inst core_instance/FE_PHC2531_inst_6 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2532_n1049 (CKBD0)

    Added inst core_instance/FE_PHC2533_array_out_25 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2534_FE_OFN993_array_out_1 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2535_array_out_24 (CKBD0)

    Added inst FE_PHC2536_inst_11 (CKBD0)

    Added inst FE_PHC2537_inst_8 (CKBD2)

    Added inst core_instance/FE_PHC2538_inst_1 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2539_FE_OFN20_array_out_48 (BUFFD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2540_FE_OFN15_array_out_72 (CKBD0)

    Added inst FE_PHC2541_inst_0 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2542_FE_OFN1164_array_out_52 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2543_FE_OCPN1375_array_out_26 (CKBD2)

    Added inst FE_PHC2544_inst_3 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2545_FE_OCPN1366_array_out_2 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC2546_inst_12 (CKBD0)

    Added inst FE_PHC2547_inst_14 (BUFFD1)

    Added inst core_instance/FE_PHC2548_inst_2 (CKBD0)

    Added inst FE_PHC2549_inst_13 (BUFFD1)

    Added inst FE_PHC2550_inst_15 (BUFFD1)

    Added inst core_instance/FE_PHC2551_reset (CKBD2)

    Added inst core_instance/qmem_instance/FE_PHC2552_n2 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2553_n627 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC2554_FE_OFN14_array_out_84 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2555_FE_OCPN1359_array_out_27 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2556_FE_OFN998_array_out_73 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2557_FE_OFN410_n948 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2558_FE_OFN1024_array_out_38 (CKBD2)

    Added inst core_instance/FE_PHC2559_array_out_85 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2560_n977 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2561_FE_OFN1031_array_out_50 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2562_FE_OFN1162_array_out_51 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2563_FE_OFN1167_array_out_3 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2564_FE_OFN1027_array_out_39 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2565_n977 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2566_FE_OCPN1373_array_out_74 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2567_FE_OFN1161_array_out_53 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2568_FE_OCPN1354_array_out_75 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2569_FE_OCPN1389_array_out_25 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2570_n187 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2571_n193 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2572_n274 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC2573_n256 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2574_n262 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2575_n196 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2576_n188 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2577_n262 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2578_n219 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2579_n237 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2580_n205 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2581_n186 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC2582_n268 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2583_n261 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2584_n208 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2585_n181 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2586_n197 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2587_n209 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2588_fifo_wr_0 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2589_n236 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2590_n260 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2591_n192 (BUFFD1)
    Committed inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC675_n1014, resized cell INVD1 -> cell INVD0
    Committed inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U71, resized cell OR2D1 -> cell OR2D0

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2592_n280 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2593_n134 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2594_n146 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2595_n89 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2596_n122 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2597_n65 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2598_n101 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2599_n77 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1657
      TNS :     -85.2408
      #VP :         1675
      TNS+:     306.5213/143 improved (2.1435 per commit, 78.242%)
  Density :      61.018%
------------------------------------------------------------------------------------------
 141 buffer added (phase total 141, total 141)
 2 inst resized (phase total 2, total 2)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:05.2 real=0:00:05.0
 accumulated cpu=0:00:32.7 real=0:00:33.0 totSessionCpu=0:41:40 mem=2049.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 209 full evals passed out of 209 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC2600_inst_16 (CKBD0)

    Added inst FE_PHC2601_mem_in_8 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2602_array_out_24 (CKBD0)

    Added inst FE_PHC2603_mem_in_9 (CKBD0)

    Added inst FE_PHC2604_mem_in_6 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2605_FE_OFN989_array_out_37 (CKBD2)

    Added inst FE_PHC2606_mem_in_2 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2607_FE_OFN993_array_out_1 (CKBD2)

    Added inst core_instance/qmem_instance/FE_PHC2608_mem_in_25 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2609_mem_in_41 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2610_mem_in_23 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2611_mem_in_35 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2612_mem_in_28 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2613_mem_in_31 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2614_mem_in_33 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2615_mem_in_20 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2616_mem_in_42 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2617_mem_in_55 (CKBD0)

    Added inst FE_PHC2618_mem_in_7 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2619_mem_in_26 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2620_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2621_mem_in_27 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2622_mem_in_52 (CKBD0)

    Added inst FE_PHC2623_inst_7 (CKBD0)

    Added inst core_instance/FE_PHC2624_inst_6 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2625_inst_9 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2626_n978 (CKBD0)

    Added inst FE_PHC2627_mem_in_0 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2628_inst_10 (CKBD0)

    Added inst FE_PHC2629_inst_1 (BUFFD3)

    Added inst FE_PHC2630_inst_11 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2631_FE_OFN1164_array_out_52 (CKBD4)

    Added inst FE_PHC2632_inst_8 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2633_FE_OFN15_array_out_72 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2634_FE_OFN21_array_out_36 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2635_FE_OFN19_array_out_49 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC2636_FE_OFN13_array_out_85 (BUFFD1)

    Added inst FE_PHC2637_inst_0 (BUFFD1)

    Added inst FE_PHC2638_mem_in_5 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2639_array_out_25 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2640_FE_OFN24_array_out_0 (BUFFD8)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2641_FE_OFN425_n1014 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2642_n977 (CKBD0)

    Added inst core_instance/FE_PHC2643_inst_2 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2644_FE_OFN1031_array_out_50 (CKBD2)

    Added inst FE_PHC2645_inst_13 (CKBD0)

    Added inst FE_PHC2646_inst_15 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2647_n997 (CKBD0)

    Added inst FE_PHC2648_inst_14 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2649_FE_OFN1162_array_out_51 (CKBD2)

    Added inst core_instance/FE_PHC2650_reset (BUFFD4)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2651_FE_OCPN1373_array_out_74 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2652_n617 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2653_n192 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC2654_n22 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2655_FE_OCPN1375_array_out_26 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2656_FE_OCPN1359_array_out_27 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2657_fifo_wr_0 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2658_FE_OFN180_n1018 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1447
      TNS :     -61.6401
      #VP :         1375
      TNS+:      23.6007/59 improved (0.4000 per commit, 27.687%)
  Density :      61.067%
------------------------------------------------------------------------------------------
 59 buffer added (phase total 200, total 200)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.8 real=0:00:02.0
 accumulated cpu=0:00:34.6 real=0:00:35.0 totSessionCpu=0:41:42 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 62 full evals passed out of 62 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst core_instance/FE_PHC2659_mem_in_25 (CKBD0)

    Added inst core_instance/FE_PHC2660_mem_in_41 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2661_FE_OFN248_reset (CKBD0)

    Added inst core_instance/FE_PHC2662_mem_in_21 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2663_array_out_24 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2664_mem_in_31 (CKBD0)

    Added inst core_instance/FE_PHC2665_mem_in_42 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2666_mem_in_27 (CKBD0)

    Added inst FE_PHC2667_mem_in_6 (CKBD0)

    Added inst FE_PHC2668_mem_in_9 (CKBD0)

    Added inst FE_PHC2669_inst_16 (CKBD0)

    Added inst FE_PHC2670_mem_in_2 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2671_mem_in_35 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2672_mem_in_33 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2673_mem_in_55 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2674_mem_in_26 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2675_mem_in_23 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2676_mem_in_20 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2677_array_out_25 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2678_mem_in_52 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2679_mem_in_28 (CKBD0)

    Added inst FE_PHC2680_inst_7 (CKBD0)

    Added inst core_instance/FE_PHC2681_inst_6 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2682_inst_10 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2683_inst_9 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2684_FE_OFN989_array_out_37 (BUFFD2)

    Added inst FE_PHC2685_mem_in_0 (CKBD0)

    Added inst FE_PHC2686_mem_in_8 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2687_inst_11 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2688_FE_OFN993_array_out_1 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2689_n997 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2690_n973 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2691_FE_OFN24_array_out_0 (CKBD4)

    Added inst FE_PHC2692_inst_1 (CKBD2)

    Added inst FE_PHC2693_mem_in_5 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2694_FE_DBTN18_reset (BUFFD1)

    Added inst core_instance/FE_PHC2695_inst_2 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2696_inst_8 (CKBD4)

    Added inst FE_PHC2697_inst_0 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2698_n977 (CKBD0)

    Added inst FE_PHC2699_inst_15 (BUFFD1)

    Added inst FE_PHC2700_inst_13 (BUFFD1)

    Added inst FE_PHC2701_inst_14 (BUFFD1)

    Added inst core_instance/FE_PHC2702_reset (BUFFD6)

    Added inst core_instance/psum_mem_instance/FE_PHC2703_n11 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC2704_n22 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2705_n16 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1387
      TNS :     -48.0113
      #VP :         1076
      TNS+:      13.6288/47 improved (0.2900 per commit, 22.110%)
  Density :      61.104%
------------------------------------------------------------------------------------------
 47 buffer added (phase total 247, total 247)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.6 real=0:00:01.0
 accumulated cpu=0:00:36.1 real=0:00:36.0 totSessionCpu=0:41:44 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 49 full evals passed out of 49 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst core_instance/qmem_instance/FE_PHC2706_mem_in_26 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2707_array_out_24 (CKBD0)

    Added inst core_instance/FE_PHC2708_mem_in_25 (CKBD0)

    Added inst core_instance/FE_PHC2709_mem_in_41 (CKBD0)

    Added inst core_instance/FE_PHC2710_mem_in_42 (CKBD0)

    Added inst core_instance/FE_PHC2711_mem_in_21 (CKBD0)

    Added inst FE_PHC2712_inst_16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2713_mem_in_31 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2714_mem_in_55 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2715_mem_in_35 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2716_mem_in_33 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2717_mem_in_20 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2718_mem_in_28 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2719_array_out_25 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2720_mem_in_27 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2721_mem_in_23 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2722_mem_in_52 (CKBD0)

    Added inst FE_PHC2723_inst_7 (CKBD0)

    Added inst core_instance/FE_PHC2724_inst_6 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2725_inst_9 (CKBD0)

    Added inst FE_PHC2726_mem_in_9 (CKBD0)

    Added inst FE_PHC2727_mem_in_8 (CKBD0)

    Added inst FE_PHC2728_mem_in_6 (CKBD0)

    Added inst FE_PHC2729_mem_in_2 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2730_FE_OFN993_array_out_1 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC2731_n22 (CKBD0)

    Added inst FE_PHC2732_inst_11 (CKBD4)

    Added inst FE_PHC2733_inst_10 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2734_FE_OFN24_array_out_0 (CKBD0)

    Added inst FE_PHC2735_inst_1 (BUFFD1)

    Added inst FE_PHC2736_inst_0 (BUFFD1)

    Added inst FE_PHC2737_inst_8 (CKBD1)

    Added inst FE_PHC2738_inst_15 (BUFFD1)

    Added inst FE_PHC2739_inst_13 (BUFFD1)

    Added inst FE_PHC2740_inst_14 (BUFFD1)

    Added inst FE_PHC2741_reset (BUFFD8)

    Added inst core_instance/kmem_instance/FE_PHC2742_FE_DBTN0_N165 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2743_FE_DBTN4_N155 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2744_N190 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2745_N188 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2746_N194 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2747_N161 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2748_N157 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2749_N151 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2750_N163 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2751_n15 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC2752_N197 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2753_N183 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2754_N187 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2755_N185 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1024
      TNS :     -20.0010
      #VP :          679
      TNS+:      28.0103/50 improved (0.5602 per commit, 58.341%)
  Density :      61.143%
------------------------------------------------------------------------------------------
 50 buffer added (phase total 297, total 297)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.4 real=0:00:02.0
 accumulated cpu=0:00:37.5 real=0:00:38.0 totSessionCpu=0:41:45 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 53 full evals passed out of 53 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst core_instance/FE_PHC2756_mem_in_35 (CKBD0)

    Added inst core_instance/FE_PHC2757_mem_in_55 (CKBD0)

    Added inst core_instance/FE_PHC2758_mem_in_25 (CKBD0)

    Added inst core_instance/FE_PHC2759_mem_in_41 (CKBD0)

    Added inst FE_PHC2760_inst_16 (CKBD0)

    Added inst core_instance/FE_PHC2761_mem_in_42 (CKBD0)

    Added inst core_instance/FE_PHC2762_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2763_mem_in_28 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2764_mem_in_27 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2765_mem_in_52 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2766_mem_in_33 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2767_FE_DBTN18_reset (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2768_mem_in_26 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2769_mem_in_31 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2770_mem_in_23 (CKBD0)

    Added inst FE_PHC2771_inst_7 (CKBD0)

    Added inst core_instance/FE_PHC2772_inst_6 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2773_mem_in_20 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2774_array_out_24 (CKBD0)

    Added inst FE_PHC2775_mem_in_9 (CKBD0)

    Added inst FE_PHC2776_mem_in_8 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2777_FE_OFN993_array_out_1 (CKBD0)

    Added inst FE_PHC2778_mem_in_2 (CKBD0)

    Added inst FE_PHC2779_mem_in_6 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2780_N181 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2781_array_out_25 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_PHC2782_FE_OFN247_reset (CKBD0)

    Added inst FE_PHC2783_inst_9 (CKBD4)

    Added inst FE_PHC2784_inst_11 (CKBD2)

    Added inst FE_PHC2785_inst_10 (BUFFD1)

    Added inst FE_PHC2786_inst_15 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC2787_N157 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2788_n33 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2789_n35 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2790_n13 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC2791_n28 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2792_N191 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2793_n22 (CKBD0)
    Committed inst core_instance/psum_mem_instance/U40, resized cell NR2D1 -> cell NR2XD0

    Added inst core_instance/psum_mem_instance/FE_PHC2794_n25 (CKBD0)
    Committed inst core_instance/psum_mem_instance/U142, resized cell ND2D1 -> cell ND2D0
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0808
      TNS :      -5.0503
      #VP :          171
      TNS+:      14.9507/41 improved (0.3647 per commit, 74.750%)
  Density :      61.172%
------------------------------------------------------------------------------------------
 39 buffer added (phase total 336, total 336)
 2 inst resized (phase total 4, total 4)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.0 real=0:00:01.0
 accumulated cpu=0:00:38.5 real=0:00:39.0 totSessionCpu=0:41:46 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 41 full evals passed out of 41 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst core_instance/qmem_instance/FE_PHC2795_mem_in_26 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2796_mem_in_31 (CKBD0)

    Added inst core_instance/FE_PHC2797_mem_in_55 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2798_mem_in_27 (CKBD0)

    Added inst core_instance/FE_PHC2799_mem_in_35 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2800_mem_in_33 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2801_mem_in_21 (CKBD0)

    Added inst FE_PHC2802_inst_16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2803_mem_in_42 (CKBD0)

    Added inst FE_PHC2804_mem_in_9 (CKBD0)

    Added inst FE_PHC2805_mem_in_8 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2806_mem_in_20 (CKBD0)

    Added inst FE_PHC2807_mem_in_6 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2808_mem_in_23 (CKBD0)

    Added inst FE_PHC2809_mem_in_2 (CKBD0)

    Added inst FE_PHC2810_inst_7 (CKBD0)

    Added inst core_instance/FE_PHC2811_mem_in_25 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2812_mem_in_52 (CKBD0)

    Added inst core_instance/FE_PHC2813_mem_in_41 (CKBD0)

    Added inst core_instance/FE_PHC2814_inst_6 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2815_mem_in_28 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2816_n33 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2817_n35 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2818_n32 (CKBD0)

    Added inst FE_PHC2819_inst_9 (CKBD1)

    Added inst FE_PHC2820_reset (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC2821_N189 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_PHC2822_FE_OFN247_reset (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2823_n24 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2824_n27 (CKBD0)
    Committed inst core_instance/psum_mem_instance/FE_PHC2790_n13, resized cell BUFFD1 -> cell CKBD0

    Added inst core_instance/psum_mem_instance/FE_PHC2825_N195 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2826_n996 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2827_n26 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0679
      TNS :      -2.1150
      #VP :           69
      TNS+:       2.9353/34 improved (0.0863 per commit, 58.121%)
  Density :      61.195%
------------------------------------------------------------------------------------------
 33 buffer added (phase total 369, total 369)
 1 inst resized (phase total 5, total 5)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.9 real=0:00:01.0
 accumulated cpu=0:00:39.3 real=0:00:40.0 totSessionCpu=0:41:47 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 35 full evals passed out of 35 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst core_instance/qmem_instance/FE_PHC2828_mem_in_31 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2829_mem_in_27 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2830_mem_in_26 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2831_mem_in_33 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2832_mem_in_55 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2833_mem_in_35 (CKBD0)

    Added inst FE_PHC2834_mem_in_9 (CKBD0)

    Added inst FE_PHC2835_mem_in_8 (CKBD0)

    Added inst FE_PHC2836_mem_in_6 (CKBD0)

    Added inst FE_PHC2837_mem_in_2 (CKBD0)

    Added inst FE_PHC2838_inst_16 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2839_N189 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2840_n26 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2841_n22 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2842_N192 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0663
      TNS :      -1.2490
      #VP :           41
      TNS+:       0.8660/15 improved (0.0577 per commit, 40.946%)
  Density :      61.205%
------------------------------------------------------------------------------------------
 15 buffer added (phase total 384, total 384)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:00:39.7 real=0:00:40.0 totSessionCpu=0:41:47 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 17 full evals passed out of 17 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst core_instance/qmem_instance/FE_PHC2843_mem_in_26 (CKBD0)

    Added inst core_instance/FE_PHC2844_mem_in_33 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2845_mem_in_27 (CKBD0)

    Added inst FE_PHC2846_mem_in_6 (CKBD0)

    Added inst FE_PHC2847_mem_in_8 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2848_mem_in_31 (CKBD0)

    Added inst FE_PHC2849_mem_in_9 (CKBD0)

    Added inst FE_PHC2850_mem_in_2 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2851_n22 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0458
      TNS :      -0.4417
      #VP :           29
      TNS+:       0.8073/9 improved (0.0897 per commit, 64.636%)
  Density :      61.211%
------------------------------------------------------------------------------------------
 9 buffer added (phase total 393, total 393)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:00:39.9 real=0:00:40.0 totSessionCpu=0:41:47 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 9 full evals passed out of 9 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst core_instance/qmem_instance/FE_PHC2852_mem_in_31 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2853_mem_in_26 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2854_mem_in_27 (CKBD0)

    Added inst FE_PHC2855_mem_in_9 (CKBD0)

    Added inst FE_PHC2856_mem_in_2 (CKBD0)

    Added inst FE_PHC2857_mem_in_8 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0453
      TNS :      -0.1663
      #VP :            9
      TNS+:       0.2754/6 improved (0.0459 per commit, 62.350%)
  Density :      61.216%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 399, total 399)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:00:40.1 real=0:00:40.0 totSessionCpu=0:41:48 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 6 full evals passed out of 6 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst core_instance/qmem_instance/FE_PHC2858_mem_in_31 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2859_mem_in_27 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2860_mem_in_26 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0453
      TNS :      -0.1073
      #VP :            5
      TNS+:       0.0590/3 improved (0.0197 per commit, 35.478%)
  Density :      61.218%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 402, total 402)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:00:40.2 real=0:00:41.0 totSessionCpu=0:41:48 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 3 full evals passed out of 3 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst core_instance/qmem_instance/FE_PHC2861_mem_in_26 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2862_mem_in_27 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0453
      TNS :      -0.1041
      #VP :            3
      TNS+:       0.0032/2 improved (0.0016 per commit, 2.982%)
  Density :      61.219%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 404, total 404)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:01.0
 accumulated cpu=0:00:40.4 real=0:00:41.0 totSessionCpu=0:41:48 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...

    Added inst core_instance/qmem_instance/FE_PHC2863_mem_in_27 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0392
      TNS :      -0.0816
      #VP :            3
      TNS+:       0.0225/1 improved (0.0225 per commit, 21.614%)
  Density :      61.220%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 405, total 405)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:40.5 real=0:00:41.0 totSessionCpu=0:41:48 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 13 ...

    Added inst core_instance/qmem_instance/FE_PHC2864_mem_in_27 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0392
      TNS :      -0.0588
      #VP :            2
      TNS+:       0.0228/1 improved (0.0228 per commit, 27.941%)
  Density :      61.221%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 406, total 406)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:40.6 real=0:00:41.0 totSessionCpu=0:41:48 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 14 ...

    Added inst core_instance/qmem_instance/FE_PHC2865_mem_in_27 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 14 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0140
      TNS :      -0.0140
      #VP :            1
      TNS+:       0.0448/1 improved (0.0448 per commit, 76.190%)
  Density :      61.221%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 407, total 407)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:40.7 real=0:00:41.0 totSessionCpu=0:41:48 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 15 ...

    Added inst core_instance/qmem_instance/FE_PHC2866_mem_in_27 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 15 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0002
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0140/1 improved (0.0140 per commit, 100.000%)
  Density :      61.222%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 408, total 408)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:40.8 real=0:00:41.0 totSessionCpu=0:41:48 mem=2042.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================


*info:    Total 408 cells added for Phase I
*info:    Total 5 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2042.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=2042.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2042.4M

*** Finished Core Fixing (fixHold) cpu=0:00:41.7 real=0:00:42.0 totSessionCpu=0:41:49 mem=2042.4M density=61.222% ***

*info:
*info: Added a total of 408 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFFD0' used
*info:          111 cells of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD2' used
*info:            1 cell  of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD4' used
*info:            1 cell  of type 'BUFFD6' used
*info:            2 cells of type 'BUFFD8' used
*info:          254 cells of type 'CKBD0' used
*info:           11 cells of type 'CKBD1' used
*info:           16 cells of type 'CKBD2' used
*info:            9 cells of type 'CKBD4' used
*info:
*info: Total 5 instances resized
*info:       in which 0 FF resizing
*info:

*summary:      5 instances changed cell type
*	:      1 instance  changed cell type from 'BUFFD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'INVD1' to 'INVD0'
*	:      1 instance  changed cell type from 'ND2D1' to 'ND2D0'
*	:      1 instance  changed cell type from 'NR2D1' to 'NR2XD0'
*	:      1 instance  changed cell type from 'OR2D1' to 'OR2D0'
*** Starting refinePlace (0:41:50 mem=2058.4M) ***
Total net bbox length = 3.765e+05 (1.618e+05 2.147e+05) (ext = 5.957e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2058.4MB
Summary Report:
Instances move: 0 (out of 26133 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.765e+05 (1.618e+05 2.147e+05) (ext = 5.957e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2058.4MB
*** Finished refinePlace (0:41:50 mem=2058.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2058.4M)


Density : 0.6122
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2058.4M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=2058.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=2058.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2058.4M
*** Finish Post CTS Hold Fixing (cpu=0:00:43.6 real=0:00:44.0 totSessionCpu=0:41:51 mem=2058.4M density=61.222%) ***
(I,S,L,T): WC_VIEW: 79.9547, 25.7882, 1.07102, 106.814
*** HoldOpt [finish] : cpu/real = 0:00:22.2/0:00:22.2 (1.0), totSession cpu/real = 0:41:51.3/0:43:42.0 (1.0), mem = 2023.4M
**INFO: total 412 insts, 0 nets marked don't touch
**INFO: total 412 insts, 0 nets marked don't touch DB property
**INFO: total 412 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 3.695%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.196 -> -0.196 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.196 -> -0.196 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 3.695%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.196 -> -0.196 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1928.23 MB )
[NR-eGR] Read 3092 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1928.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3092
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 78  Num Prerouted Wires = 20227
[NR-eGR] Read numTotalNets=27308  numIgnoredNets=78
[NR-eGR] There are 127 clock nets ( 127 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27103 
[NR-eGR] Rule id: 1  Nets: 127 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.446600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 127 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 8.535600e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 27064 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.296006e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.01%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        14( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               25( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.56 sec, Real: 0.57 sec, Curr Mem: 1937.04 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1525.6M, totSessionCpu=0:41:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=1892.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1892.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=8.57031)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 27325
End delay calculation. (MEM=0 CPU=0:00:03.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:00:25.3 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:06.6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:08.3/0:00:08.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1900.57)
Total number of fetched objects 27325
End delay calculation. (MEM=1955.78 CPU=0:00:03.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1955.78 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:42:09 mem=1955.8M)
** Profile ** Overall slacks :  cpu=0:00:15.5, mem=1955.8M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1910.8M
** Profile ** DRVs :  cpu=0:00:01.3, mem=1908.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.339  | -0.180  | -0.339  |
|           TNS (ns):| -75.844 | -47.360 | -28.484 |
|    Violating Paths:|   913   |   817   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.001  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.222%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1908.8M
**optDesign ... cpu = 0:01:16, real = 0:01:18, mem = 1560.0M, totSessionCpu=0:42:11 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/19 19:19:14, mem=1489.7M)
% Begin Save ccopt configuration ... (date=03/19 19:19:14, mem=1492.7M)
% End Save ccopt configuration ... (date=03/19 19:19:14, total cpu=0:00:00.3, real=0:00:00.0, peak res=1493.4M, current mem=1493.4M)
% Begin Save netlist data ... (date=03/19 19:19:14, mem=1493.4M)
Writing Binary DB to cts.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/19 19:19:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1493.6M, current mem=1493.6M)
Saving congestion map file cts.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/19 19:19:15, mem=1494.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/19 19:19:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1494.1M, current mem=1494.1M)
Saving /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/19 19:19:15, mem=1494.6M)
% End Save clock tree data ... (date=03/19 19:19:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1494.6M, current mem=1494.6M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/19 19:19:16, mem=1494.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/19 19:19:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1495.1M, current mem=1495.1M)
Saving PG file cts.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1850.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/19 19:19:16, mem=1495.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/19 19:19:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1495.2M, current mem=1495.2M)
% Begin Save routing data ... (date=03/19 19:19:16, mem=1495.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1850.6M) ***
% End Save routing data ... (date=03/19 19:19:17, total cpu=0:00:00.3, real=0:00:01.0, peak res=1495.3M, current mem=1495.3M)
Saving property file cts.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1853.6M) ***
#Saving pin access data to file cts.enc.dat/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/19 19:19:18, mem=1495.6M)
% End Save power constraints data ... (date=03/19 19:19:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1495.7M, current mem=1495.7M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=03/19 19:19:19, total cpu=0:00:03.7, real=0:00:05.0, peak res=1497.2M, current mem=1497.2M)
*** Message Summary: 0 warning(s), 0 error(s)

