m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/dtv782/engr-ece
vhard_block
Z0 !s110 1667503806
!i10b 1
!s100 D;U]2Tk9]AgXa@[SO`m:F2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I`C?7:hXA<ZQQ@Yb:CcH3J1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/dtv782/engr-ece/CME 433/labs/single_cache/simulation/modelsim
Z4 w1667503761
Z5 8/home/dtv782/engr-ece/CME 433/labs/single_cache/simulation/modelsim/Microprocessor.vo
Z6 F/home/dtv782/engr-ece/CME 433/labs/single_cache/simulation/modelsim/Microprocessor.vo
!i122 38
L0 12833 34
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1667503806.000000
Z9 !s107 /home/dtv782/engr-ece/CME 433/labs/single_cache/simulation/modelsim/Microprocessor.vo|
Z10 !s90 -reportprogress|300|-work|work|-stats=none|/home/dtv782/engr-ece/CME 433/labs/single_cache/simulation/modelsim/Microprocessor.vo|
!i113 1
Z11 o-work work
Z12 tCvgOpt 0
vMicroprocessor
R0
!i10b 1
!s100 CGM7GhM9SENWh3P8kgb^53
R1
I5ebfmYL<:Rjo@J<<EkY2e1
R2
R3
R4
R5
R6
!i122 38
L0 32 12800
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
n@microprocessor
vmicroprocessor_tb
R0
!i10b 1
!s100 <=E:R7WDgD1ORONaQf4h52
R1
IThF1L^Ilcm78_;7n1PEWa3
R2
R3
w1667001311
8/home/dtv782/engr-ece/CME 433/labs/single_cache/simulation/modelsim/microprocessor_tb.v
F/home/dtv782/engr-ece/CME 433/labs/single_cache/simulation/modelsim/microprocessor_tb.v
!i122 39
L0 3 66
R7
r1
!s85 0
31
R8
!s107 /home/dtv782/engr-ece/CME 433/labs/single_cache/simulation/modelsim/microprocessor_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/dtv782/engr-ece/CME 433/labs/single_cache/simulation/modelsim/microprocessor_tb.v|
!i113 1
R11
R12
