Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 16 08:02:20 2025
| Host         : LIVM0001000201 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Subsystem_bd_wrapper_timing_summary_routed.rpt -pb Subsystem_bd_wrapper_timing_summary_routed.pb -rpx Subsystem_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Subsystem_bd_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (32)
6. checking no_output_delay (112)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (112)
---------------------------------
 There are 112 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.564        0.000                      0                  176        0.136        0.000                      0                  176       24.600        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                21.564        0.000                      0                  176        0.136        0.000                      0                  176       24.600        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       21.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.564ns  (required time - arrival time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.440ns  (logic 14.186ns (49.881%)  route 14.254ns (50.119%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    16.106    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    18.584 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    19.121    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    19.164 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    19.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    19.617 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.868 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.868    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.917 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.917    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.966 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.966    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.015 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    20.122 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.858 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.905    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    24.297 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.915    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    25.444    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    25.487 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.738 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.738    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.787 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.787    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.836 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.836    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.885 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.885    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.989 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.877    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.997 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.803    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.846 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.846    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    28.033 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.033    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.082 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.082    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.131 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.131    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    28.290 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.537    28.828    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I2_O)        0.120    28.948 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[3].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.948    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[3]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=207, unset)          0.483    50.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                         clock pessimism              0.000    50.483    
                         clock uncertainty           -0.035    50.447    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.065    50.512    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2
  -------------------------------------------------------------------
                         required time                         50.512    
                         arrival time                         -28.948    
  -------------------------------------------------------------------
                         slack                                 21.564    

Slack (MET) :             21.575ns  (required time - arrival time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.445ns  (logic 14.191ns (49.890%)  route 14.254ns (50.110%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    16.106    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    18.584 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    19.121    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    19.164 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    19.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    19.617 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.868 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.868    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.917 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.917    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.966 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.966    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.015 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    20.122 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.858 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.905    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    24.297 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.915    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    25.444    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    25.487 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.738 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.738    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.787 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.787    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.836 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.836    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.885 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.885    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.989 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.877    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.997 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.803    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.846 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.846    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    28.033 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.033    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.082 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.082    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.131 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.131    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    28.290 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.537    28.828    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I2_O)        0.125    28.953 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[4].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.953    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[4]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=207, unset)          0.483    50.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
                         clock pessimism              0.000    50.483    
                         clock uncertainty           -0.035    50.447    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.081    50.528    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                         -28.953    
  -------------------------------------------------------------------
                         slack                                 21.575    

Slack (MET) :             21.576ns  (required time - arrival time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.427ns  (logic 14.186ns (49.904%)  route 14.241ns (50.096%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    16.106    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    18.584 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    19.121    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    19.164 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    19.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    19.617 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.868 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.868    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.917 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.917    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.966 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.966    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.015 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    20.122 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.858 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.905    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    24.297 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.915    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    25.444    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    25.487 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.738 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.738    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.787 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.787    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.836 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.836    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.885 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.885    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.989 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.877    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.997 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.803    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.846 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.846    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    28.033 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.033    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.082 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.082    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.131 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.131    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    28.290 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.524    28.815    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I2_O)        0.120    28.935 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[1].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.935    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[1]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=207, unset)          0.483    50.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
                         clock pessimism              0.000    50.483    
                         clock uncertainty           -0.035    50.447    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.064    50.511    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2
  -------------------------------------------------------------------
                         required time                         50.511    
                         arrival time                         -28.935    
  -------------------------------------------------------------------
                         slack                                 21.576    

Slack (MET) :             21.593ns  (required time - arrival time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.427ns  (logic 14.186ns (49.904%)  route 14.241ns (50.096%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    16.106    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    18.584 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    19.121    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    19.164 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    19.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    19.617 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.868 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.868    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.917 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.917    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.966 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.966    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.015 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    20.122 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.858 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.905    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    24.297 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.915    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    25.444    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    25.487 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.738 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.738    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.787 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.787    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.836 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.836    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.885 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.885    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.989 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.877    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.997 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.803    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.846 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.846    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    28.033 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.033    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.082 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.082    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.131 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.131    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    28.290 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.524    28.815    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I2_O)        0.120    28.935 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[2].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.935    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[2]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=207, unset)          0.483    50.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
                         clock pessimism              0.000    50.483    
                         clock uncertainty           -0.035    50.447    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.081    50.528    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                         -28.935    
  -------------------------------------------------------------------
                         slack                                 21.593    

Slack (MET) :             21.662ns  (required time - arrival time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.341ns  (logic 14.186ns (50.055%)  route 14.155ns (49.945%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    16.106    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    18.584 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    19.121    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    19.164 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    19.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    19.617 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.868 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.868    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.917 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.917    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.966 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.966    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.015 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    20.122 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.858 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.905    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    24.297 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.915    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    25.444    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    25.487 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.738 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.738    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.787 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.787    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.836 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.836    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.885 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.885    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.989 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.877    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.997 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.803    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.846 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.846    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    28.033 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.033    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.082 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.082    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.131 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.131    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    28.290 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.438    28.729    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y88         LUT3 (Prop_lut3_I2_O)        0.120    28.849 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[11].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.849    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[11]
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=207, unset)          0.483    50.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
                         clock pessimism              0.000    50.483    
                         clock uncertainty           -0.035    50.447    
    SLICE_X16Y88         FDRE (Setup_fdre_C_D)        0.064    50.511    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2
  -------------------------------------------------------------------
                         required time                         50.511    
                         arrival time                         -28.849    
  -------------------------------------------------------------------
                         slack                                 21.662    

Slack (MET) :             21.667ns  (required time - arrival time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.337ns  (logic 14.186ns (50.062%)  route 14.151ns (49.938%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    16.106    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    18.584 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    19.121    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    19.164 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    19.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    19.617 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.868 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.868    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.917 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.917    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.966 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.966    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.015 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    20.122 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.858 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.905    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    24.297 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.915    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    25.444    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    25.487 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.738 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.738    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.787 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.787    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.836 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.836    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.885 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.885    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.989 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.877    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.997 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.803    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.846 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.846    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    28.033 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.033    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.082 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.082    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.131 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.131    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    28.290 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.434    28.725    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y88         LUT3 (Prop_lut3_I2_O)        0.120    28.845 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[13].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.845    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[13]
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=207, unset)          0.483    50.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
                         clock pessimism              0.000    50.483    
                         clock uncertainty           -0.035    50.447    
    SLICE_X16Y88         FDRE (Setup_fdre_C_D)        0.065    50.512    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2
  -------------------------------------------------------------------
                         required time                         50.512    
                         arrival time                         -28.845    
  -------------------------------------------------------------------
                         slack                                 21.667    

Slack (MET) :             21.674ns  (required time - arrival time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.331ns  (logic 14.172ns (50.023%)  route 14.159ns (49.977%))
  Logic Levels:           67  (CARRY4=42 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    16.106    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    18.584 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    19.121    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    19.164 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    19.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    19.617 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.868 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.868    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.917 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.917    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.966 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.966    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.015 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    20.122 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.858 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.905    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    24.297 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.915    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    25.444    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    25.487 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.738 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.738    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.787 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.787    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.836 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.836    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.885 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.885    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.989 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.877    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.997 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.803    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.846 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.846    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    28.033 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.033    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.082 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.082    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.131 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.131    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    28.276 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.443    28.719    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/core_s[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I1_O)        0.120    28.839 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[5].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.839    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[5]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=207, unset)          0.483    50.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/C
                         clock pessimism              0.000    50.483    
                         clock uncertainty           -0.035    50.447    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.066    50.513    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2
  -------------------------------------------------------------------
                         required time                         50.513    
                         arrival time                         -28.839    
  -------------------------------------------------------------------
                         slack                                 21.674    

Slack (MET) :             21.678ns  (required time - arrival time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.342ns  (logic 14.191ns (50.071%)  route 14.151ns (49.929%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    16.106    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    18.584 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    19.121    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    19.164 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    19.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    19.617 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.868 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.868    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.917 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.917    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.966 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.966    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.015 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    20.122 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.858 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.905    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    24.297 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.915    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    25.444    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    25.487 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.738 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.738    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.787 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.787    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.836 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.836    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.885 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.885    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.989 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.877    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.997 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.803    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.846 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.846    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    28.033 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.033    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.082 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.082    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.131 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.131    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    28.290 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.434    28.725    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.850 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[14].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.850    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[14]
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=207, unset)          0.483    50.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                         clock pessimism              0.000    50.483    
                         clock uncertainty           -0.035    50.447    
    SLICE_X16Y88         FDRE (Setup_fdre_C_D)        0.081    50.528    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                         -28.850    
  -------------------------------------------------------------------
                         slack                                 21.678    

Slack (MET) :             21.679ns  (required time - arrival time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.341ns  (logic 14.186ns (50.055%)  route 14.155ns (49.945%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    16.106    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    18.584 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    19.121    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    19.164 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    19.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    19.617 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.868 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.868    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.917 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.917    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.966 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.966    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.015 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    20.122 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.858 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.905    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    24.297 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.915    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    25.444    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    25.487 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.738 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.738    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.787 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.787    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.836 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.836    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.885 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.885    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.989 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.877    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.997 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.803    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.846 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.846    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    28.033 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.033    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.082 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.082    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.131 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.131    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    28.290 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.438    28.729    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y88         LUT3 (Prop_lut3_I2_O)        0.120    28.849 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[12].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.849    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[12]
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=207, unset)          0.483    50.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
                         clock pessimism              0.000    50.483    
                         clock uncertainty           -0.035    50.447    
    SLICE_X16Y88         FDRE (Setup_fdre_C_D)        0.081    50.528    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                         -28.849    
  -------------------------------------------------------------------
                         slack                                 21.679    

Slack (MET) :             21.684ns  (required time - arrival time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        28.336ns  (logic 14.177ns (50.032%)  route 14.159ns (49.968%))
  Logic Levels:           67  (CARRY4=42 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    16.106    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    18.584 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    19.121    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    19.164 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    19.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    19.617 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.868 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.868    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.917 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.917    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.966 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.966    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    20.015 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    20.122 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.858 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.905    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    24.297 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.915    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    25.444    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    25.487 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.738 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.738    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.787 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.787    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.836 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.836    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.885 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.885    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.989 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.877    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.997 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.803    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.846 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.846    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    28.033 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.033    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.082 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.082    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.131 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.131    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    28.276 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.443    28.719    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/core_s[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I1_O)        0.125    28.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[6].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.844    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[6]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                                                      0.000    50.000 r  clk (IN)
                         net (fo=207, unset)          0.483    50.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
                         clock pessimism              0.000    50.483    
                         clock uncertainty           -0.035    50.447    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.081    50.528    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                         -28.844    
  -------------------------------------------------------------------
                         slack                                 21.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.234%)  route 0.091ns (47.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X13Y101        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.100     0.396 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/Q
                         net (fo=2, routed)           0.091     0.488    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[13]
    SLICE_X12Y101        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y101        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
                         clock pessimism              0.000     0.312    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.040     0.352    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.806%)  route 0.093ns (48.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X15Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.100     0.396 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/Q
                         net (fo=2, routed)           0.093     0.489    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[1]
    SLICE_X14Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X14Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
                         clock pessimism              0.000     0.312    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.040     0.352    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.125%)  route 0.092ns (47.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X13Y96         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.100     0.396 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=2, routed)           0.092     0.488    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X12Y95         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y95         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.000     0.312    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.037     0.349    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.316%)  route 0.092ns (43.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.118     0.414 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/Q
                         net (fo=2, routed)           0.092     0.506    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[12]
    SLICE_X12Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
                         clock pessimism              0.000     0.312    
    SLICE_X12Y102        FDRE (Hold_fdre_C_D)         0.045     0.357    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.858%)  route 0.109ns (52.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X11Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.100     0.396 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=2, routed)           0.109     0.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[14]
    SLICE_X11Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X11Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                         clock pessimism              0.000     0.312    
    SLICE_X11Y102        FDRE (Hold_fdre_C_D)         0.043     0.355    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.858%)  route 0.109ns (52.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X13Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.100     0.396 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/Q
                         net (fo=2, routed)           0.109     0.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[3]
    SLICE_X12Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                         clock pessimism              0.000     0.312    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.042     0.354    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.232%)  route 0.092ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y101        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.118     0.414 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/Q
                         net (fo=2, routed)           0.092     0.506    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[5]
    SLICE_X12Y100        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y100        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/C
                         clock pessimism              0.000     0.312    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.042     0.354    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.901%)  route 0.109ns (52.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X21Y101        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y101        FDRE (Prop_fdre_C_Q)         0.100     0.396 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/Q
                         net (fo=2, routed)           0.109     0.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2_0[5]
    SLICE_X21Y101        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X21Y101        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/C
                         clock pessimism              0.000     0.312    
    SLICE_X21Y101        FDRE (Hold_fdre_C_D)         0.040     0.352    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.316%)  route 0.092ns (43.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y100        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.118     0.414 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/Q
                         net (fo=2, routed)           0.092     0.506    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[4]
    SLICE_X12Y100        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y100        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
                         clock pessimism              0.000     0.312    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.040     0.352    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.118ns (55.969%)  route 0.093ns (44.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y95         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.118     0.414 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/Q
                         net (fo=2, routed)           0.093     0.507    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2_0[2]
    SLICE_X13Y95         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X13Y95         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
                         clock pessimism              0.000     0.312    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.040     0.352    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         50.000      49.250     SLICE_X16Y88   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
Min Period        n/a     FDRE/C   n/a            0.750         50.000      49.250     SLICE_X16Y88   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
Min Period        n/a     FDRE/C   n/a            0.750         50.000      49.250     SLICE_X16Y86   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
Min Period        n/a     FDRE/C   n/a            0.750         50.000      49.250     SLICE_X16Y86   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
Min Period        n/a     FDRE/C   n/a            0.750         50.000      49.250     SLICE_X16Y86   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
Min Period        n/a     FDRE/C   n/a            0.750         50.000      49.250     SLICE_X16Y87   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
Min Period        n/a     FDRE/C   n/a            0.750         50.000      49.250     SLICE_X16Y87   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].fde_used.u2/C
Min Period        n/a     FDRE/C   n/a            0.750         50.000      49.250     SLICE_X18Y97   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
Min Period        n/a     FDRE/C   n/a            0.750         50.000      49.250     SLICE_X15Y98   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
Min Period        n/a     FDRE/C   n/a            0.750         50.000      49.250     SLICE_X16Y95   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X16Y88   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X16Y88   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X16Y88   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X16Y88   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X16Y86   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X16Y86   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X16Y86   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X16Y86   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X16Y86   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X16Y86   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X12Y99   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X12Y99   Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X11Y102  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X11Y102  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X11Y102  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X11Y102  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X12Y102  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X12Y102  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X13Y101  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X13Y101  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            gateway_out5[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.651ns  (logic 7.150ns (45.683%)  route 8.501ns (54.317%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.531    15.014    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y91         LUT3 (Prop_lut3_I2_O)        0.129    15.143 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[3]_INST_0/O
                         net (fo=1, unset)            0.508    15.651    gateway_out5[3]
                                                                      r  gateway_out5[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            gateway_out5[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.647ns  (logic 7.145ns (45.663%)  route 8.502ns (54.337%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.532    15.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y91         LUT3 (Prop_lut3_I2_O)        0.124    15.139 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[2]_INST_0/O
                         net (fo=1, unset)            0.508    15.647    gateway_out5[2]
                                                                      r  gateway_out5[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            gateway_out5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.642ns  (logic 7.140ns (45.646%)  route 8.502ns (54.354%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.532    15.015    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y91         LUT3 (Prop_lut3_I2_O)        0.119    15.134 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[0]_INST_0/O
                         net (fo=1, unset)            0.508    15.642    gateway_out5[0]
                                                                      r  gateway_out5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            gateway_out5[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.641ns  (logic 7.140ns (45.649%)  route 8.501ns (54.351%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.531    15.014    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y91         LUT3 (Prop_lut3_I2_O)        0.119    15.133 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[1]_INST_0/O
                         net (fo=1, unset)            0.508    15.641    gateway_out5[1]
                                                                      r  gateway_out5[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            gateway_out5[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.626ns  (logic 7.150ns (45.756%)  route 8.476ns (54.244%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.506    14.989    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.129    15.118 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[6]_INST_0/O
                         net (fo=1, unset)            0.508    15.626    gateway_out5[6]
                                                                      r  gateway_out5[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            gateway_out5[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.622ns  (logic 7.145ns (45.736%)  route 8.477ns (54.264%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, unset)            0.508    15.622    gateway_out5[7]
                                                                      r  gateway_out5[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            gateway_out5[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.617ns  (logic 7.140ns (45.718%)  route 8.477ns (54.282%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.119    15.109 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[4]_INST_0/O
                         net (fo=1, unset)            0.508    15.617    gateway_out5[4]
                                                                      r  gateway_out5[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            gateway_out5[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.616ns  (logic 7.140ns (45.721%)  route 8.476ns (54.279%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.506    14.989    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.119    15.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[5]_INST_0/O
                         net (fo=1, unset)            0.508    15.616    gateway_out5[5]
                                                                      r  gateway_out5[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            gateway_out5[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.572ns  (logic 7.090ns (45.532%)  route 8.482ns (54.468%))
  Logic Levels:           42  (CARRY4=27 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.433 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.511    14.945    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/core_s[12]
    SLICE_X19Y93         LUT3 (Prop_lut3_I0_O)        0.119    15.064 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[12]_INST_0/O
                         net (fo=1, unset)            0.508    15.572    gateway_out5[12]
                                                                      r  gateway_out5[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            gateway_out5[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.532ns  (logic 7.152ns (46.047%)  route 8.380ns (53.953%))
  Logic Levels:           42  (CARRY4=27 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    14.483 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.410    14.893    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/core_s[13]
    SLICE_X19Y93         LUT3 (Prop_lut3_I0_O)        0.131    15.024 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[13]_INST_0/O
                         net (fo=1, unset)            0.508    15.532    gateway_out5[13]
                                                                      r  gateway_out5[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gateway_in1[0]
                            (input port)
  Destination:            gateway_out6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in1[0] (IN)
                         net (fo=1, unset)            0.296     0.296    gateway_out6[0]
                                                                      r  gateway_out6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in1[10]
                            (input port)
  Destination:            gateway_out6[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in1[10] (IN)
                         net (fo=1, unset)            0.296     0.296    gateway_out6[10]
                                                                      r  gateway_out6[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in1[11]
                            (input port)
  Destination:            gateway_out6[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in1[11] (IN)
                         net (fo=1, unset)            0.296     0.296    gateway_out6[11]
                                                                      r  gateway_out6[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in1[12]
                            (input port)
  Destination:            gateway_out6[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in1[12] (IN)
                         net (fo=1, unset)            0.296     0.296    gateway_out6[12]
                                                                      r  gateway_out6[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in1[13]
                            (input port)
  Destination:            gateway_out6[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in1[13] (IN)
                         net (fo=1, unset)            0.296     0.296    gateway_out6[13]
                                                                      r  gateway_out6[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in1[14]
                            (input port)
  Destination:            gateway_out6[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in1[14] (IN)
                         net (fo=1, unset)            0.296     0.296    gateway_out6[14]
                                                                      r  gateway_out6[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in1[15]
                            (input port)
  Destination:            gateway_out6[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in1[15] (IN)
                         net (fo=2, unset)            0.296     0.296    gateway_out6[15]
                                                                      r  gateway_out6[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in1[1]
                            (input port)
  Destination:            gateway_out6[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in1[1] (IN)
                         net (fo=1, unset)            0.296     0.296    gateway_out6[1]
                                                                      r  gateway_out6[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in1[2]
                            (input port)
  Destination:            gateway_out6[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in1[2] (IN)
                         net (fo=1, unset)            0.296     0.296    gateway_out6[2]
                                                                      r  gateway_out6[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gateway_in1[3]
                            (input port)
  Destination:            gateway_out6[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in1[3] (IN)
                         net (fo=1, unset)            0.296     0.296    gateway_out6[3]
                                                                      r  gateway_out6[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out5[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.770ns  (logic 7.292ns (46.239%)  route 8.478ns (53.761%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.531    15.641    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y91         LUT3 (Prop_lut3_I2_O)        0.129    15.770 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[3]_INST_0/O
                         net (fo=1, unset)            0.508    16.278    gateway_out5[3]
                                                                      r  gateway_out5[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out5[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.766ns  (logic 7.287ns (46.219%)  route 8.479ns (53.781%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.532    15.642    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y91         LUT3 (Prop_lut3_I2_O)        0.124    15.766 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[2]_INST_0/O
                         net (fo=1, unset)            0.508    16.274    gateway_out5[2]
                                                                      r  gateway_out5[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.761ns  (logic 7.282ns (46.202%)  route 8.479ns (53.798%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.532    15.642    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y91         LUT3 (Prop_lut3_I2_O)        0.119    15.761 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[0]_INST_0/O
                         net (fo=1, unset)            0.508    16.269    gateway_out5[0]
                                                                      r  gateway_out5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out5[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.760ns  (logic 7.282ns (46.205%)  route 8.478ns (53.795%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.531    15.641    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y91         LUT3 (Prop_lut3_I2_O)        0.119    15.760 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[1]_INST_0/O
                         net (fo=1, unset)            0.508    16.268    gateway_out5[1]
                                                                      r  gateway_out5[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out5[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.745ns  (logic 7.292ns (46.312%)  route 8.453ns (53.688%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.506    15.616    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.129    15.745 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[6]_INST_0/O
                         net (fo=1, unset)            0.508    16.253    gateway_out5[6]
                                                                      r  gateway_out5[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out5[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.741ns  (logic 7.287ns (46.292%)  route 8.454ns (53.708%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.741 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, unset)            0.508    16.249    gateway_out5[7]
                                                                      r  gateway_out5[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out5[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.736ns  (logic 7.282ns (46.275%)  route 8.454ns (53.725%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    15.617    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.119    15.736 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[4]_INST_0/O
                         net (fo=1, unset)            0.508    16.244    gateway_out5[4]
                                                                      r  gateway_out5[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out5[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.735ns  (logic 7.282ns (46.278%)  route 8.453ns (53.722%))
  Logic Levels:           43  (CARRY4=28 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.008 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.008    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.110 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.506    15.616    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.119    15.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[5]_INST_0/O
                         net (fo=1, unset)            0.508    16.243    gateway_out5[5]
                                                                      r  gateway_out5[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out5[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.690ns  (logic 7.232ns (46.092%)  route 8.458ns (53.908%))
  Logic Levels:           42  (CARRY4=27 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    15.060 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.511    15.571    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/core_s[12]
    SLICE_X19Y93         LUT3 (Prop_lut3_I0_O)        0.119    15.690 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[12]_INST_0/O
                         net (fo=1, unset)            0.508    16.198    gateway_out5[12]
                                                                      r  gateway_out5[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out5[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.651ns  (logic 7.294ns (46.605%)  route 8.357ns (53.395%))
  Logic Levels:           42  (CARRY4=27 DSP48E1=1 LUT2=5 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y87         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=3, routed)           0.485     1.247    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[7]_P[6])
                                                      2.280     3.527 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     4.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.102 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     4.619    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.662 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.662    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.900    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.950 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.000 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.000    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.050 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.157 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.840    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.962 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     6.306    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.568 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.568    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.713 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     7.254    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     7.374 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.780    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.906 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     8.152 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.152    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     8.299 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.906    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     9.031 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     9.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     9.333 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.333    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     9.590 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.590    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.639 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.639    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.688 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.688    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.737 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.737    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.841 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736    10.577    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    11.199    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    11.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    11.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.588 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.588    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.637 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.637    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.686 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.686    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.735 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.735    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.839 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    12.351    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    12.471 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.899    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.942 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.942    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    13.180 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.180    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.230 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.230    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.280 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.280    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.330 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.330    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.432 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    14.032    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    14.156 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    14.541    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.670    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.908 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.908    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.958 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.958    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    15.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.410    15.520    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/core_s[13]
    SLICE_X19Y93         LUT3 (Prop_lut3_I0_O)        0.131    15.651 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[13]_INST_0/O
                         net (fo=1, unset)            0.508    16.159    gateway_out5[13]
                                                                      r  gateway_out5[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out3[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.091ns (23.491%)  route 0.296ns (76.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X23Y98         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y98         FDRE (Prop_fdre_C_Q)         0.091     0.387 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/Q
                         net (fo=3, unset)            0.296     0.684    gateway_out3[12]
                                                                      r  gateway_out3[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out3[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.091ns (23.491%)  route 0.296ns (76.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X23Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.091     0.387 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=3, unset)            0.296     0.684    gateway_out3[14]
                                                                      r  gateway_out3[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.091ns (23.491%)  route 0.296ns (76.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X23Y96         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_fdre_C_Q)         0.091     0.387 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/Q
                         net (fo=3, unset)            0.296     0.684    gateway_out3[2]
                                                                      r  gateway_out3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.091ns (23.491%)  route 0.296ns (76.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X23Y96         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_fdre_C_Q)         0.091     0.387 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/Q
                         net (fo=3, unset)            0.296     0.684    gateway_out3[4]
                                                                      r  gateway_out3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out3[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.091ns (23.491%)  route 0.296ns (76.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X23Y97         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y97         FDRE (Prop_fdre_C_Q)         0.091     0.387 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/Q
                         net (fo=3, unset)            0.296     0.684    gateway_out3[6]
                                                                      r  gateway_out3[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out3[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.091ns (23.491%)  route 0.296ns (76.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X23Y97         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y97         FDRE (Prop_fdre_C_Q)         0.091     0.387 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/Q
                         net (fo=3, unset)            0.296     0.684    gateway_out3[8]
                                                                      r  gateway_out3[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out3[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.091ns (23.491%)  route 0.296ns (76.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X23Y98         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y98         FDRE (Prop_fdre_C_Q)         0.091     0.387 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].fde_used.u2/Q
                         net (fo=3, unset)            0.296     0.684    gateway_out3[9]
                                                                      r  gateway_out3[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out4[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.091ns (23.491%)  route 0.296ns (76.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X15Y98         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.091     0.387 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=3, unset)            0.296     0.684    gateway_out4[14]
                                                                      r  gateway_out4[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.100ns (25.229%)  route 0.296ns (74.771%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X15Y104        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.100     0.396 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/Q
                         net (fo=6, unset)            0.296     0.693    gateway_out1[15]
                                                                      r  gateway_out1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gateway_out2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.100ns (25.229%)  route 0.296ns (74.771%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X19Y96         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_fdre_C_Q)         0.100     0.396 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=3, unset)            0.296     0.693    gateway_out2[0]
                                                                      r  gateway_out2[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.326ns  (logic 14.049ns (49.598%)  route 14.277ns (50.402%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    15.479    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    17.957 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    18.494    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    18.537 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    18.947    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    18.990 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.241 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.290 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.339 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.339    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.388 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.388    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    19.495 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.231 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.278    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    23.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.288    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    24.817    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.860 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.860    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.111 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.111    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.160 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.160    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.209 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.209    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.258 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.258    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.362 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.250    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.370 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.177    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.220 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.220    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    27.407 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.407    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.456 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.456    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.505 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    27.664 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.537    28.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I2_O)        0.125    28.326 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[4].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.326    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[4]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.483     0.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.321ns  (logic 14.044ns (49.589%)  route 14.277ns (50.411%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    15.479    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    17.957 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    18.494    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    18.537 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    18.947    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    18.990 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.241 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.290 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.339 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.339    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.388 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.388    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    19.495 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.231 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.278    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    23.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.288    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    24.817    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.860 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.860    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.111 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.111    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.160 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.160    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.209 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.209    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.258 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.258    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.362 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.250    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.370 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.177    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.220 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.220    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    27.407 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.407    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.456 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.456    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.505 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    27.664 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.537    28.201    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I2_O)        0.120    28.321 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[3].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.321    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[3]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.483     0.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.308ns  (logic 14.044ns (49.612%)  route 14.264ns (50.388%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    15.479    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    17.957 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    18.494    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    18.537 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    18.947    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    18.990 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.241 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.290 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.339 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.339    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.388 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.388    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    19.495 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.231 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.278    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    23.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.288    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    24.817    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.860 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.860    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.111 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.111    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.160 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.160    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.209 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.209    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.258 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.258    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.362 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.250    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.370 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.177    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.220 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.220    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    27.407 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.407    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.456 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.456    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.505 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    27.664 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.524    28.188    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I2_O)        0.120    28.308 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[1].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.308    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[1]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.483     0.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.308ns  (logic 14.044ns (49.612%)  route 14.264ns (50.388%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    15.479    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    17.957 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    18.494    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    18.537 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    18.947    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    18.990 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.241 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.290 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.339 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.339    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.388 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.388    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    19.495 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.231 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.278    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    23.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.288    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    24.817    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.860 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.860    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.111 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.111    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.160 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.160    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.209 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.209    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.258 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.258    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.362 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.250    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.370 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.177    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.220 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.220    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    27.407 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.407    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.456 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.456    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.505 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    27.664 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.524    28.188    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I2_O)        0.120    28.308 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[2].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.308    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[2]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.483     0.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.223ns  (logic 14.049ns (49.779%)  route 14.174ns (50.221%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    15.479    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    17.957 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    18.494    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    18.537 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    18.947    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    18.990 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.241 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.290 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.339 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.339    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.388 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.388    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    19.495 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.231 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.278    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    23.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.288    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    24.817    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.860 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.860    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.111 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.111    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.160 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.160    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.209 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.209    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.258 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.258    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.362 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.250    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.370 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.177    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.220 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.220    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    27.407 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.407    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.456 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.456    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.505 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    27.664 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.434    28.098    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.223 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[14].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.223    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[14]
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.483     0.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.222ns  (logic 14.044ns (49.763%)  route 14.178ns (50.237%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    15.479    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    17.957 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    18.494    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    18.537 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    18.947    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    18.990 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.241 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.290 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.339 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.339    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.388 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.388    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    19.495 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.231 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.278    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    23.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.288    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    24.817    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.860 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.860    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.111 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.111    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.160 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.160    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.209 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.209    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.258 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.258    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.362 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.250    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.370 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.177    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.220 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.220    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    27.407 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.407    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.456 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.456    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.505 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    27.664 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.438    28.102    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y88         LUT3 (Prop_lut3_I2_O)        0.120    28.222 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[11].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.222    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[11]
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.483     0.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.222ns  (logic 14.044ns (49.763%)  route 14.178ns (50.237%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    15.479    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    17.957 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    18.494    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    18.537 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    18.947    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    18.990 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.241 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.290 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.339 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.339    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.388 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.388    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    19.495 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.231 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.278    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    23.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.288    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    24.817    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.860 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.860    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.111 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.111    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.160 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.160    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.209 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.209    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.258 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.258    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.362 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.250    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.370 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.177    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.220 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.220    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    27.407 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.407    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.456 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.456    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.505 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    27.664 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.438    28.102    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y88         LUT3 (Prop_lut3_I2_O)        0.120    28.222 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[12].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.222    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[12]
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.483     0.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.218ns  (logic 14.044ns (49.770%)  route 14.174ns (50.230%))
  Logic Levels:           68  (CARRY4=43 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    15.479    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    17.957 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    18.494    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    18.537 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    18.947    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    18.990 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.241 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.290 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.339 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.339    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.388 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.388    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    19.495 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.231 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.278    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    23.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.288    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    24.817    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.860 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.860    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.111 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.111    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.160 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.160    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.209 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.209    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.258 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.258    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.362 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.250    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.370 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.177    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.220 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.220    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    27.407 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.407    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.456 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.456    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.505 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.110    27.664 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=16, routed)          0.434    28.098    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/d[15]
    SLICE_X16Y88         LUT3 (Prop_lut3_I2_O)        0.120    28.218 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[13].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.218    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[13]
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.483     0.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y88         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.217ns  (logic 14.035ns (49.739%)  route 14.182ns (50.261%))
  Logic Levels:           67  (CARRY4=42 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    15.479    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    17.957 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    18.494    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    18.537 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    18.947    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    18.990 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.241 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.290 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.339 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.339    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.388 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.388    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    19.495 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.231 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.278    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    23.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.288    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    24.817    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.860 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.860    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.111 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.111    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.160 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.160    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.209 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.209    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.258 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.258    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.362 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.250    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.370 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.177    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.220 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.220    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    27.407 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.407    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.456 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.456    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.505 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    27.650 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.443    28.092    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/core_s[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I1_O)        0.125    28.217 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[6].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.217    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[6]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.483     0.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.212ns  (logic 14.030ns (49.730%)  route 14.182ns (50.270%))
  Logic Levels:           67  (CARRY4=42 DSP48E1=3 LUT1=1 LUT2=6 LUT3=7 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.508     0.508    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      2.392     2.900 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[6]
                         net (fo=1, routed)           0.533     3.433    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/tmp_p[6]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     3.476 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2/O
                         net (fo=1, routed)           0.517     3.992    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.035 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     4.035    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.273 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.323 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.323    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__0_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.373 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.373    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.423 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.683     5.213    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/inp_carry__3_n_1
    SLICE_X11Y93         LUT5 (Prop_lut5_I1_O)        0.122     5.335 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult/comp0.core_instance0_i_8/O
                         net (fo=2, routed)           0.344     5.679    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.941 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.941    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.086 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.541     6.628    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/core_s[15]
    SLICE_X10Y93         LUT3 (Prop_lut3_I1_O)        0.120     6.748 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub/comp0.core_instance0_i_22/O
                         net (fo=1, routed)           0.405     7.153    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X8Y97          LUT2 (Prop_lut2_I0_O)        0.126     7.279 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.525 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.525    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     7.672 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.607     8.279    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/core_s[15]
    SLICE_X10Y95         LUT3 (Prop_lut3_I1_O)        0.125     8.404 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub2/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.170     8.574    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.132     8.706 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     8.706    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.963 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.963    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.012 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.012    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.061 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.061    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.110 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.110    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.214 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.736     9.950    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/B[15]
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.129    10.079 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub4/comp0.core_instance0_i_30/O
                         net (fo=1, routed)           0.493    10.572    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.132    10.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    10.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.961 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.961    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.010 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.010    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.059 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.059    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.108 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.212 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.512    11.724    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/B[15]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.120    11.844 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub6/comp0.core_instance0_i_31/O
                         net (fo=1, routed)           0.428    12.273    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X14Y89         LUT2 (Prop_lut2_I0_O)        0.043    12.316 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.316    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.554 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.554    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.604 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.604    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.654 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.654    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.704 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.704    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.806 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=17, routed)          0.600    13.406    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/S[0]
    SLICE_X17Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub8/gateway_out7[4]_INST_0/O
                         net (fo=1, routed)           0.385    13.914    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X18Y92         LUT2 (Prop_lut2_I0_O)        0.129    14.043 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.043    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    14.281 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.281    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.331    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.381 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.381    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    14.483 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=30, routed)          0.507    14.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/S[0]
    SLICE_X19Y92         LUT3 (Prop_lut3_I2_O)        0.124    15.114 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub10/gateway_out5[7]_INST_0/O
                         net (fo=1, routed)           0.365    15.479    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      2.478    17.957 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[5]
                         net (fo=1, routed)           0.537    18.494    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/tmp_p[5]
    SLICE_X20Y91         LUT4 (Prop_lut4_I3_O)        0.043    18.537 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1/O
                         net (fo=1, routed)           0.410    18.947    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_2__1_n_0
    SLICE_X21Y90         LUT6 (Prop_lut6_I2_O)        0.043    18.990 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    18.990    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_i_1__1_n_0
    SLICE_X21Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    19.241 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.241    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.290 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.290    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__0_n_0
    SLICE_X21Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.339 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.339    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__1_n_0
    SLICE_X21Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.388 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.388    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    19.495 f  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3/CO[2]
                         net (fo=16, routed)          0.613    20.108    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/inp_carry__3_n_1
    SLICE_X20Y90         LUT1 (Prop_lut1_I0_O)        0.123    20.231 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult10/comp0.core_instance0_i_1__1/O
                         net (fo=75, routed)          1.046    21.278    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      2.392    23.670 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=1, routed)           0.618    24.288    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/tmp_p[11]
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.043    24.331 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0/O
                         net (fo=1, routed)           0.486    24.817    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_4__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.043    24.860 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    24.860    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_i_1__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    25.111 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry/CO[3]
                         net (fo=1, routed)           0.000    25.111    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.160 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.160    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__0_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.209 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.209    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.258 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.258    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    25.362 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3/O[0]
                         net (fo=15, routed)          0.889    26.250    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/inp_carry__3_n_7
    SLICE_X34Y88         LUT5 (Prop_lut5_I3_O)        0.120    26.370 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/mult1/comp0.core_instance0_i_13__0/O
                         net (fo=1, routed)           0.806    27.177    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.043    27.220 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.220    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    27.407 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.407    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.456 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.456    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.505 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.505    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    27.650 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=15, routed)          0.443    28.092    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/core_s[15]
    SLICE_X16Y86         LUT3 (Prop_lut3_I1_O)        0.120    28.212 r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/addsub1/reg_array[5].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000    28.212    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[5]
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.483     0.483    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y86         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gateway_in[0]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[0] (IN)
                         net (fo=3, unset)            0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/gateway_in[0]
    SLICE_X12Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[10]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[10] (IN)
                         net (fo=3, unset)            0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/gateway_in[10]
    SLICE_X11Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X11Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[11]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[11] (IN)
                         net (fo=3, unset)            0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/gateway_in[11]
    SLICE_X11Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X11Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[12]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[12] (IN)
                         net (fo=3, unset)            0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/gateway_in[12]
    SLICE_X12Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[13]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[13] (IN)
                         net (fo=3, unset)            0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/gateway_in[13]
    SLICE_X13Y101        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X13Y101        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[14]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[14] (IN)
                         net (fo=3, unset)            0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/gateway_in[14]
    SLICE_X11Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X11Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[15]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[15] (IN)
                         net (fo=19, unset)           0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/gateway_in[15]
    SLICE_X12Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y102        FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[1]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[1] (IN)
                         net (fo=3, unset)            0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/gateway_in[1]
    SLICE_X12Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X12Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[2]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[2] (IN)
                         net (fo=3, unset)            0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/gateway_in[2]
    SLICE_X13Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X13Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C

Slack:                    inf
  Source:                 gateway_in[3]
                            (input port)
  Destination:            Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.000ns (0.000%)  route 0.296ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  gateway_in[3] (IN)
                         net (fo=3, unset)            0.296     0.296    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/gateway_in[3]
    SLICE_X13Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=207, unset)          0.312     0.312    Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X13Y99         FDRE                                         r  Subsystem_bd_i/Subsystem_1/U0/subsystem_struct/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C





