/* Prianha MC DMC520 AUTO generated programing code */
/* Copyright (C) Applied Micro Circuits Corporation */
/* AMCC - PROPRIETARY */
/* Disclosure to third parties or reproduction in any form whatsoever, */
/* without prior written consent, is strictly forbidden. */
/* SOURCE CONTROL INFO  : $Revision: #13 $ */
/*                      : $Author: vdhotre $ */
/*                      : $Date: 2016/09/29 $   */
/*                                 */
/*    WARNING ! DO NOT EDIT THIS FILE     */
/*         FILE AUTOGENERATED BY          */
/*   $VL_PROJECT_ROOT/bin/config_dmc520.py  */
/* */



#ifndef __DDR_DMC_DEFINES_H__
#define  __DDR_DMC_DEFINES_H__


#define MEMC_STATUS_ADDR 0U
#define MEMC_CONFIG_ADDR 4U
#define MEMC_CMD_ADDR 8U
#define ADDRESS_CONTROL_NEXT_ADDR 16U
#define DECODE_CONTROL_NEXT_ADDR 20U
#define FORMAT_CONTROL_ADDR 24U
#define ADDRESS_MAP_NEXT_ADDR 28U
#define LOW_POWER_CONTROL_NEXT_ADDR 32U
#define TURNAROUND_CONTROL_NEXT_ADDR 40U
#define HIT_TURNAROUND_CONTROL_NEXT_ADDR 44U
#define QOS_CLASS_CONTROL_NEXT_ADDR 48U
#define ESCALATION_CONTROL_NEXT_ADDR 52U
#define QV_CONTROL_31_00_NEXT_ADDR 56U
#define QV_CONTROL_63_32_NEXT_ADDR 60U
#define RT_CONTROL_31_00_NEXT_ADDR 64U
#define RT_CONTROL_63_32_NEXT_ADDR 68U
#define TIMEOUT_CONTROL_NEXT_ADDR 72U
#define CREDIT_CONTROL_NEXT_ADDR 76U
#define WRITE_PRIORITY_CONTROL_31_00_NEXT_ADDR 80U
#define WRITE_PRIORITY_CONTROL_63_32_NEXT_ADDR 84U
#define QUEUE_THRESHOLD_CONTROL_31_00_NEXT_ADDR 96U
#define QUEUE_THRESHOLD_CONTROL_63_32_NEXT_ADDR 100U
#define MEMORY_ADDRESS_MAX_31_00_NEXT_ADDR 120U
#define MEMORY_ADDRESS_MAX_43_32_NEXT_ADDR 124U
#define ACCESS_ADDRESS_MIN0_31_00_NEXT_ADDR 128U
#define ACCESS_ADDRESS_MIN0_43_32_NEXT_ADDR 132U
#define ACCESS_ADDRESS_MAX0_31_00_NEXT_ADDR 136U
#define ACCESS_ADDRESS_MAX0_43_32_NEXT_ADDR 140U
#define ACCESS_ADDRESS_MIN1_31_00_NEXT_ADDR 144U
#define ACCESS_ADDRESS_MIN1_43_32_NEXT_ADDR 148U
#define ACCESS_ADDRESS_MAX1_31_00_NEXT_ADDR 152U
#define ACCESS_ADDRESS_MAX1_43_32_NEXT_ADDR 156U
#define ACCESS_ADDRESS_MIN2_31_00_NEXT_ADDR 160U
#define ACCESS_ADDRESS_MIN2_43_32_NEXT_ADDR 164U
#define ACCESS_ADDRESS_MAX2_31_00_NEXT_ADDR 168U
#define ACCESS_ADDRESS_MAX2_43_32_NEXT_ADDR 172U
#define ACCESS_ADDRESS_MIN3_31_00_NEXT_ADDR 176U
#define ACCESS_ADDRESS_MIN3_43_32_NEXT_ADDR 180U
#define ACCESS_ADDRESS_MAX3_31_00_NEXT_ADDR 184U
#define ACCESS_ADDRESS_MAX3_43_32_NEXT_ADDR 188U
#define ACCESS_ADDRESS_MIN4_31_00_NEXT_ADDR 192U
#define ACCESS_ADDRESS_MIN4_43_32_NEXT_ADDR 196U
#define ACCESS_ADDRESS_MAX4_31_00_NEXT_ADDR 200U
#define ACCESS_ADDRESS_MAX4_43_32_NEXT_ADDR 204U
#define ACCESS_ADDRESS_MIN5_31_00_NEXT_ADDR 208U
#define ACCESS_ADDRESS_MIN5_43_32_NEXT_ADDR 212U
#define ACCESS_ADDRESS_MAX5_31_00_NEXT_ADDR 216U
#define ACCESS_ADDRESS_MAX5_43_32_NEXT_ADDR 220U
#define ACCESS_ADDRESS_MIN6_31_00_NEXT_ADDR 224U
#define ACCESS_ADDRESS_MIN6_43_32_NEXT_ADDR 228U
#define ACCESS_ADDRESS_MAX6_31_00_NEXT_ADDR 232U
#define ACCESS_ADDRESS_MAX6_43_32_NEXT_ADDR 236U
#define ACCESS_ADDRESS_MIN7_31_00_NEXT_ADDR 240U
#define ACCESS_ADDRESS_MIN7_43_32_NEXT_ADDR 244U
#define ACCESS_ADDRESS_MAX7_31_00_NEXT_ADDR 248U
#define ACCESS_ADDRESS_MAX7_43_32_NEXT_ADDR 252U
#define CHANNEL_STATUS_ADDR 256U
#define DIRECT_ADDR_ADDR 264U
#define DIRECT_CMD_ADDR 268U
#define DCI_REPLAY_TYPE_NEXT_ADDR 272U
#define DCI_STRB_ADDR 280U
#define DCI_DATA_ADDR 284U
#define REFRESH_CONTROL_NEXT_ADDR 288U
#define MEMORY_TYPE_NEXT_ADDR 296U
#define FEATURE_CONFIG_ADDR 304U
#define NIBBLE_FAILED_031_000_ADDR 312U
#define NIBBLE_FAILED_063_032_ADDR 316U
#define NIBBLE_FAILED_095_064_ADDR 320U
#define NIBBLE_FAILED_127_096_ADDR 324U
#define QUEUE_ALLOCATE_CONTROL_031_000_ADDR 328U
#define QUEUE_ALLOCATE_CONTROL_063_032_ADDR 332U
#define QUEUE_ALLOCATE_CONTROL_095_064_ADDR 336U
#define QUEUE_ALLOCATE_CONTROL_127_096_ADDR 340U
#define ECC_ERRC_COUNT_31_00_ADDR 344U
#define ECC_ERRC_COUNT_63_32_ADDR 348U
#define ECC_ERRD_COUNT_31_00_ADDR 352U
#define ECC_ERRD_COUNT_63_32_ADDR 356U
#define RAM_ERR_COUNT_ADDR 360U
#define LINK_ERR_COUNT_ADDR 364U
#define SCRUB_CONTROL0_NEXT_ADDR 368U
#define SCRUB_ADDRESS_MIN0_NEXT_ADDR 372U
#define SCRUB_ADDRESS_MAX0_NEXT_ADDR 376U
#define SCRUB_CONTROL1_NEXT_ADDR 384U
#define SCRUB_ADDRESS_MIN1_NEXT_ADDR 388U
#define SCRUB_ADDRESS_MAX1_NEXT_ADDR 392U
#define SCRUB_CONTROL2_NEXT_ADDR 400U
#define SCRUB_ADDRESS_MIN2_NEXT_ADDR 404U
#define SCRUB_ADDRESS_MAX2_NEXT_ADDR 408U
#define SCRUB_CONTROL3_NEXT_ADDR 416U
#define SCRUB_ADDRESS_MIN3_NEXT_ADDR 420U
#define SCRUB_ADDRESS_MAX3_NEXT_ADDR 424U
#define SCRUB_CONTROL4_NEXT_ADDR 432U
#define SCRUB_ADDRESS_MIN4_NEXT_ADDR 436U
#define SCRUB_ADDRESS_MAX4_NEXT_ADDR 440U
#define SCRUB_CONTROL5_NEXT_ADDR 448U
#define SCRUB_ADDRESS_MIN5_NEXT_ADDR 452U
#define SCRUB_ADDRESS_MAX5_NEXT_ADDR 456U
#define SCRUB_CONTROL6_NEXT_ADDR 464U
#define SCRUB_ADDRESS_MIN6_NEXT_ADDR 468U
#define SCRUB_ADDRESS_MAX6_NEXT_ADDR 472U
#define SCRUB_CONTROL7_NEXT_ADDR 480U
#define SCRUB_ADDRESS_MIN7_NEXT_ADDR 484U
#define SCRUB_ADDRESS_MAX7_NEXT_ADDR 488U
#define FEATURE_CONTROL_NEXT_ADDR 496U
#define MUX_CONTROL_NEXT_ADDR 500U
#define RANK_REMAP_CONTROL_NEXT_ADDR 504U
#define SCRUB_CONTROL_NEXT_ADDR 508U
#define T_REFI_NEXT_ADDR 512U
#define T_RFC_NEXT_ADDR 516U
#define T_MRR_NEXT_ADDR 520U
#define T_MRW_NEXT_ADDR 524U
#define T_RDPDEN_NEXT_ADDR 528U
#define T_RCD_NEXT_ADDR 536U
#define T_RAS_NEXT_ADDR 540U
#define T_RP_NEXT_ADDR 544U
#define T_RPALL_NEXT_ADDR 548U
#define T_RRD_NEXT_ADDR 552U
#define T_ACT_WINDOW_NEXT_ADDR 556U
#define T_RTR_NEXT_ADDR 564U
#define T_RTW_NEXT_ADDR 568U
#define T_RTP_NEXT_ADDR 572U
#define T_WR_NEXT_ADDR 580U
#define T_WTR_NEXT_ADDR 584U
#define T_WTW_NEXT_ADDR 588U
#define T_XMPD_NEXT_ADDR 596U
#define T_EP_NEXT_ADDR 600U
#define T_XP_NEXT_ADDR 604U
#define T_ESR_NEXT_ADDR 608U
#define T_XSR_NEXT_ADDR 612U
#define T_ESRCK_NEXT_ADDR 616U
#define T_CKXSR_NEXT_ADDR 620U
#define T_CMD_NEXT_ADDR 624U
#define T_PARITY_NEXT_ADDR 628U
#define T_ZQCS_NEXT_ADDR 632U
#define T_RDDATA_EN_NEXT_ADDR 768U
#define T_PHYRDLAT_NEXT_ADDR 772U
#define T_PHYWRLAT_NEXT_ADDR 776U
#define RDLVL_CONTROL_NEXT_ADDR 784U
#define RDLVL_MRS_NEXT_ADDR 788U
#define T_RDLVL_EN_NEXT_ADDR 792U
#define T_RDLVL_RR_NEXT_ADDR 796U
#define WRLVL_CONTROL_NEXT_ADDR 800U
#define WRLVL_MRS_NEXT_ADDR 804U
#define T_WRLVL_EN_NEXT_ADDR 808U
#define T_WRLVL_WW_NEXT_ADDR 812U
#define PHY_POWER_CONTROL_NEXT_ADDR 840U
#define T_LPRESP_NEXT_ADDR 844U
#define PHY_UPDATE_CONTROL_NEXT_ADDR 848U
#define ODT_TIMING_NEXT_ADDR 856U
#define ODT_WR_CONTROL_31_00_NEXT_ADDR 864U
#define ODT_WR_CONTROL_63_32_NEXT_ADDR 868U
#define ODT_RD_CONTROL_31_00_NEXT_ADDR 872U
#define ODT_RD_CONTROL_63_32_NEXT_ADDR 876U
#define TEMPERATURE_READOUT_ADDR 880U
#define TRAINING_STATUS_ADDR 888U
#define UPDATE_STATUS_ADDR 892U
#define DQ_MAP_CONTROL_15_00_NEXT_ADDR 896U
#define DQ_MAP_CONTROL_31_16_NEXT_ADDR 900U
#define DQ_MAP_CONTROL_47_32_NEXT_ADDR 904U
#define DQ_MAP_CONTROL_63_48_NEXT_ADDR 908U
#define DQ_MAP_CONTROL_71_64_NEXT_ADDR 912U
#define RANK_STATUS_ADDR 920U
#define MODE_CHANGE_STATUS_ADDR 924U
#define PHY_RDWRDATA_CS_MASK_31_00_ADDR 928U
#define PHY_RDWRDATA_CS_MASK_63_32_ADDR 932U
#define PHY_REQUEST_CS_REMAP_ADDR 936U
#define USER_STATUS_ADDR 1024U
#define USER_CONFIG0_NEXT_ADDR 1032U
#define USER_CONFIG1_NEXT_ADDR 1036U
#define USER_CONFIG2_ADDR 1040U
#define USER_CONFIG3_ADDR 1044U
#define INTERRUPT_CONTROL_ADDR 1280U
#define INTERRUPT_CLR_ADDR 1288U
#define INTERRUPT_STATUS_ADDR 1296U
#define RAM_ECC_ERRC_INT_INFO_31_00_ADDR 1304U
#define RAM_ECC_ERRC_INT_INFO_63_32_ADDR 1308U
#define RAM_ECC_ERRD_INT_INFO_31_00_ADDR 1312U
#define RAM_ECC_ERRD_INT_INFO_63_32_ADDR 1316U
#define DRAM_ECC_ERRC_INT_INFO_31_00_ADDR 1320U
#define DRAM_ECC_ERRC_INT_INFO_63_32_ADDR 1324U
#define DRAM_ECC_ERRD_INT_INFO_31_00_ADDR 1328U
#define DRAM_ECC_ERRD_INT_INFO_63_32_ADDR 1332U
#define FAILED_ACCESS_INT_INFO_31_00_ADDR 1336U
#define FAILED_ACCESS_INT_INFO_63_32_ADDR 1340U
#define FAILED_PROG_INT_INFO_31_00_ADDR 1344U
#define FAILED_PROG_INT_INFO_63_32_ADDR 1348U
#define LINK_ERR_INT_INFO_31_00_ADDR 1352U
#define LINK_ERR_INT_INFO_63_32_ADDR 1356U
#define ARCH_FSM_INT_INFO_31_00_ADDR 1360U
#define ARCH_FSM_INT_INFO_63_32_ADDR 1364U
#define INTEG_CFG_ADDR 3584U
#define INTEG_OUTPUTS_ADDR 3592U
#define ADDRESS_CONTROL_NOW_ADDR 4112U
#define DECODE_CONTROL_NOW_ADDR 4116U
#define ADDRESS_MAP_NOW_ADDR 4124U
#define LOW_POWER_CONTROL_NOW_ADDR 4128U
#define TURNAROUND_CONTROL_NOW_ADDR 4136U
#define HIT_TURNAROUND_CONTROL_NOW_ADDR 4140U
#define QOS_CLASS_CONTROL_NOW_ADDR 4144U
#define ESCALATION_CONTROL_NOW_ADDR 4148U
#define QV_CONTROL_31_00_NOW_ADDR 4152U
#define QV_CONTROL_63_32_NOW_ADDR 4156U
#define RT_CONTROL_31_00_NOW_ADDR 4160U
#define RT_CONTROL_63_32_NOW_ADDR 4164U
#define TIMEOUT_CONTROL_NOW_ADDR 4168U
#define CREDIT_CONTROL_NOW_ADDR 4172U
#define WRITE_PRIORITY_CONTROL_31_00_NOW_ADDR 4176U
#define WRITE_PRIORITY_CONTROL_63_32_NOW_ADDR 4180U
#define QUEUE_THRESHOLD_CONTROL_31_00_NOW_ADDR 4192U
#define QUEUE_THRESHOLD_CONTROL_63_32_NOW_ADDR 4196U
#define MEMORY_ADDRESS_MAX_31_00_NOW_ADDR 4216U
#define MEMORY_ADDRESS_MAX_43_32_NOW_ADDR 4220U
#define ACCESS_ADDRESS_MIN0_31_00_NOW_ADDR 4224U
#define ACCESS_ADDRESS_MIN0_43_32_NOW_ADDR 4228U
#define ACCESS_ADDRESS_MAX0_31_00_NOW_ADDR 4232U
#define ACCESS_ADDRESS_MAX0_43_32_NOW_ADDR 4236U
#define ACCESS_ADDRESS_MIN1_31_00_NOW_ADDR 4240U
#define ACCESS_ADDRESS_MIN1_43_32_NOW_ADDR 4244U
#define ACCESS_ADDRESS_MAX1_31_00_NOW_ADDR 4248U
#define ACCESS_ADDRESS_MAX1_43_32_NOW_ADDR 4252U
#define ACCESS_ADDRESS_MIN2_31_00_NOW_ADDR 4256U
#define ACCESS_ADDRESS_MIN2_43_32_NOW_ADDR 4260U
#define ACCESS_ADDRESS_MAX2_31_00_NOW_ADDR 4264U
#define ACCESS_ADDRESS_MAX2_43_32_NOW_ADDR 4268U
#define ACCESS_ADDRESS_MIN3_31_00_NOW_ADDR 4272U
#define ACCESS_ADDRESS_MIN3_43_32_NOW_ADDR 4276U
#define ACCESS_ADDRESS_MAX3_31_00_NOW_ADDR 4280U
#define ACCESS_ADDRESS_MAX3_43_32_NOW_ADDR 4284U
#define ACCESS_ADDRESS_MIN4_31_00_NOW_ADDR 4288U
#define ACCESS_ADDRESS_MIN4_43_32_NOW_ADDR 4292U
#define ACCESS_ADDRESS_MAX4_31_00_NOW_ADDR 4296U
#define ACCESS_ADDRESS_MAX4_43_32_NOW_ADDR 4300U
#define ACCESS_ADDRESS_MIN5_31_00_NOW_ADDR 4304U
#define ACCESS_ADDRESS_MIN5_43_32_NOW_ADDR 4308U
#define ACCESS_ADDRESS_MAX5_31_00_NOW_ADDR 4312U
#define ACCESS_ADDRESS_MAX5_43_32_NOW_ADDR 4316U
#define ACCESS_ADDRESS_MIN6_31_00_NOW_ADDR 4320U
#define ACCESS_ADDRESS_MIN6_43_32_NOW_ADDR 4324U
#define ACCESS_ADDRESS_MAX6_31_00_NOW_ADDR 4328U
#define ACCESS_ADDRESS_MAX6_43_32_NOW_ADDR 4332U
#define ACCESS_ADDRESS_MIN7_31_00_NOW_ADDR 4336U
#define ACCESS_ADDRESS_MIN7_43_32_NOW_ADDR 4340U
#define ACCESS_ADDRESS_MAX7_31_00_NOW_ADDR 4344U
#define ACCESS_ADDRESS_MAX7_43_32_NOW_ADDR 4348U
#define DCI_REPLAY_TYPE_NOW_ADDR 4368U
#define REFRESH_CONTROL_NOW_ADDR 4384U
#define MEMORY_TYPE_NOW_ADDR 4392U
#define SCRUB_CONTROL0_NOW_ADDR 4464U
#define SCRUB_ADDRESS_MIN0_NOW_ADDR 4468U
#define SCRUB_ADDRESS_MAX0_NOW_ADDR 4472U
#define SCRUB_CONTROL1_NOW_ADDR 4480U
#define SCRUB_ADDRESS_MIN1_NOW_ADDR 4484U
#define SCRUB_ADDRESS_MAX1_NOW_ADDR 4488U
#define SCRUB_CONTROL2_NOW_ADDR 4496U
#define SCRUB_ADDRESS_MIN2_NOW_ADDR 4500U
#define SCRUB_ADDRESS_MAX2_NOW_ADDR 4504U
#define SCRUB_CONTROL3_NOW_ADDR 4512U
#define SCRUB_ADDRESS_MIN3_NOW_ADDR 4516U
#define SCRUB_ADDRESS_MAX3_NOW_ADDR 4520U
#define SCRUB_CONTROL4_NOW_ADDR 4528U
#define SCRUB_ADDRESS_MIN4_NOW_ADDR 4532U
#define SCRUB_ADDRESS_MAX4_NOW_ADDR 4536U
#define SCRUB_CONTROL5_NOW_ADDR 4544U
#define SCRUB_ADDRESS_MIN5_NOW_ADDR 4548U
#define SCRUB_ADDRESS_MAX5_NOW_ADDR 4552U
#define SCRUB_CONTROL6_NOW_ADDR 4560U
#define SCRUB_ADDRESS_MIN6_NOW_ADDR 4564U
#define SCRUB_ADDRESS_MAX6_NOW_ADDR 4568U
#define SCRUB_CONTROL7_NOW_ADDR 4576U
#define SCRUB_ADDRESS_MIN7_NOW_ADDR 4580U
#define SCRUB_ADDRESS_MAX7_NOW_ADDR 4584U
#define FEATURE_CONTROL_NOW_ADDR 4592U
#define MUX_CONTROL_NOW_ADDR 4596U
#define RANK_REMAP_CONTROL_NOW_ADDR 4600U
#define SCRUB_CONTROL_NOW_ADDR 4604U
#define T_REFI_NOW_ADDR 4608U
#define T_RFC_NOW_ADDR 4612U
#define T_MRR_NOW_ADDR 4616U
#define T_MRW_NOW_ADDR 4620U
#define T_RDPDEN_NOW_ADDR 4624U
#define T_RCD_NOW_ADDR 4632U
#define T_RAS_NOW_ADDR 4636U
#define T_RP_NOW_ADDR 4640U
#define T_RPALL_NOW_ADDR 4644U
#define T_RRD_NOW_ADDR 4648U
#define T_ACT_WINDOW_NOW_ADDR 4652U
#define T_RTR_NOW_ADDR 4660U
#define T_RTW_NOW_ADDR 4664U
#define T_RTP_NOW_ADDR 4668U
#define T_WR_NOW_ADDR 4676U
#define T_WTR_NOW_ADDR 4680U
#define T_WTW_NOW_ADDR 4684U
#define T_XMPD_NOW_ADDR 4692U
#define T_EP_NOW_ADDR 4696U
#define T_XP_NOW_ADDR 4700U
#define T_ESR_NOW_ADDR 4704U
#define T_XSR_NOW_ADDR 4708U
#define T_ESRCK_NOW_ADDR 4712U
#define T_CKXSR_NOW_ADDR 4716U
#define T_CMD_NOW_ADDR 4720U
#define T_PARITY_NOW_ADDR 4724U
#define T_ZQCS_NOW_ADDR 4728U
#define T_RDDATA_EN_NOW_ADDR 4864U
#define T_PHYRDLAT_NOW_ADDR 4868U
#define T_PHYWRLAT_NOW_ADDR 4872U
#define RDLVL_CONTROL_NOW_ADDR 4880U
#define RDLVL_MRS_NOW_ADDR 4884U
#define T_RDLVL_EN_NOW_ADDR 4888U
#define T_RDLVL_RR_NOW_ADDR 4892U
#define WRLVL_CONTROL_NOW_ADDR 4896U
#define WRLVL_MRS_NOW_ADDR 4900U
#define T_WRLVL_EN_NOW_ADDR 4904U
#define T_WRLVL_WW_NOW_ADDR 4908U
#define PHY_POWER_CONTROL_NOW_ADDR 4936U
#define T_LPRESP_NOW_ADDR 4940U
#define PHY_UPDATE_CONTROL_NOW_ADDR 4944U
#define ODT_TIMING_NOW_ADDR 4952U
#define ODT_WR_CONTROL_31_00_NOW_ADDR 4960U
#define ODT_WR_CONTROL_63_32_NOW_ADDR 4964U
#define ODT_RD_CONTROL_31_00_NOW_ADDR 4968U
#define ODT_RD_CONTROL_63_32_NOW_ADDR 4972U
#define DQ_MAP_CONTROL_15_00_NOW_ADDR 4992U
#define DQ_MAP_CONTROL_31_16_NOW_ADDR 4996U
#define DQ_MAP_CONTROL_47_32_NOW_ADDR 5000U
#define DQ_MAP_CONTROL_63_48_NOW_ADDR 5004U
#define DQ_MAP_CONTROL_71_64_NOW_ADDR 5008U
#define USER_CONFIG0_NOW_ADDR 5128U
#define USER_CONFIG1_NOW_ADDR 5132U
#define PERIPH_ID_4_ADDR 8144U
#define PERIPH_ID_0_ADDR 8160U
#define PERIPH_ID_1_ADDR 8164U
#define PERIPH_ID_2_ADDR 8168U
#define PERIPH_ID_3_ADDR 8172U
#define COMPONENT_ID_0_ADDR 8176U
#define COMPONENT_ID_1_ADDR 8180U
#define COMPONENT_ID_2_ADDR 8184U
#define COMPONENT_ID_3_ADDR 8188U


/*  MEMC_STATUS_ADDR [ MEMC_STATUS ]  */
#define DMC520_MEMC_STATUS_ADDR 0U
#define FIELD_DMC520_MEMC_STATUS_MSB 2U
#define FIELD_DMC520_MEMC_STATUS_LSB 0U
#define FIELD_DMC520_MEMC_STATUS_WIDTH 3U
#define FIELD_DMC520_MEMC_STATUS_MASK 0x7U
#define FIELD_DMC520_MEMC_STATUS_SHIFT_MASK 0x0U
#define FIELD_DMC520_MEMC_STATUS_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_MEMC_STATUS_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_MEMC_STATUS_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  MEMC_STATUS_ADDR [ DEST_MEMC_STATUS ]  */
#define DMC520_DEST_MEMC_STATUS_ADDR 0U
#define FIELD_DMC520_DEST_MEMC_STATUS_MSB 6U
#define FIELD_DMC520_DEST_MEMC_STATUS_LSB 4U
#define FIELD_DMC520_DEST_MEMC_STATUS_WIDTH 3U
#define FIELD_DMC520_DEST_MEMC_STATUS_MASK 0x70U
#define FIELD_DMC520_DEST_MEMC_STATUS_SHIFT_MASK 0x4U
#define FIELD_DMC520_DEST_MEMC_STATUS_RD(src) ((0x70U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_DEST_MEMC_STATUS_WR(dst) (0x70U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_DEST_MEMC_STATUS_SET(dst, src) (((dst) & ~0x70U) | (((uint32_t)(src) << 4U) & 0x70U))

/*  MEMC_STATUS_ADDR [ MGR_ACTIVE ]  */
#define DMC520_MGR_ACTIVE_ADDR 0U
#define FIELD_DMC520_MGR_ACTIVE_MSB 8U
#define FIELD_DMC520_MGR_ACTIVE_LSB 8U
#define FIELD_DMC520_MGR_ACTIVE_WIDTH 1U
#define FIELD_DMC520_MGR_ACTIVE_MASK 0x100U
#define FIELD_DMC520_MGR_ACTIVE_SHIFT_MASK 0x8U
#define FIELD_DMC520_MGR_ACTIVE_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_MGR_ACTIVE_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_MGR_ACTIVE_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  MEMC_STATUS_ADDR [ MGR_DCI_FAILED ]  */
#define DMC520_MGR_DCI_FAILED_ADDR 0U
#define FIELD_DMC520_MGR_DCI_FAILED_MSB 9U
#define FIELD_DMC520_MGR_DCI_FAILED_LSB 9U
#define FIELD_DMC520_MGR_DCI_FAILED_WIDTH 1U
#define FIELD_DMC520_MGR_DCI_FAILED_MASK 0x200U
#define FIELD_DMC520_MGR_DCI_FAILED_SHIFT_MASK 0x9U
#define FIELD_DMC520_MGR_DCI_FAILED_RD(src) ((0x200U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_MGR_DCI_FAILED_WR(dst) (0x200U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_MGR_DCI_FAILED_SET(dst, src) (((dst) & ~0x200U) | (((uint32_t)(src) << 9U) & 0x200U))

/*  MEMC_STATUS_ADDR [ GEARDOWN_STATUS ]  */
#define DMC520_GEARDOWN_STATUS_ADDR 0U
#define FIELD_DMC520_GEARDOWN_STATUS_MSB 12U
#define FIELD_DMC520_GEARDOWN_STATUS_LSB 12U
#define FIELD_DMC520_GEARDOWN_STATUS_WIDTH 1U
#define FIELD_DMC520_GEARDOWN_STATUS_MASK 0x1000U
#define FIELD_DMC520_GEARDOWN_STATUS_SHIFT_MASK 0xcU
#define FIELD_DMC520_GEARDOWN_STATUS_RD(src) ((0x1000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_GEARDOWN_STATUS_WR(dst) (0x1000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_GEARDOWN_STATUS_SET(dst, src) (((dst) & ~0x1000U) | (((uint32_t)(src) << 12U) & 0x1000U))

/*  MEMC_STATUS_ADDR [ SCRUB_ACTIVE0 ]  */
#define DMC520_SCRUB_ACTIVE0_ADDR 0U
#define FIELD_DMC520_SCRUB_ACTIVE0_MSB 16U
#define FIELD_DMC520_SCRUB_ACTIVE0_LSB 16U
#define FIELD_DMC520_SCRUB_ACTIVE0_WIDTH 1U
#define FIELD_DMC520_SCRUB_ACTIVE0_MASK 0x10000U
#define FIELD_DMC520_SCRUB_ACTIVE0_SHIFT_MASK 0x10U
#define FIELD_DMC520_SCRUB_ACTIVE0_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_SCRUB_ACTIVE0_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_SCRUB_ACTIVE0_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  MEMC_STATUS_ADDR [ SCRUB_OUTSTANDING_TRANS0 ]  */
#define DMC520_SCRUB_OUTSTANDING_TRANS0_ADDR 0U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS0_MSB 17U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS0_LSB 17U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS0_WIDTH 1U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS0_MASK 0x20000U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS0_SHIFT_MASK 0x11U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS0_RD(src) ((0x20000U & (uint32_t)(src)) >> 17U)
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS0_WR(dst) (0x20000U & ((uint32_t)(dst) >> 17U))
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS0_SET(dst, src) (((dst) & ~0x20000U) | (((uint32_t)(src) << 17U) & 0x20000U))

/*  MEMC_STATUS_ADDR [ SCRUB_ACTIVE1 ]  */
#define DMC520_SCRUB_ACTIVE1_ADDR 0U
#define FIELD_DMC520_SCRUB_ACTIVE1_MSB 18U
#define FIELD_DMC520_SCRUB_ACTIVE1_LSB 18U
#define FIELD_DMC520_SCRUB_ACTIVE1_WIDTH 1U
#define FIELD_DMC520_SCRUB_ACTIVE1_MASK 0x40000U
#define FIELD_DMC520_SCRUB_ACTIVE1_SHIFT_MASK 0x12U
#define FIELD_DMC520_SCRUB_ACTIVE1_RD(src) ((0x40000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_SCRUB_ACTIVE1_WR(dst) (0x40000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_SCRUB_ACTIVE1_SET(dst, src) (((dst) & ~0x40000U) | (((uint32_t)(src) << 18U) & 0x40000U))

/*  MEMC_STATUS_ADDR [ SCRUB_OUTSTANDING_TRANS1 ]  */
#define DMC520_SCRUB_OUTSTANDING_TRANS1_ADDR 0U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS1_MSB 19U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS1_LSB 19U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS1_WIDTH 1U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS1_MASK 0x80000U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS1_SHIFT_MASK 0x13U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS1_RD(src) ((0x80000U & (uint32_t)(src)) >> 19U)
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS1_WR(dst) (0x80000U & ((uint32_t)(dst) >> 19U))
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS1_SET(dst, src) (((dst) & ~0x80000U) | (((uint32_t)(src) << 19U) & 0x80000U))

/*  MEMC_STATUS_ADDR [ SCRUB_ACTIVE2 ]  */
#define DMC520_SCRUB_ACTIVE2_ADDR 0U
#define FIELD_DMC520_SCRUB_ACTIVE2_MSB 20U
#define FIELD_DMC520_SCRUB_ACTIVE2_LSB 20U
#define FIELD_DMC520_SCRUB_ACTIVE2_WIDTH 1U
#define FIELD_DMC520_SCRUB_ACTIVE2_MASK 0x100000U
#define FIELD_DMC520_SCRUB_ACTIVE2_SHIFT_MASK 0x14U
#define FIELD_DMC520_SCRUB_ACTIVE2_RD(src) ((0x100000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_SCRUB_ACTIVE2_WR(dst) (0x100000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_SCRUB_ACTIVE2_SET(dst, src) (((dst) & ~0x100000U) | (((uint32_t)(src) << 20U) & 0x100000U))

/*  MEMC_STATUS_ADDR [ SCRUB_OUTSTANDING_TRANS2 ]  */
#define DMC520_SCRUB_OUTSTANDING_TRANS2_ADDR 0U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS2_MSB 21U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS2_LSB 21U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS2_WIDTH 1U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS2_MASK 0x200000U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS2_SHIFT_MASK 0x15U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS2_RD(src) ((0x200000U & (uint32_t)(src)) >> 21U)
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS2_WR(dst) (0x200000U & ((uint32_t)(dst) >> 21U))
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS2_SET(dst, src) (((dst) & ~0x200000U) | (((uint32_t)(src) << 21U) & 0x200000U))

/*  MEMC_STATUS_ADDR [ SCRUB_ACTIVE3 ]  */
#define DMC520_SCRUB_ACTIVE3_ADDR 0U
#define FIELD_DMC520_SCRUB_ACTIVE3_MSB 22U
#define FIELD_DMC520_SCRUB_ACTIVE3_LSB 22U
#define FIELD_DMC520_SCRUB_ACTIVE3_WIDTH 1U
#define FIELD_DMC520_SCRUB_ACTIVE3_MASK 0x400000U
#define FIELD_DMC520_SCRUB_ACTIVE3_SHIFT_MASK 0x16U
#define FIELD_DMC520_SCRUB_ACTIVE3_RD(src) ((0x400000U & (uint32_t)(src)) >> 22U)
#define FIELD_DMC520_SCRUB_ACTIVE3_WR(dst) (0x400000U & ((uint32_t)(dst) >> 22U))
#define FIELD_DMC520_SCRUB_ACTIVE3_SET(dst, src) (((dst) & ~0x400000U) | (((uint32_t)(src) << 22U) & 0x400000U))

/*  MEMC_STATUS_ADDR [ SCRUB_OUTSTANDING_TRANS3 ]  */
#define DMC520_SCRUB_OUTSTANDING_TRANS3_ADDR 0U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS3_MSB 23U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS3_LSB 23U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS3_WIDTH 1U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS3_MASK 0x800000U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS3_SHIFT_MASK 0x17U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS3_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS3_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS3_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  MEMC_STATUS_ADDR [ SCRUB_ACTIVE4 ]  */
#define DMC520_SCRUB_ACTIVE4_ADDR 0U
#define FIELD_DMC520_SCRUB_ACTIVE4_MSB 24U
#define FIELD_DMC520_SCRUB_ACTIVE4_LSB 24U
#define FIELD_DMC520_SCRUB_ACTIVE4_WIDTH 1U
#define FIELD_DMC520_SCRUB_ACTIVE4_MASK 0x1000000U
#define FIELD_DMC520_SCRUB_ACTIVE4_SHIFT_MASK 0x18U
#define FIELD_DMC520_SCRUB_ACTIVE4_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_SCRUB_ACTIVE4_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_SCRUB_ACTIVE4_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  MEMC_STATUS_ADDR [ SCRUB_OUTSTANDING_TRANS4 ]  */
#define DMC520_SCRUB_OUTSTANDING_TRANS4_ADDR 0U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS4_MSB 25U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS4_LSB 25U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS4_WIDTH 1U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS4_MASK 0x2000000U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS4_SHIFT_MASK 0x19U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS4_RD(src) ((0x2000000U & (uint32_t)(src)) >> 25U)
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS4_WR(dst) (0x2000000U & ((uint32_t)(dst) >> 25U))
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS4_SET(dst, src) (((dst) & ~0x2000000U) | (((uint32_t)(src) << 25U) & 0x2000000U))

/*  MEMC_STATUS_ADDR [ SCRUB_ACTIVE5 ]  */
#define DMC520_SCRUB_ACTIVE5_ADDR 0U
#define FIELD_DMC520_SCRUB_ACTIVE5_MSB 26U
#define FIELD_DMC520_SCRUB_ACTIVE5_LSB 26U
#define FIELD_DMC520_SCRUB_ACTIVE5_WIDTH 1U
#define FIELD_DMC520_SCRUB_ACTIVE5_MASK 0x4000000U
#define FIELD_DMC520_SCRUB_ACTIVE5_SHIFT_MASK 0x1aU
#define FIELD_DMC520_SCRUB_ACTIVE5_RD(src) ((0x4000000U & (uint32_t)(src)) >> 26U)
#define FIELD_DMC520_SCRUB_ACTIVE5_WR(dst) (0x4000000U & ((uint32_t)(dst) >> 26U))
#define FIELD_DMC520_SCRUB_ACTIVE5_SET(dst, src) (((dst) & ~0x4000000U) | (((uint32_t)(src) << 26U) & 0x4000000U))

/*  MEMC_STATUS_ADDR [ SCRUB_OUTSTANDING_TRANS5 ]  */
#define DMC520_SCRUB_OUTSTANDING_TRANS5_ADDR 0U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS5_MSB 27U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS5_LSB 27U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS5_WIDTH 1U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS5_MASK 0x8000000U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS5_SHIFT_MASK 0x1bU
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS5_RD(src) ((0x8000000U & (uint32_t)(src)) >> 27U)
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS5_WR(dst) (0x8000000U & ((uint32_t)(dst) >> 27U))
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS5_SET(dst, src) (((dst) & ~0x8000000U) | (((uint32_t)(src) << 27U) & 0x8000000U))

/*  MEMC_STATUS_ADDR [ SCRUB_ACTIVE6 ]  */
#define DMC520_SCRUB_ACTIVE6_ADDR 0U
#define FIELD_DMC520_SCRUB_ACTIVE6_MSB 28U
#define FIELD_DMC520_SCRUB_ACTIVE6_LSB 28U
#define FIELD_DMC520_SCRUB_ACTIVE6_WIDTH 1U
#define FIELD_DMC520_SCRUB_ACTIVE6_MASK 0x10000000U
#define FIELD_DMC520_SCRUB_ACTIVE6_SHIFT_MASK 0x1cU
#define FIELD_DMC520_SCRUB_ACTIVE6_RD(src) ((0x10000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_SCRUB_ACTIVE6_WR(dst) (0x10000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_SCRUB_ACTIVE6_SET(dst, src) (((dst) & ~0x10000000U) | (((uint32_t)(src) << 28U) & 0x10000000U))

/*  MEMC_STATUS_ADDR [ SCRUB_OUTSTANDING_TRANS6 ]  */
#define DMC520_SCRUB_OUTSTANDING_TRANS6_ADDR 0U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS6_MSB 29U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS6_LSB 29U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS6_WIDTH 1U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS6_MASK 0x20000000U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS6_SHIFT_MASK 0x1dU
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS6_RD(src) ((0x20000000U & (uint32_t)(src)) >> 29U)
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS6_WR(dst) (0x20000000U & ((uint32_t)(dst) >> 29U))
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS6_SET(dst, src) (((dst) & ~0x20000000U) | (((uint32_t)(src) << 29U) & 0x20000000U))

/*  MEMC_STATUS_ADDR [ SCRUB_ACTIVE7 ]  */
#define DMC520_SCRUB_ACTIVE7_ADDR 0U
#define FIELD_DMC520_SCRUB_ACTIVE7_MSB 30U
#define FIELD_DMC520_SCRUB_ACTIVE7_LSB 30U
#define FIELD_DMC520_SCRUB_ACTIVE7_WIDTH 1U
#define FIELD_DMC520_SCRUB_ACTIVE7_MASK 0x40000000U
#define FIELD_DMC520_SCRUB_ACTIVE7_SHIFT_MASK 0x1eU
#define FIELD_DMC520_SCRUB_ACTIVE7_RD(src) ((0x40000000U & (uint32_t)(src)) >> 30U)
#define FIELD_DMC520_SCRUB_ACTIVE7_WR(dst) (0x40000000U & ((uint32_t)(dst) >> 30U))
#define FIELD_DMC520_SCRUB_ACTIVE7_SET(dst, src) (((dst) & ~0x40000000U) | (((uint32_t)(src) << 30U) & 0x40000000U))

/*  MEMC_STATUS_ADDR [ SCRUB_OUTSTANDING_TRANS7 ]  */
#define DMC520_SCRUB_OUTSTANDING_TRANS7_ADDR 0U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS7_MSB 31U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS7_LSB 31U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS7_WIDTH 1U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS7_MASK 0x80000000U
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS7_SHIFT_MASK 0x1fU
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS7_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS7_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_SCRUB_OUTSTANDING_TRANS7_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  MEMC_CONFIG_ADDR [ PHY_DATA_WIDTH_CFG ]  */
#define DMC520_PHY_DATA_WIDTH_CFG_ADDR 4U
#define FIELD_DMC520_PHY_DATA_WIDTH_CFG_MSB 9U
#define FIELD_DMC520_PHY_DATA_WIDTH_CFG_LSB 8U
#define FIELD_DMC520_PHY_DATA_WIDTH_CFG_WIDTH 2U
#define FIELD_DMC520_PHY_DATA_WIDTH_CFG_MASK 0x300U
#define FIELD_DMC520_PHY_DATA_WIDTH_CFG_SHIFT_MASK 0x8U
#define FIELD_DMC520_PHY_DATA_WIDTH_CFG_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_PHY_DATA_WIDTH_CFG_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_PHY_DATA_WIDTH_CFG_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  MEMC_CONFIG_ADDR [ MEMORY_CHIP_SELECTS_CFG ]  */
#define DMC520_MEMORY_CHIP_SELECTS_CFG_ADDR 4U
#define FIELD_DMC520_MEMORY_CHIP_SELECTS_CFG_MSB 13U
#define FIELD_DMC520_MEMORY_CHIP_SELECTS_CFG_LSB 12U
#define FIELD_DMC520_MEMORY_CHIP_SELECTS_CFG_WIDTH 2U
#define FIELD_DMC520_MEMORY_CHIP_SELECTS_CFG_MASK 0x3000U
#define FIELD_DMC520_MEMORY_CHIP_SELECTS_CFG_SHIFT_MASK 0xcU
#define FIELD_DMC520_MEMORY_CHIP_SELECTS_CFG_RD(src) ((0x3000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_MEMORY_CHIP_SELECTS_CFG_WR(dst) (0x3000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_MEMORY_CHIP_SELECTS_CFG_SET(dst, src) (((dst) & ~0x3000U) | (((uint32_t)(src) << 12U) & 0x3000U))

/*  MEMC_CONFIG_ADDR [ QUEUE_DEPTH_CFG ]  */
#define DMC520_QUEUE_DEPTH_CFG_ADDR 4U
#define FIELD_DMC520_QUEUE_DEPTH_CFG_MSB 18U
#define FIELD_DMC520_QUEUE_DEPTH_CFG_LSB 16U
#define FIELD_DMC520_QUEUE_DEPTH_CFG_WIDTH 3U
#define FIELD_DMC520_QUEUE_DEPTH_CFG_MASK 0x70000U
#define FIELD_DMC520_QUEUE_DEPTH_CFG_SHIFT_MASK 0x10U
#define FIELD_DMC520_QUEUE_DEPTH_CFG_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QUEUE_DEPTH_CFG_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QUEUE_DEPTH_CFG_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  MEMC_CONFIG_ADDR [ DMC_BURST_LENGTH_CFG ]  */
#define DMC520_DMC_BURST_LENGTH_CFG_ADDR 4U
#define FIELD_DMC520_DMC_BURST_LENGTH_CFG_MSB 25U
#define FIELD_DMC520_DMC_BURST_LENGTH_CFG_LSB 24U
#define FIELD_DMC520_DMC_BURST_LENGTH_CFG_WIDTH 2U
#define FIELD_DMC520_DMC_BURST_LENGTH_CFG_MASK 0x3000000U
#define FIELD_DMC520_DMC_BURST_LENGTH_CFG_SHIFT_MASK 0x18U
#define FIELD_DMC520_DMC_BURST_LENGTH_CFG_RD(src) ((0x3000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_DMC_BURST_LENGTH_CFG_WR(dst) (0x3000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_DMC_BURST_LENGTH_CFG_SET(dst, src) (((dst) & ~0x3000000U) | (((uint32_t)(src) << 24U) & 0x3000000U))

/*  MEMC_CONFIG_ADDR [ MEMORY_ECC_CFG ]  */
#define DMC520_MEMORY_ECC_CFG_ADDR 4U
#define FIELD_DMC520_MEMORY_ECC_CFG_MSB 28U
#define FIELD_DMC520_MEMORY_ECC_CFG_LSB 28U
#define FIELD_DMC520_MEMORY_ECC_CFG_WIDTH 1U
#define FIELD_DMC520_MEMORY_ECC_CFG_MASK 0x10000000U
#define FIELD_DMC520_MEMORY_ECC_CFG_SHIFT_MASK 0x1cU
#define FIELD_DMC520_MEMORY_ECC_CFG_RD(src) ((0x10000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_MEMORY_ECC_CFG_WR(dst) (0x10000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_MEMORY_ECC_CFG_SET(dst, src) (((dst) & ~0x10000000U) | (((uint32_t)(src) << 28U) & 0x10000000U))

/*  MEMC_CMD_ADDR [ MEMC_CMD ]  */
#define DMC520_MEMC_CMD_ADDR 8U
#define FIELD_DMC520_MEMC_CMD_MSB 2U
#define FIELD_DMC520_MEMC_CMD_LSB 0U
#define FIELD_DMC520_MEMC_CMD_WIDTH 3U
#define FIELD_DMC520_MEMC_CMD_MASK 0x7U
#define FIELD_DMC520_MEMC_CMD_SHIFT_MASK 0x0U
#define FIELD_DMC520_MEMC_CMD_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_MEMC_CMD_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_MEMC_CMD_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  ADDRESS_CONTROL_NEXT_ADDR [ COLUMN_BITS_NEXT ]  */
#define DMC520_COLUMN_BITS_NEXT_ADDR 16U
#define FIELD_DMC520_COLUMN_BITS_NEXT_MSB 2U
#define FIELD_DMC520_COLUMN_BITS_NEXT_LSB 0U
#define FIELD_DMC520_COLUMN_BITS_NEXT_WIDTH 3U
#define FIELD_DMC520_COLUMN_BITS_NEXT_MASK 0x7U
#define FIELD_DMC520_COLUMN_BITS_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_COLUMN_BITS_NEXT_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_COLUMN_BITS_NEXT_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_COLUMN_BITS_NEXT_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  ADDRESS_CONTROL_NEXT_ADDR [ ROW_BITS_NEXT ]  */
#define DMC520_ROW_BITS_NEXT_ADDR 16U
#define FIELD_DMC520_ROW_BITS_NEXT_MSB 10U
#define FIELD_DMC520_ROW_BITS_NEXT_LSB 8U
#define FIELD_DMC520_ROW_BITS_NEXT_WIDTH 3U
#define FIELD_DMC520_ROW_BITS_NEXT_MASK 0x700U
#define FIELD_DMC520_ROW_BITS_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_ROW_BITS_NEXT_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ROW_BITS_NEXT_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ROW_BITS_NEXT_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  ADDRESS_CONTROL_NEXT_ADDR [ BANK_BITS_NEXT ]  */
#define DMC520_BANK_BITS_NEXT_ADDR 16U
#define FIELD_DMC520_BANK_BITS_NEXT_MSB 18U
#define FIELD_DMC520_BANK_BITS_NEXT_LSB 16U
#define FIELD_DMC520_BANK_BITS_NEXT_WIDTH 3U
#define FIELD_DMC520_BANK_BITS_NEXT_MASK 0x70000U
#define FIELD_DMC520_BANK_BITS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_BANK_BITS_NEXT_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_BANK_BITS_NEXT_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_BANK_BITS_NEXT_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  ADDRESS_CONTROL_NEXT_ADDR [ RANK_BITS_NEXT ]  */
#define DMC520_RANK_BITS_NEXT_ADDR 16U
#define FIELD_DMC520_RANK_BITS_NEXT_MSB 25U
#define FIELD_DMC520_RANK_BITS_NEXT_LSB 24U
#define FIELD_DMC520_RANK_BITS_NEXT_WIDTH 2U
#define FIELD_DMC520_RANK_BITS_NEXT_MASK 0x3000000U
#define FIELD_DMC520_RANK_BITS_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_RANK_BITS_NEXT_RD(src) ((0x3000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RANK_BITS_NEXT_WR(dst) (0x3000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RANK_BITS_NEXT_SET(dst, src) (((dst) & ~0x3000000U) | (((uint32_t)(src) << 24U) & 0x3000000U))

/*  ADDRESS_CONTROL_NEXT_ADDR [ BANK_HASH_ENABLE_NEXT ]  */
#define DMC520_BANK_HASH_ENABLE_NEXT_ADDR 16U
#define FIELD_DMC520_BANK_HASH_ENABLE_NEXT_MSB 28U
#define FIELD_DMC520_BANK_HASH_ENABLE_NEXT_LSB 28U
#define FIELD_DMC520_BANK_HASH_ENABLE_NEXT_WIDTH 1U
#define FIELD_DMC520_BANK_HASH_ENABLE_NEXT_MASK 0x10000000U
#define FIELD_DMC520_BANK_HASH_ENABLE_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_BANK_HASH_ENABLE_NEXT_RD(src) ((0x10000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_BANK_HASH_ENABLE_NEXT_WR(dst) (0x10000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_BANK_HASH_ENABLE_NEXT_SET(dst, src) (((dst) & ~0x10000000U) | (((uint32_t)(src) << 28U) & 0x10000000U))

/*  DECODE_CONTROL_NEXT_ADDR [ ADDRESS_DECODE_NEXT ]  */
#define DMC520_ADDRESS_DECODE_NEXT_ADDR 20U
#define FIELD_DMC520_ADDRESS_DECODE_NEXT_MSB 1U
#define FIELD_DMC520_ADDRESS_DECODE_NEXT_LSB 0U
#define FIELD_DMC520_ADDRESS_DECODE_NEXT_WIDTH 2U
#define FIELD_DMC520_ADDRESS_DECODE_NEXT_MASK 0x3U
#define FIELD_DMC520_ADDRESS_DECODE_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ADDRESS_DECODE_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ADDRESS_DECODE_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ADDRESS_DECODE_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DECODE_CONTROL_NEXT_ADDR [ STRIPE_DECODE_NEXT ]  */
#define DMC520_STRIPE_DECODE_NEXT_ADDR 20U
#define FIELD_DMC520_STRIPE_DECODE_NEXT_MSB 6U
#define FIELD_DMC520_STRIPE_DECODE_NEXT_LSB 4U
#define FIELD_DMC520_STRIPE_DECODE_NEXT_WIDTH 3U
#define FIELD_DMC520_STRIPE_DECODE_NEXT_MASK 0x70U
#define FIELD_DMC520_STRIPE_DECODE_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_STRIPE_DECODE_NEXT_RD(src) ((0x70U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_STRIPE_DECODE_NEXT_WR(dst) (0x70U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_STRIPE_DECODE_NEXT_SET(dst, src) (((dst) & ~0x70U) | (((uint32_t)(src) << 4U) & 0x70U))

/*  FORMAT_CONTROL_ADDR [ MEMORY_WIDTH ]  */
#define DMC520_MEMORY_WIDTH_ADDR 24U
#define FIELD_DMC520_MEMORY_WIDTH_MSB 1U
#define FIELD_DMC520_MEMORY_WIDTH_LSB 0U
#define FIELD_DMC520_MEMORY_WIDTH_WIDTH 2U
#define FIELD_DMC520_MEMORY_WIDTH_MASK 0x3U
#define FIELD_DMC520_MEMORY_WIDTH_SHIFT_MASK 0x0U
#define FIELD_DMC520_MEMORY_WIDTH_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_MEMORY_WIDTH_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_MEMORY_WIDTH_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  ADDRESS_MAP_NEXT_ADDR [ ADDR_MAP_MODE_NEXT ]  */
#define DMC520_ADDR_MAP_MODE_NEXT_ADDR 28U
#define FIELD_DMC520_ADDR_MAP_MODE_NEXT_MSB 2U
#define FIELD_DMC520_ADDR_MAP_MODE_NEXT_LSB 0U
#define FIELD_DMC520_ADDR_MAP_MODE_NEXT_WIDTH 3U
#define FIELD_DMC520_ADDR_MAP_MODE_NEXT_MASK 0x7U
#define FIELD_DMC520_ADDR_MAP_MODE_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ADDR_MAP_MODE_NEXT_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ADDR_MAP_MODE_NEXT_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ADDR_MAP_MODE_NEXT_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  ADDRESS_MAP_NEXT_ADDR [ ADDR_MAP_MASK_NEXT ]  */
#define DMC520_ADDR_MAP_MASK_NEXT_ADDR 28U
#define FIELD_DMC520_ADDR_MAP_MASK_NEXT_MSB 31U
#define FIELD_DMC520_ADDR_MAP_MASK_NEXT_LSB 16U
#define FIELD_DMC520_ADDR_MAP_MASK_NEXT_WIDTH 16U
#define FIELD_DMC520_ADDR_MAP_MASK_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ADDR_MAP_MASK_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ADDR_MAP_MASK_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ADDR_MAP_MASK_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ADDR_MAP_MASK_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  LOW_POWER_CONTROL_NEXT_ADDR [ STOP_MEM_CLOCK_SREF_NEXT ]  */
#define DMC520_STOP_MEM_CLOCK_SREF_NEXT_ADDR 32U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NEXT_MSB 1U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NEXT_LSB 1U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NEXT_WIDTH 1U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NEXT_MASK 0x2U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  LOW_POWER_CONTROL_NEXT_ADDR [ AUTO_POWER_DOWN_NEXT ]  */
#define DMC520_AUTO_POWER_DOWN_NEXT_ADDR 32U
#define FIELD_DMC520_AUTO_POWER_DOWN_NEXT_MSB 2U
#define FIELD_DMC520_AUTO_POWER_DOWN_NEXT_LSB 2U
#define FIELD_DMC520_AUTO_POWER_DOWN_NEXT_WIDTH 1U
#define FIELD_DMC520_AUTO_POWER_DOWN_NEXT_MASK 0x4U
#define FIELD_DMC520_AUTO_POWER_DOWN_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_AUTO_POWER_DOWN_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_AUTO_POWER_DOWN_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_AUTO_POWER_DOWN_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  LOW_POWER_CONTROL_NEXT_ADDR [ AUTO_SELF_REFRESH_NEXT ]  */
#define DMC520_AUTO_SELF_REFRESH_NEXT_ADDR 32U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NEXT_MSB 3U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NEXT_LSB 3U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NEXT_WIDTH 1U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NEXT_MASK 0x8U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_AUTO_SELF_REFRESH_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_AUTO_SELF_REFRESH_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  LOW_POWER_CONTROL_NEXT_ADDR [ ASR_PERIOD_NEXT ]  */
#define DMC520_ASR_PERIOD_NEXT_ADDR 32U
#define FIELD_DMC520_ASR_PERIOD_NEXT_MSB 7U
#define FIELD_DMC520_ASR_PERIOD_NEXT_LSB 4U
#define FIELD_DMC520_ASR_PERIOD_NEXT_WIDTH 4U
#define FIELD_DMC520_ASR_PERIOD_NEXT_MASK 0xf0U
#define FIELD_DMC520_ASR_PERIOD_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_ASR_PERIOD_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_ASR_PERIOD_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_ASR_PERIOD_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  TURNAROUND_CONTROL_NEXT_ADDR [ TURNAROUND_LIMIT_L_NEXT ]  */
#define DMC520_TURNAROUND_LIMIT_L_NEXT_ADDR 40U
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NEXT_MSB 3U
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NEXT_LSB 0U
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NEXT_WIDTH 4U
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NEXT_MASK 0xfU
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  TURNAROUND_CONTROL_NEXT_ADDR [ TURNAROUND_LIMIT_M_NEXT ]  */
#define DMC520_TURNAROUND_LIMIT_M_NEXT_ADDR 40U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NEXT_MSB 11U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NEXT_LSB 8U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NEXT_WIDTH 4U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NEXT_MASK 0xf00U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  TURNAROUND_CONTROL_NEXT_ADDR [ TURNAROUND_LIMIT_H_NEXT ]  */
#define DMC520_TURNAROUND_LIMIT_H_NEXT_ADDR 40U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NEXT_MSB 19U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NEXT_LSB 16U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NEXT_WIDTH 4U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NEXT_MASK 0xf0000U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  TURNAROUND_CONTROL_NEXT_ADDR [ TURNAROUND_LIMIT_HH_NEXT ]  */
#define DMC520_TURNAROUND_LIMIT_HH_NEXT_ADDR 40U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NEXT_MSB 27U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NEXT_LSB 24U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NEXT_WIDTH 4U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NEXT_MASK 0xf000000U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NEXT_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NEXT_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NEXT_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  TURNAROUND_CONTROL_NEXT_ADDR [ TURNAROUND_PRESCALAR_NEXT ]  */
#define DMC520_TURNAROUND_PRESCALAR_NEXT_ADDR 40U
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NEXT_MSB 31U
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NEXT_LSB 30U
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NEXT_WIDTH 2U
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NEXT_MASK 0xc0000000U
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NEXT_SHIFT_MASK 0x1eU
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NEXT_RD(src) ((0xc0000000U & (uint32_t)(src)) >> 30U)
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NEXT_WR(dst) (0xc0000000U & ((uint32_t)(dst) >> 30U))
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NEXT_SET(dst, src) (((dst) & ~0xc0000000U) | (((uint32_t)(src) << 30U) & 0xc0000000U))

/*  HIT_TURNAROUND_CONTROL_NEXT_ADDR [ HIT_TURNAROUND_LIMIT_L_NEXT ]  */
#define DMC520_HIT_TURNAROUND_LIMIT_L_NEXT_ADDR 44U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NEXT_MSB 5U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NEXT_LSB 0U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NEXT_WIDTH 6U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NEXT_MASK 0x3fU
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  HIT_TURNAROUND_CONTROL_NEXT_ADDR [ HITS_MASK_L_NEXT ]  */
#define DMC520_HITS_MASK_L_NEXT_ADDR 44U
#define FIELD_DMC520_HITS_MASK_L_NEXT_MSB 7U
#define FIELD_DMC520_HITS_MASK_L_NEXT_LSB 7U
#define FIELD_DMC520_HITS_MASK_L_NEXT_WIDTH 1U
#define FIELD_DMC520_HITS_MASK_L_NEXT_MASK 0x80U
#define FIELD_DMC520_HITS_MASK_L_NEXT_SHIFT_MASK 0x7U
#define FIELD_DMC520_HITS_MASK_L_NEXT_RD(src) ((0x80U & (uint32_t)(src)) >> 7U)
#define FIELD_DMC520_HITS_MASK_L_NEXT_WR(dst) (0x80U & ((uint32_t)(dst) >> 7U))
#define FIELD_DMC520_HITS_MASK_L_NEXT_SET(dst, src) (((dst) & ~0x80U) | (((uint32_t)(src) << 7U) & 0x80U))

/*  HIT_TURNAROUND_CONTROL_NEXT_ADDR [ HIT_TURNAROUND_LIMIT_M_NEXT ]  */
#define DMC520_HIT_TURNAROUND_LIMIT_M_NEXT_ADDR 44U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NEXT_MSB 13U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NEXT_LSB 8U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NEXT_WIDTH 6U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NEXT_MASK 0x3f00U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NEXT_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NEXT_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NEXT_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  HIT_TURNAROUND_CONTROL_NEXT_ADDR [ HITS_MASK_M_NEXT ]  */
#define DMC520_HITS_MASK_M_NEXT_ADDR 44U
#define FIELD_DMC520_HITS_MASK_M_NEXT_MSB 15U
#define FIELD_DMC520_HITS_MASK_M_NEXT_LSB 15U
#define FIELD_DMC520_HITS_MASK_M_NEXT_WIDTH 1U
#define FIELD_DMC520_HITS_MASK_M_NEXT_MASK 0x8000U
#define FIELD_DMC520_HITS_MASK_M_NEXT_SHIFT_MASK 0xfU
#define FIELD_DMC520_HITS_MASK_M_NEXT_RD(src) ((0x8000U & (uint32_t)(src)) >> 15U)
#define FIELD_DMC520_HITS_MASK_M_NEXT_WR(dst) (0x8000U & ((uint32_t)(dst) >> 15U))
#define FIELD_DMC520_HITS_MASK_M_NEXT_SET(dst, src) (((dst) & ~0x8000U) | (((uint32_t)(src) << 15U) & 0x8000U))

/*  HIT_TURNAROUND_CONTROL_NEXT_ADDR [ HIT_TURNAROUND_LIMIT_H_NEXT ]  */
#define DMC520_HIT_TURNAROUND_LIMIT_H_NEXT_ADDR 44U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NEXT_MSB 21U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NEXT_LSB 16U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NEXT_WIDTH 6U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NEXT_MASK 0x3f0000U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NEXT_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NEXT_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NEXT_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  HIT_TURNAROUND_CONTROL_NEXT_ADDR [ HITS_MASK_H_NEXT ]  */
#define DMC520_HITS_MASK_H_NEXT_ADDR 44U
#define FIELD_DMC520_HITS_MASK_H_NEXT_MSB 23U
#define FIELD_DMC520_HITS_MASK_H_NEXT_LSB 23U
#define FIELD_DMC520_HITS_MASK_H_NEXT_WIDTH 1U
#define FIELD_DMC520_HITS_MASK_H_NEXT_MASK 0x800000U
#define FIELD_DMC520_HITS_MASK_H_NEXT_SHIFT_MASK 0x17U
#define FIELD_DMC520_HITS_MASK_H_NEXT_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_HITS_MASK_H_NEXT_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_HITS_MASK_H_NEXT_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  HIT_TURNAROUND_CONTROL_NEXT_ADDR [ HIT_TURNAROUND_LIMIT_HH_NEXT ]  */
#define DMC520_HIT_TURNAROUND_LIMIT_HH_NEXT_ADDR 44U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NEXT_MSB 29U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NEXT_LSB 24U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NEXT_WIDTH 6U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NEXT_MASK 0x3f000000U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NEXT_RD(src) ((0x3f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NEXT_WR(dst) (0x3f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NEXT_SET(dst, src) (((dst) & ~0x3f000000U) | (((uint32_t)(src) << 24U) & 0x3f000000U))

/*  HIT_TURNAROUND_CONTROL_NEXT_ADDR [ HITS_MASK_HH_NEXT ]  */
#define DMC520_HITS_MASK_HH_NEXT_ADDR 44U
#define FIELD_DMC520_HITS_MASK_HH_NEXT_MSB 31U
#define FIELD_DMC520_HITS_MASK_HH_NEXT_LSB 31U
#define FIELD_DMC520_HITS_MASK_HH_NEXT_WIDTH 1U
#define FIELD_DMC520_HITS_MASK_HH_NEXT_MASK 0x80000000U
#define FIELD_DMC520_HITS_MASK_HH_NEXT_SHIFT_MASK 0x1fU
#define FIELD_DMC520_HITS_MASK_HH_NEXT_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_HITS_MASK_HH_NEXT_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_HITS_MASK_HH_NEXT_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  QOS_CLASS_CONTROL_NEXT_ADDR [ MEDIUM_QOS_START_NEXT ]  */
#define DMC520_MEDIUM_QOS_START_NEXT_ADDR 48U
#define FIELD_DMC520_MEDIUM_QOS_START_NEXT_MSB 3U
#define FIELD_DMC520_MEDIUM_QOS_START_NEXT_LSB 0U
#define FIELD_DMC520_MEDIUM_QOS_START_NEXT_WIDTH 4U
#define FIELD_DMC520_MEDIUM_QOS_START_NEXT_MASK 0xfU
#define FIELD_DMC520_MEDIUM_QOS_START_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_MEDIUM_QOS_START_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_MEDIUM_QOS_START_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_MEDIUM_QOS_START_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  QOS_CLASS_CONTROL_NEXT_ADDR [ HIGH_QOS_START_NEXT ]  */
#define DMC520_HIGH_QOS_START_NEXT_ADDR 48U
#define FIELD_DMC520_HIGH_QOS_START_NEXT_MSB 7U
#define FIELD_DMC520_HIGH_QOS_START_NEXT_LSB 4U
#define FIELD_DMC520_HIGH_QOS_START_NEXT_WIDTH 4U
#define FIELD_DMC520_HIGH_QOS_START_NEXT_MASK 0xf0U
#define FIELD_DMC520_HIGH_QOS_START_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_HIGH_QOS_START_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_HIGH_QOS_START_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_HIGH_QOS_START_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  QOS_CLASS_CONTROL_NEXT_ADDR [ HIGH_HIGH_QOS_START_NEXT ]  */
#define DMC520_HIGH_HIGH_QOS_START_NEXT_ADDR 48U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NEXT_MSB 11U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NEXT_LSB 8U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NEXT_WIDTH 4U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NEXT_MASK 0xf00U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  ESCALATION_CONTROL_NEXT_ADDR [ ESCALATION_PRESCALAR_NEXT ]  */
#define DMC520_ESCALATION_PRESCALAR_NEXT_ADDR 52U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NEXT_MSB 1U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NEXT_LSB 0U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NEXT_WIDTH 2U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NEXT_MASK 0x3U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ESCALATION_PRESCALAR_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ESCALATION_PRESCALAR_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  ESCALATION_CONTROL_NEXT_ADDR [ ESCALATION_COUNT_NEXT ]  */
#define DMC520_ESCALATION_COUNT_NEXT_ADDR 52U
#define FIELD_DMC520_ESCALATION_COUNT_NEXT_MSB 11U
#define FIELD_DMC520_ESCALATION_COUNT_NEXT_LSB 8U
#define FIELD_DMC520_ESCALATION_COUNT_NEXT_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_NEXT_MASK 0xf00U
#define FIELD_DMC520_ESCALATION_COUNT_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_ESCALATION_COUNT_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ESCALATION_COUNT_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ESCALATION_COUNT_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  ESCALATION_CONTROL_NEXT_ADDR [ READ_BACKLOG_SUPPRESSION_NEXT ]  */
#define DMC520_READ_BACKLOG_SUPPRESSION_NEXT_ADDR 52U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NEXT_MSB 19U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NEXT_LSB 16U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NEXT_WIDTH 4U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NEXT_MASK 0xf0000U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  QV_CONTROL_31_00_NEXT_ADDR [ QOS0_PRIORITY_NEXT ]  */
#define DMC520_QOS0_PRIORITY_NEXT_ADDR 56U
#define FIELD_DMC520_QOS0_PRIORITY_NEXT_MSB 3U
#define FIELD_DMC520_QOS0_PRIORITY_NEXT_LSB 0U
#define FIELD_DMC520_QOS0_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS0_PRIORITY_NEXT_MASK 0xfU
#define FIELD_DMC520_QOS0_PRIORITY_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_QOS0_PRIORITY_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QOS0_PRIORITY_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QOS0_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  QV_CONTROL_31_00_NEXT_ADDR [ QOS1_PRIORITY_NEXT ]  */
#define DMC520_QOS1_PRIORITY_NEXT_ADDR 56U
#define FIELD_DMC520_QOS1_PRIORITY_NEXT_MSB 7U
#define FIELD_DMC520_QOS1_PRIORITY_NEXT_LSB 4U
#define FIELD_DMC520_QOS1_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS1_PRIORITY_NEXT_MASK 0xf0U
#define FIELD_DMC520_QOS1_PRIORITY_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_QOS1_PRIORITY_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QOS1_PRIORITY_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QOS1_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  QV_CONTROL_31_00_NEXT_ADDR [ QOS2_PRIORITY_NEXT ]  */
#define DMC520_QOS2_PRIORITY_NEXT_ADDR 56U
#define FIELD_DMC520_QOS2_PRIORITY_NEXT_MSB 11U
#define FIELD_DMC520_QOS2_PRIORITY_NEXT_LSB 8U
#define FIELD_DMC520_QOS2_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS2_PRIORITY_NEXT_MASK 0xf00U
#define FIELD_DMC520_QOS2_PRIORITY_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_QOS2_PRIORITY_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QOS2_PRIORITY_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QOS2_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  QV_CONTROL_31_00_NEXT_ADDR [ QOS3_PRIORITY_NEXT ]  */
#define DMC520_QOS3_PRIORITY_NEXT_ADDR 56U
#define FIELD_DMC520_QOS3_PRIORITY_NEXT_MSB 15U
#define FIELD_DMC520_QOS3_PRIORITY_NEXT_LSB 12U
#define FIELD_DMC520_QOS3_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS3_PRIORITY_NEXT_MASK 0xf000U
#define FIELD_DMC520_QOS3_PRIORITY_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_QOS3_PRIORITY_NEXT_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QOS3_PRIORITY_NEXT_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QOS3_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  QV_CONTROL_31_00_NEXT_ADDR [ QOS4_PRIORITY_NEXT ]  */
#define DMC520_QOS4_PRIORITY_NEXT_ADDR 56U
#define FIELD_DMC520_QOS4_PRIORITY_NEXT_MSB 19U
#define FIELD_DMC520_QOS4_PRIORITY_NEXT_LSB 16U
#define FIELD_DMC520_QOS4_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS4_PRIORITY_NEXT_MASK 0xf0000U
#define FIELD_DMC520_QOS4_PRIORITY_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_QOS4_PRIORITY_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QOS4_PRIORITY_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QOS4_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  QV_CONTROL_31_00_NEXT_ADDR [ QOS5_PRIORITY_NEXT ]  */
#define DMC520_QOS5_PRIORITY_NEXT_ADDR 56U
#define FIELD_DMC520_QOS5_PRIORITY_NEXT_MSB 23U
#define FIELD_DMC520_QOS5_PRIORITY_NEXT_LSB 20U
#define FIELD_DMC520_QOS5_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS5_PRIORITY_NEXT_MASK 0xf00000U
#define FIELD_DMC520_QOS5_PRIORITY_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_QOS5_PRIORITY_NEXT_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QOS5_PRIORITY_NEXT_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QOS5_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  QV_CONTROL_31_00_NEXT_ADDR [ QOS6_PRIORITY_NEXT ]  */
#define DMC520_QOS6_PRIORITY_NEXT_ADDR 56U
#define FIELD_DMC520_QOS6_PRIORITY_NEXT_MSB 27U
#define FIELD_DMC520_QOS6_PRIORITY_NEXT_LSB 24U
#define FIELD_DMC520_QOS6_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS6_PRIORITY_NEXT_MASK 0xf000000U
#define FIELD_DMC520_QOS6_PRIORITY_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_QOS6_PRIORITY_NEXT_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QOS6_PRIORITY_NEXT_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QOS6_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  QV_CONTROL_31_00_NEXT_ADDR [ QOS7_PRIORITY_NEXT ]  */
#define DMC520_QOS7_PRIORITY_NEXT_ADDR 56U
#define FIELD_DMC520_QOS7_PRIORITY_NEXT_MSB 31U
#define FIELD_DMC520_QOS7_PRIORITY_NEXT_LSB 28U
#define FIELD_DMC520_QOS7_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS7_PRIORITY_NEXT_MASK 0xf0000000U
#define FIELD_DMC520_QOS7_PRIORITY_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QOS7_PRIORITY_NEXT_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QOS7_PRIORITY_NEXT_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QOS7_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  QV_CONTROL_63_32_NEXT_ADDR [ QOS8_PRIORITY_NEXT ]  */
#define DMC520_QOS8_PRIORITY_NEXT_ADDR 60U
#define FIELD_DMC520_QOS8_PRIORITY_NEXT_MSB 3U
#define FIELD_DMC520_QOS8_PRIORITY_NEXT_LSB 0U
#define FIELD_DMC520_QOS8_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS8_PRIORITY_NEXT_MASK 0xfU
#define FIELD_DMC520_QOS8_PRIORITY_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_QOS8_PRIORITY_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QOS8_PRIORITY_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QOS8_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  QV_CONTROL_63_32_NEXT_ADDR [ QOS9_PRIORITY_NEXT ]  */
#define DMC520_QOS9_PRIORITY_NEXT_ADDR 60U
#define FIELD_DMC520_QOS9_PRIORITY_NEXT_MSB 7U
#define FIELD_DMC520_QOS9_PRIORITY_NEXT_LSB 4U
#define FIELD_DMC520_QOS9_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS9_PRIORITY_NEXT_MASK 0xf0U
#define FIELD_DMC520_QOS9_PRIORITY_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_QOS9_PRIORITY_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QOS9_PRIORITY_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QOS9_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  QV_CONTROL_63_32_NEXT_ADDR [ QOS10_PRIORITY_NEXT ]  */
#define DMC520_QOS10_PRIORITY_NEXT_ADDR 60U
#define FIELD_DMC520_QOS10_PRIORITY_NEXT_MSB 11U
#define FIELD_DMC520_QOS10_PRIORITY_NEXT_LSB 8U
#define FIELD_DMC520_QOS10_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS10_PRIORITY_NEXT_MASK 0xf00U
#define FIELD_DMC520_QOS10_PRIORITY_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_QOS10_PRIORITY_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QOS10_PRIORITY_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QOS10_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  QV_CONTROL_63_32_NEXT_ADDR [ QOS11_PRIORITY_NEXT ]  */
#define DMC520_QOS11_PRIORITY_NEXT_ADDR 60U
#define FIELD_DMC520_QOS11_PRIORITY_NEXT_MSB 15U
#define FIELD_DMC520_QOS11_PRIORITY_NEXT_LSB 12U
#define FIELD_DMC520_QOS11_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS11_PRIORITY_NEXT_MASK 0xf000U
#define FIELD_DMC520_QOS11_PRIORITY_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_QOS11_PRIORITY_NEXT_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QOS11_PRIORITY_NEXT_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QOS11_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  QV_CONTROL_63_32_NEXT_ADDR [ QOS12_PRIORITY_NEXT ]  */
#define DMC520_QOS12_PRIORITY_NEXT_ADDR 60U
#define FIELD_DMC520_QOS12_PRIORITY_NEXT_MSB 19U
#define FIELD_DMC520_QOS12_PRIORITY_NEXT_LSB 16U
#define FIELD_DMC520_QOS12_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS12_PRIORITY_NEXT_MASK 0xf0000U
#define FIELD_DMC520_QOS12_PRIORITY_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_QOS12_PRIORITY_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QOS12_PRIORITY_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QOS12_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  QV_CONTROL_63_32_NEXT_ADDR [ QOS13_PRIORITY_NEXT ]  */
#define DMC520_QOS13_PRIORITY_NEXT_ADDR 60U
#define FIELD_DMC520_QOS13_PRIORITY_NEXT_MSB 23U
#define FIELD_DMC520_QOS13_PRIORITY_NEXT_LSB 20U
#define FIELD_DMC520_QOS13_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS13_PRIORITY_NEXT_MASK 0xf00000U
#define FIELD_DMC520_QOS13_PRIORITY_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_QOS13_PRIORITY_NEXT_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QOS13_PRIORITY_NEXT_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QOS13_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  QV_CONTROL_63_32_NEXT_ADDR [ QOS14_PRIORITY_NEXT ]  */
#define DMC520_QOS14_PRIORITY_NEXT_ADDR 60U
#define FIELD_DMC520_QOS14_PRIORITY_NEXT_MSB 27U
#define FIELD_DMC520_QOS14_PRIORITY_NEXT_LSB 24U
#define FIELD_DMC520_QOS14_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS14_PRIORITY_NEXT_MASK 0xf000000U
#define FIELD_DMC520_QOS14_PRIORITY_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_QOS14_PRIORITY_NEXT_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QOS14_PRIORITY_NEXT_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QOS14_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  QV_CONTROL_63_32_NEXT_ADDR [ QOS15_PRIORITY_NEXT ]  */
#define DMC520_QOS15_PRIORITY_NEXT_ADDR 60U
#define FIELD_DMC520_QOS15_PRIORITY_NEXT_MSB 31U
#define FIELD_DMC520_QOS15_PRIORITY_NEXT_LSB 28U
#define FIELD_DMC520_QOS15_PRIORITY_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS15_PRIORITY_NEXT_MASK 0xf0000000U
#define FIELD_DMC520_QOS15_PRIORITY_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QOS15_PRIORITY_NEXT_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QOS15_PRIORITY_NEXT_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QOS15_PRIORITY_NEXT_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  RT_CONTROL_31_00_NEXT_ADDR [ QOS0_TIMEOUT_NEXT ]  */
#define DMC520_QOS0_TIMEOUT_NEXT_ADDR 64U
#define FIELD_DMC520_QOS0_TIMEOUT_NEXT_MSB 3U
#define FIELD_DMC520_QOS0_TIMEOUT_NEXT_LSB 0U
#define FIELD_DMC520_QOS0_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS0_TIMEOUT_NEXT_MASK 0xfU
#define FIELD_DMC520_QOS0_TIMEOUT_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_QOS0_TIMEOUT_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QOS0_TIMEOUT_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QOS0_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  RT_CONTROL_31_00_NEXT_ADDR [ QOS1_TIMEOUT_NEXT ]  */
#define DMC520_QOS1_TIMEOUT_NEXT_ADDR 64U
#define FIELD_DMC520_QOS1_TIMEOUT_NEXT_MSB 7U
#define FIELD_DMC520_QOS1_TIMEOUT_NEXT_LSB 4U
#define FIELD_DMC520_QOS1_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS1_TIMEOUT_NEXT_MASK 0xf0U
#define FIELD_DMC520_QOS1_TIMEOUT_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_QOS1_TIMEOUT_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QOS1_TIMEOUT_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QOS1_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  RT_CONTROL_31_00_NEXT_ADDR [ QOS2_TIMEOUT_NEXT ]  */
#define DMC520_QOS2_TIMEOUT_NEXT_ADDR 64U
#define FIELD_DMC520_QOS2_TIMEOUT_NEXT_MSB 11U
#define FIELD_DMC520_QOS2_TIMEOUT_NEXT_LSB 8U
#define FIELD_DMC520_QOS2_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS2_TIMEOUT_NEXT_MASK 0xf00U
#define FIELD_DMC520_QOS2_TIMEOUT_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_QOS2_TIMEOUT_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QOS2_TIMEOUT_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QOS2_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  RT_CONTROL_31_00_NEXT_ADDR [ QOS3_TIMEOUT_NEXT ]  */
#define DMC520_QOS3_TIMEOUT_NEXT_ADDR 64U
#define FIELD_DMC520_QOS3_TIMEOUT_NEXT_MSB 15U
#define FIELD_DMC520_QOS3_TIMEOUT_NEXT_LSB 12U
#define FIELD_DMC520_QOS3_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS3_TIMEOUT_NEXT_MASK 0xf000U
#define FIELD_DMC520_QOS3_TIMEOUT_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_QOS3_TIMEOUT_NEXT_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QOS3_TIMEOUT_NEXT_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QOS3_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  RT_CONTROL_31_00_NEXT_ADDR [ QOS4_TIMEOUT_NEXT ]  */
#define DMC520_QOS4_TIMEOUT_NEXT_ADDR 64U
#define FIELD_DMC520_QOS4_TIMEOUT_NEXT_MSB 19U
#define FIELD_DMC520_QOS4_TIMEOUT_NEXT_LSB 16U
#define FIELD_DMC520_QOS4_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS4_TIMEOUT_NEXT_MASK 0xf0000U
#define FIELD_DMC520_QOS4_TIMEOUT_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_QOS4_TIMEOUT_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QOS4_TIMEOUT_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QOS4_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  RT_CONTROL_31_00_NEXT_ADDR [ QOS5_TIMEOUT_NEXT ]  */
#define DMC520_QOS5_TIMEOUT_NEXT_ADDR 64U
#define FIELD_DMC520_QOS5_TIMEOUT_NEXT_MSB 23U
#define FIELD_DMC520_QOS5_TIMEOUT_NEXT_LSB 20U
#define FIELD_DMC520_QOS5_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS5_TIMEOUT_NEXT_MASK 0xf00000U
#define FIELD_DMC520_QOS5_TIMEOUT_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_QOS5_TIMEOUT_NEXT_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QOS5_TIMEOUT_NEXT_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QOS5_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  RT_CONTROL_31_00_NEXT_ADDR [ QOS6_TIMEOUT_NEXT ]  */
#define DMC520_QOS6_TIMEOUT_NEXT_ADDR 64U
#define FIELD_DMC520_QOS6_TIMEOUT_NEXT_MSB 27U
#define FIELD_DMC520_QOS6_TIMEOUT_NEXT_LSB 24U
#define FIELD_DMC520_QOS6_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS6_TIMEOUT_NEXT_MASK 0xf000000U
#define FIELD_DMC520_QOS6_TIMEOUT_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_QOS6_TIMEOUT_NEXT_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QOS6_TIMEOUT_NEXT_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QOS6_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  RT_CONTROL_31_00_NEXT_ADDR [ QOS7_TIMEOUT_NEXT ]  */
#define DMC520_QOS7_TIMEOUT_NEXT_ADDR 64U
#define FIELD_DMC520_QOS7_TIMEOUT_NEXT_MSB 31U
#define FIELD_DMC520_QOS7_TIMEOUT_NEXT_LSB 28U
#define FIELD_DMC520_QOS7_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS7_TIMEOUT_NEXT_MASK 0xf0000000U
#define FIELD_DMC520_QOS7_TIMEOUT_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QOS7_TIMEOUT_NEXT_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QOS7_TIMEOUT_NEXT_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QOS7_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  RT_CONTROL_63_32_NEXT_ADDR [ QOS8_TIMEOUT_NEXT ]  */
#define DMC520_QOS8_TIMEOUT_NEXT_ADDR 68U
#define FIELD_DMC520_QOS8_TIMEOUT_NEXT_MSB 3U
#define FIELD_DMC520_QOS8_TIMEOUT_NEXT_LSB 0U
#define FIELD_DMC520_QOS8_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS8_TIMEOUT_NEXT_MASK 0xfU
#define FIELD_DMC520_QOS8_TIMEOUT_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_QOS8_TIMEOUT_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QOS8_TIMEOUT_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QOS8_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  RT_CONTROL_63_32_NEXT_ADDR [ QOS9_TIMEOUT_NEXT ]  */
#define DMC520_QOS9_TIMEOUT_NEXT_ADDR 68U
#define FIELD_DMC520_QOS9_TIMEOUT_NEXT_MSB 7U
#define FIELD_DMC520_QOS9_TIMEOUT_NEXT_LSB 4U
#define FIELD_DMC520_QOS9_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS9_TIMEOUT_NEXT_MASK 0xf0U
#define FIELD_DMC520_QOS9_TIMEOUT_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_QOS9_TIMEOUT_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QOS9_TIMEOUT_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QOS9_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  RT_CONTROL_63_32_NEXT_ADDR [ QOS10_TIMEOUT_NEXT ]  */
#define DMC520_QOS10_TIMEOUT_NEXT_ADDR 68U
#define FIELD_DMC520_QOS10_TIMEOUT_NEXT_MSB 11U
#define FIELD_DMC520_QOS10_TIMEOUT_NEXT_LSB 8U
#define FIELD_DMC520_QOS10_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS10_TIMEOUT_NEXT_MASK 0xf00U
#define FIELD_DMC520_QOS10_TIMEOUT_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_QOS10_TIMEOUT_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QOS10_TIMEOUT_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QOS10_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  RT_CONTROL_63_32_NEXT_ADDR [ QOS11_TIMEOUT_NEXT ]  */
#define DMC520_QOS11_TIMEOUT_NEXT_ADDR 68U
#define FIELD_DMC520_QOS11_TIMEOUT_NEXT_MSB 15U
#define FIELD_DMC520_QOS11_TIMEOUT_NEXT_LSB 12U
#define FIELD_DMC520_QOS11_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS11_TIMEOUT_NEXT_MASK 0xf000U
#define FIELD_DMC520_QOS11_TIMEOUT_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_QOS11_TIMEOUT_NEXT_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QOS11_TIMEOUT_NEXT_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QOS11_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  RT_CONTROL_63_32_NEXT_ADDR [ QOS12_TIMEOUT_NEXT ]  */
#define DMC520_QOS12_TIMEOUT_NEXT_ADDR 68U
#define FIELD_DMC520_QOS12_TIMEOUT_NEXT_MSB 19U
#define FIELD_DMC520_QOS12_TIMEOUT_NEXT_LSB 16U
#define FIELD_DMC520_QOS12_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS12_TIMEOUT_NEXT_MASK 0xf0000U
#define FIELD_DMC520_QOS12_TIMEOUT_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_QOS12_TIMEOUT_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QOS12_TIMEOUT_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QOS12_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  RT_CONTROL_63_32_NEXT_ADDR [ QOS13_TIMEOUT_NEXT ]  */
#define DMC520_QOS13_TIMEOUT_NEXT_ADDR 68U
#define FIELD_DMC520_QOS13_TIMEOUT_NEXT_MSB 23U
#define FIELD_DMC520_QOS13_TIMEOUT_NEXT_LSB 20U
#define FIELD_DMC520_QOS13_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS13_TIMEOUT_NEXT_MASK 0xf00000U
#define FIELD_DMC520_QOS13_TIMEOUT_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_QOS13_TIMEOUT_NEXT_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QOS13_TIMEOUT_NEXT_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QOS13_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  RT_CONTROL_63_32_NEXT_ADDR [ QOS14_TIMEOUT_NEXT ]  */
#define DMC520_QOS14_TIMEOUT_NEXT_ADDR 68U
#define FIELD_DMC520_QOS14_TIMEOUT_NEXT_MSB 27U
#define FIELD_DMC520_QOS14_TIMEOUT_NEXT_LSB 24U
#define FIELD_DMC520_QOS14_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS14_TIMEOUT_NEXT_MASK 0xf000000U
#define FIELD_DMC520_QOS14_TIMEOUT_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_QOS14_TIMEOUT_NEXT_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QOS14_TIMEOUT_NEXT_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QOS14_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  RT_CONTROL_63_32_NEXT_ADDR [ QOS15_TIMEOUT_NEXT ]  */
#define DMC520_QOS15_TIMEOUT_NEXT_ADDR 68U
#define FIELD_DMC520_QOS15_TIMEOUT_NEXT_MSB 31U
#define FIELD_DMC520_QOS15_TIMEOUT_NEXT_LSB 28U
#define FIELD_DMC520_QOS15_TIMEOUT_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS15_TIMEOUT_NEXT_MASK 0xf0000000U
#define FIELD_DMC520_QOS15_TIMEOUT_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QOS15_TIMEOUT_NEXT_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QOS15_TIMEOUT_NEXT_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QOS15_TIMEOUT_NEXT_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  TIMEOUT_CONTROL_NEXT_ADDR [ TIMEOUT_PRESCALAR_NEXT ]  */
#define DMC520_TIMEOUT_PRESCALAR_NEXT_ADDR 72U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NEXT_MSB 1U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NEXT_LSB 0U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NEXT_WIDTH 2U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NEXT_MASK 0x3U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  CREDIT_CONTROL_NEXT_ADDR [ CREDIT_PRESCALAR_NEXT ]  */
#define DMC520_CREDIT_PRESCALAR_NEXT_ADDR 76U
#define FIELD_DMC520_CREDIT_PRESCALAR_NEXT_MSB 1U
#define FIELD_DMC520_CREDIT_PRESCALAR_NEXT_LSB 0U
#define FIELD_DMC520_CREDIT_PRESCALAR_NEXT_WIDTH 2U
#define FIELD_DMC520_CREDIT_PRESCALAR_NEXT_MASK 0x3U
#define FIELD_DMC520_CREDIT_PRESCALAR_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_CREDIT_PRESCALAR_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_CREDIT_PRESCALAR_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_CREDIT_PRESCALAR_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  CREDIT_CONTROL_NEXT_ADDR [ CREDIT_COUNT_NEXT ]  */
#define DMC520_CREDIT_COUNT_NEXT_ADDR 76U
#define FIELD_DMC520_CREDIT_COUNT_NEXT_MSB 11U
#define FIELD_DMC520_CREDIT_COUNT_NEXT_LSB 8U
#define FIELD_DMC520_CREDIT_COUNT_NEXT_WIDTH 4U
#define FIELD_DMC520_CREDIT_COUNT_NEXT_MASK 0xf00U
#define FIELD_DMC520_CREDIT_COUNT_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_CREDIT_COUNT_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_CREDIT_COUNT_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_CREDIT_COUNT_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  WRITE_PRIORITY_CONTROL_31_00_NEXT_ADDR [ WRITE_FILL_PRIORITY_1_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_1_16THS_NEXT_ADDR 80U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NEXT_MSB 7U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NEXT_LSB 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NEXT_MASK 0xf0U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  WRITE_PRIORITY_CONTROL_31_00_NEXT_ADDR [ WRITE_FILL_PRIORITY_2_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_2_16THS_NEXT_ADDR 80U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NEXT_MSB 11U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NEXT_LSB 8U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NEXT_MASK 0xf00U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  WRITE_PRIORITY_CONTROL_31_00_NEXT_ADDR [ WRITE_FILL_PRIORITY_3_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_3_16THS_NEXT_ADDR 80U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NEXT_MSB 15U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NEXT_LSB 12U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NEXT_MASK 0xf000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NEXT_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NEXT_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NEXT_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  WRITE_PRIORITY_CONTROL_31_00_NEXT_ADDR [ WRITE_FILL_PRIORITY_4_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_4_16THS_NEXT_ADDR 80U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NEXT_MSB 19U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NEXT_LSB 16U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NEXT_MASK 0xf0000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  WRITE_PRIORITY_CONTROL_31_00_NEXT_ADDR [ WRITE_FILL_PRIORITY_5_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_5_16THS_NEXT_ADDR 80U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NEXT_MSB 23U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NEXT_LSB 20U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NEXT_MASK 0xf00000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NEXT_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NEXT_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NEXT_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  WRITE_PRIORITY_CONTROL_31_00_NEXT_ADDR [ WRITE_FILL_PRIORITY_6_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_6_16THS_NEXT_ADDR 80U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NEXT_MSB 27U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NEXT_LSB 24U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NEXT_MASK 0xf000000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NEXT_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NEXT_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NEXT_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  WRITE_PRIORITY_CONTROL_31_00_NEXT_ADDR [ WRITE_FILL_PRIORITY_7_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_7_16THS_NEXT_ADDR 80U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NEXT_MSB 31U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NEXT_LSB 28U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NEXT_MASK 0xf0000000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NEXT_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NEXT_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  WRITE_PRIORITY_CONTROL_63_32_NEXT_ADDR [ WRITE_FILL_PRIORITY_8_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_8_16THS_NEXT_ADDR 84U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NEXT_MSB 3U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NEXT_LSB 0U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NEXT_MASK 0xfU
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  WRITE_PRIORITY_CONTROL_63_32_NEXT_ADDR [ WRITE_FILL_PRIORITY_9_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_9_16THS_NEXT_ADDR 84U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NEXT_MSB 7U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NEXT_LSB 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NEXT_MASK 0xf0U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  WRITE_PRIORITY_CONTROL_63_32_NEXT_ADDR [ WRITE_FILL_PRIORITY_10_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_10_16THS_NEXT_ADDR 84U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NEXT_MSB 11U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NEXT_LSB 8U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NEXT_MASK 0xf00U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  WRITE_PRIORITY_CONTROL_63_32_NEXT_ADDR [ WRITE_FILL_PRIORITY_11_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_11_16THS_NEXT_ADDR 84U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NEXT_MSB 15U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NEXT_LSB 12U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NEXT_MASK 0xf000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NEXT_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NEXT_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NEXT_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  WRITE_PRIORITY_CONTROL_63_32_NEXT_ADDR [ WRITE_FILL_PRIORITY_12_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_12_16THS_NEXT_ADDR 84U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NEXT_MSB 19U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NEXT_LSB 16U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NEXT_MASK 0xf0000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  WRITE_PRIORITY_CONTROL_63_32_NEXT_ADDR [ WRITE_FILL_PRIORITY_13_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_13_16THS_NEXT_ADDR 84U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NEXT_MSB 23U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NEXT_LSB 20U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NEXT_MASK 0xf00000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NEXT_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NEXT_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NEXT_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  WRITE_PRIORITY_CONTROL_63_32_NEXT_ADDR [ WRITE_FILL_PRIORITY_14_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_14_16THS_NEXT_ADDR 84U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NEXT_MSB 27U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NEXT_LSB 24U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NEXT_MASK 0xf000000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NEXT_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NEXT_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NEXT_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  WRITE_PRIORITY_CONTROL_63_32_NEXT_ADDR [ WRITE_FILL_PRIORITY_15_16THS_NEXT ]  */
#define DMC520_WRITE_FILL_PRIORITY_15_16THS_NEXT_ADDR 84U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NEXT_MSB 31U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NEXT_LSB 28U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NEXT_MASK 0xf0000000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NEXT_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NEXT_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_1_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NEXT_ADDR 96U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NEXT_MSB 7U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NEXT_LSB 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NEXT_MASK 0xf0U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_2_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NEXT_ADDR 96U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NEXT_MSB 11U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NEXT_LSB 8U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NEXT_MASK 0xf00U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_3_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NEXT_ADDR 96U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NEXT_MSB 15U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NEXT_LSB 12U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NEXT_MASK 0xf000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NEXT_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NEXT_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NEXT_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_4_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NEXT_ADDR 96U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NEXT_MSB 19U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NEXT_LSB 16U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NEXT_MASK 0xf0000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_5_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NEXT_ADDR 96U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NEXT_MSB 23U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NEXT_LSB 20U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NEXT_MASK 0xf00000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NEXT_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NEXT_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NEXT_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_6_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NEXT_ADDR 96U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NEXT_MSB 27U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NEXT_LSB 24U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NEXT_MASK 0xf000000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NEXT_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NEXT_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NEXT_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_7_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NEXT_ADDR 96U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NEXT_MSB 31U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NEXT_LSB 28U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NEXT_MASK 0xf0000000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NEXT_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NEXT_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_8_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NEXT_ADDR 100U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NEXT_MSB 3U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NEXT_LSB 0U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NEXT_MASK 0xfU
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_9_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NEXT_ADDR 100U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NEXT_MSB 7U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NEXT_LSB 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NEXT_MASK 0xf0U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_10_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NEXT_ADDR 100U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NEXT_MSB 11U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NEXT_LSB 8U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NEXT_MASK 0xf00U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_11_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NEXT_ADDR 100U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NEXT_MSB 15U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NEXT_LSB 12U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NEXT_MASK 0xf000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NEXT_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NEXT_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NEXT_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_12_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NEXT_ADDR 100U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NEXT_MSB 19U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NEXT_LSB 16U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NEXT_MASK 0xf0000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_13_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NEXT_ADDR 100U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NEXT_MSB 23U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NEXT_LSB 20U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NEXT_MASK 0xf00000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NEXT_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NEXT_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NEXT_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_14_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NEXT_ADDR 100U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NEXT_MSB 27U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NEXT_LSB 24U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NEXT_MASK 0xf000000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NEXT_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NEXT_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NEXT_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NEXT_ADDR [ QUEUE_FILL_THRESHOLD_15_16THS_NEXT ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NEXT_ADDR 100U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NEXT_MSB 31U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NEXT_LSB 28U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NEXT_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NEXT_MASK 0xf0000000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NEXT_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NEXT_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NEXT_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  MEMORY_ADDRESS_MAX_31_00_NEXT_ADDR [ REGION_NS_READ_EN_NEXT ]  */
#define DMC520_REGION_NS_READ_EN_NEXT_ADDR 120U
#define FIELD_DMC520_REGION_NS_READ_EN_NEXT_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN_NEXT_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN_NEXT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  MEMORY_ADDRESS_MAX_31_00_NEXT_ADDR [ REGION_NS_WRITE_EN_NEXT ]  */
#define DMC520_REGION_NS_WRITE_EN_NEXT_ADDR 120U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NEXT_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NEXT_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NEXT_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  MEMORY_ADDRESS_MAX_31_00_NEXT_ADDR [ REGION_S_READ_EN_NEXT ]  */
#define DMC520_REGION_S_READ_EN_NEXT_ADDR 120U
#define FIELD_DMC520_REGION_S_READ_EN_NEXT_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN_NEXT_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN_NEXT_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  MEMORY_ADDRESS_MAX_31_00_NEXT_ADDR [ REGION_S_WRITE_EN_NEXT ]  */
#define DMC520_REGION_S_WRITE_EN_NEXT_ADDR 120U
#define FIELD_DMC520_REGION_S_WRITE_EN_NEXT_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN_NEXT_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN_NEXT_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  MEMORY_ADDRESS_MAX_31_00_NEXT_ADDR [ ENABLE_ERR_RESPONSE_NEXT ]  */
#define DMC520_ENABLE_ERR_RESPONSE_NEXT_ADDR 120U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NEXT_MSB 4U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NEXT_LSB 4U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NEXT_WIDTH 1U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NEXT_MASK 0x10U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NEXT_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NEXT_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NEXT_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  MEMORY_ADDRESS_MAX_31_00_NEXT_ADDR [ MEMORY_ADDRESS_MAX_31_16_NEXT ]  */
#define DMC520_MEMORY_ADDRESS_MAX_31_16_NEXT_ADDR 120U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NEXT_MSB 31U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NEXT_LSB 16U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  MEMORY_ADDRESS_MAX_43_32_NEXT_ADDR [ MEMORY_ADDRESS_MAX_43_32_NEXT ]  */
#define DMC520_MEMORY_ADDRESS_MAX_43_32_NEXT_ADDR 124U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NEXT_MSB 11U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NEXT_LSB 0U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN0_31_00_NEXT_ADDR [ REGION_NS_READ_EN0_NEXT ]  */
#define DMC520_REGION_NS_READ_EN0_NEXT_ADDR 128U
#define FIELD_DMC520_REGION_NS_READ_EN0_NEXT_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN0_NEXT_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN0_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN0_NEXT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN0_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN0_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN0_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN0_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN0_31_00_NEXT_ADDR [ REGION_NS_WRITE_EN0_NEXT ]  */
#define DMC520_REGION_NS_WRITE_EN0_NEXT_ADDR 128U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NEXT_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NEXT_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NEXT_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN0_31_00_NEXT_ADDR [ REGION_S_READ_EN0_NEXT ]  */
#define DMC520_REGION_S_READ_EN0_NEXT_ADDR 128U
#define FIELD_DMC520_REGION_S_READ_EN0_NEXT_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN0_NEXT_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN0_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN0_NEXT_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN0_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN0_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN0_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN0_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN0_31_00_NEXT_ADDR [ REGION_S_WRITE_EN0_NEXT ]  */
#define DMC520_REGION_S_WRITE_EN0_NEXT_ADDR 128U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NEXT_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NEXT_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NEXT_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN0_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN0_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN0_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MIN0_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN0_31_16_NEXT_ADDR 128U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN0_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MIN0_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN0_43_32_NEXT_ADDR 132U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX0_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MAX0_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX0_31_16_NEXT_ADDR 136U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX0_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MAX0_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX0_43_32_NEXT_ADDR 140U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN1_31_00_NEXT_ADDR [ REGION_NS_READ_EN1_NEXT ]  */
#define DMC520_REGION_NS_READ_EN1_NEXT_ADDR 144U
#define FIELD_DMC520_REGION_NS_READ_EN1_NEXT_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN1_NEXT_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN1_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN1_NEXT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN1_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN1_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN1_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN1_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN1_31_00_NEXT_ADDR [ REGION_NS_WRITE_EN1_NEXT ]  */
#define DMC520_REGION_NS_WRITE_EN1_NEXT_ADDR 144U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NEXT_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NEXT_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NEXT_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN1_31_00_NEXT_ADDR [ REGION_S_READ_EN1_NEXT ]  */
#define DMC520_REGION_S_READ_EN1_NEXT_ADDR 144U
#define FIELD_DMC520_REGION_S_READ_EN1_NEXT_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN1_NEXT_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN1_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN1_NEXT_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN1_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN1_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN1_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN1_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN1_31_00_NEXT_ADDR [ REGION_S_WRITE_EN1_NEXT ]  */
#define DMC520_REGION_S_WRITE_EN1_NEXT_ADDR 144U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NEXT_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NEXT_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NEXT_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN1_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN1_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN1_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MIN1_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN1_31_16_NEXT_ADDR 144U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN1_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MIN1_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN1_43_32_NEXT_ADDR 148U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX1_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MAX1_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX1_31_16_NEXT_ADDR 152U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX1_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MAX1_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX1_43_32_NEXT_ADDR 156U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN2_31_00_NEXT_ADDR [ REGION_NS_READ_EN2_NEXT ]  */
#define DMC520_REGION_NS_READ_EN2_NEXT_ADDR 160U
#define FIELD_DMC520_REGION_NS_READ_EN2_NEXT_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN2_NEXT_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN2_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN2_NEXT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN2_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN2_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN2_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN2_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN2_31_00_NEXT_ADDR [ REGION_NS_WRITE_EN2_NEXT ]  */
#define DMC520_REGION_NS_WRITE_EN2_NEXT_ADDR 160U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NEXT_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NEXT_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NEXT_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN2_31_00_NEXT_ADDR [ REGION_S_READ_EN2_NEXT ]  */
#define DMC520_REGION_S_READ_EN2_NEXT_ADDR 160U
#define FIELD_DMC520_REGION_S_READ_EN2_NEXT_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN2_NEXT_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN2_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN2_NEXT_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN2_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN2_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN2_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN2_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN2_31_00_NEXT_ADDR [ REGION_S_WRITE_EN2_NEXT ]  */
#define DMC520_REGION_S_WRITE_EN2_NEXT_ADDR 160U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NEXT_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NEXT_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NEXT_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN2_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN2_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN2_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MIN2_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN2_31_16_NEXT_ADDR 160U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN2_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MIN2_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN2_43_32_NEXT_ADDR 164U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX2_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MAX2_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX2_31_16_NEXT_ADDR 168U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX2_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MAX2_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX2_43_32_NEXT_ADDR 172U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN3_31_00_NEXT_ADDR [ REGION_NS_READ_EN3_NEXT ]  */
#define DMC520_REGION_NS_READ_EN3_NEXT_ADDR 176U
#define FIELD_DMC520_REGION_NS_READ_EN3_NEXT_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN3_NEXT_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN3_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN3_NEXT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN3_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN3_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN3_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN3_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN3_31_00_NEXT_ADDR [ REGION_NS_WRITE_EN3_NEXT ]  */
#define DMC520_REGION_NS_WRITE_EN3_NEXT_ADDR 176U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NEXT_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NEXT_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NEXT_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN3_31_00_NEXT_ADDR [ REGION_S_READ_EN3_NEXT ]  */
#define DMC520_REGION_S_READ_EN3_NEXT_ADDR 176U
#define FIELD_DMC520_REGION_S_READ_EN3_NEXT_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN3_NEXT_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN3_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN3_NEXT_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN3_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN3_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN3_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN3_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN3_31_00_NEXT_ADDR [ REGION_S_WRITE_EN3_NEXT ]  */
#define DMC520_REGION_S_WRITE_EN3_NEXT_ADDR 176U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NEXT_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NEXT_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NEXT_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN3_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN3_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN3_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MIN3_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN3_31_16_NEXT_ADDR 176U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN3_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MIN3_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN3_43_32_NEXT_ADDR 180U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX3_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MAX3_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX3_31_16_NEXT_ADDR 184U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX3_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MAX3_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX3_43_32_NEXT_ADDR 188U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN4_31_00_NEXT_ADDR [ REGION_NS_READ_EN4_NEXT ]  */
#define DMC520_REGION_NS_READ_EN4_NEXT_ADDR 192U
#define FIELD_DMC520_REGION_NS_READ_EN4_NEXT_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN4_NEXT_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN4_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN4_NEXT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN4_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN4_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN4_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN4_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN4_31_00_NEXT_ADDR [ REGION_NS_WRITE_EN4_NEXT ]  */
#define DMC520_REGION_NS_WRITE_EN4_NEXT_ADDR 192U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NEXT_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NEXT_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NEXT_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN4_31_00_NEXT_ADDR [ REGION_S_READ_EN4_NEXT ]  */
#define DMC520_REGION_S_READ_EN4_NEXT_ADDR 192U
#define FIELD_DMC520_REGION_S_READ_EN4_NEXT_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN4_NEXT_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN4_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN4_NEXT_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN4_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN4_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN4_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN4_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN4_31_00_NEXT_ADDR [ REGION_S_WRITE_EN4_NEXT ]  */
#define DMC520_REGION_S_WRITE_EN4_NEXT_ADDR 192U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NEXT_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NEXT_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NEXT_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN4_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN4_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN4_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MIN4_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN4_31_16_NEXT_ADDR 192U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN4_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MIN4_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN4_43_32_NEXT_ADDR 196U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX4_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MAX4_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX4_31_16_NEXT_ADDR 200U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX4_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MAX4_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX4_43_32_NEXT_ADDR 204U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN5_31_00_NEXT_ADDR [ REGION_NS_READ_EN5_NEXT ]  */
#define DMC520_REGION_NS_READ_EN5_NEXT_ADDR 208U
#define FIELD_DMC520_REGION_NS_READ_EN5_NEXT_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN5_NEXT_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN5_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN5_NEXT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN5_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN5_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN5_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN5_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN5_31_00_NEXT_ADDR [ REGION_NS_WRITE_EN5_NEXT ]  */
#define DMC520_REGION_NS_WRITE_EN5_NEXT_ADDR 208U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NEXT_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NEXT_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NEXT_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN5_31_00_NEXT_ADDR [ REGION_S_READ_EN5_NEXT ]  */
#define DMC520_REGION_S_READ_EN5_NEXT_ADDR 208U
#define FIELD_DMC520_REGION_S_READ_EN5_NEXT_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN5_NEXT_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN5_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN5_NEXT_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN5_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN5_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN5_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN5_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN5_31_00_NEXT_ADDR [ REGION_S_WRITE_EN5_NEXT ]  */
#define DMC520_REGION_S_WRITE_EN5_NEXT_ADDR 208U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NEXT_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NEXT_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NEXT_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN5_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN5_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN5_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MIN5_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN5_31_16_NEXT_ADDR 208U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN5_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MIN5_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN5_43_32_NEXT_ADDR 212U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX5_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MAX5_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX5_31_16_NEXT_ADDR 216U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX5_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MAX5_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX5_43_32_NEXT_ADDR 220U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN6_31_00_NEXT_ADDR [ REGION_NS_READ_EN6_NEXT ]  */
#define DMC520_REGION_NS_READ_EN6_NEXT_ADDR 224U
#define FIELD_DMC520_REGION_NS_READ_EN6_NEXT_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN6_NEXT_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN6_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN6_NEXT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN6_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN6_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN6_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN6_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN6_31_00_NEXT_ADDR [ REGION_NS_WRITE_EN6_NEXT ]  */
#define DMC520_REGION_NS_WRITE_EN6_NEXT_ADDR 224U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NEXT_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NEXT_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NEXT_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN6_31_00_NEXT_ADDR [ REGION_S_READ_EN6_NEXT ]  */
#define DMC520_REGION_S_READ_EN6_NEXT_ADDR 224U
#define FIELD_DMC520_REGION_S_READ_EN6_NEXT_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN6_NEXT_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN6_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN6_NEXT_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN6_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN6_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN6_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN6_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN6_31_00_NEXT_ADDR [ REGION_S_WRITE_EN6_NEXT ]  */
#define DMC520_REGION_S_WRITE_EN6_NEXT_ADDR 224U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NEXT_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NEXT_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NEXT_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN6_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN6_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN6_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MIN6_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN6_31_16_NEXT_ADDR 224U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN6_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MIN6_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN6_43_32_NEXT_ADDR 228U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX6_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MAX6_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX6_31_16_NEXT_ADDR 232U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX6_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MAX6_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX6_43_32_NEXT_ADDR 236U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN7_31_00_NEXT_ADDR [ REGION_NS_READ_EN7_NEXT ]  */
#define DMC520_REGION_NS_READ_EN7_NEXT_ADDR 240U
#define FIELD_DMC520_REGION_NS_READ_EN7_NEXT_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN7_NEXT_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN7_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN7_NEXT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN7_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN7_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN7_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN7_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN7_31_00_NEXT_ADDR [ REGION_NS_WRITE_EN7_NEXT ]  */
#define DMC520_REGION_NS_WRITE_EN7_NEXT_ADDR 240U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NEXT_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NEXT_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NEXT_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN7_31_00_NEXT_ADDR [ REGION_S_READ_EN7_NEXT ]  */
#define DMC520_REGION_S_READ_EN7_NEXT_ADDR 240U
#define FIELD_DMC520_REGION_S_READ_EN7_NEXT_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN7_NEXT_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN7_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN7_NEXT_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN7_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN7_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN7_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN7_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN7_31_00_NEXT_ADDR [ REGION_S_WRITE_EN7_NEXT ]  */
#define DMC520_REGION_S_WRITE_EN7_NEXT_ADDR 240U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NEXT_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NEXT_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NEXT_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NEXT_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN7_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN7_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN7_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MIN7_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN7_31_16_NEXT_ADDR 240U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN7_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MIN7_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MIN7_43_32_NEXT_ADDR 244U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX7_31_00_NEXT_ADDR [ ACCESS_ADDRESS_MAX7_31_16_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX7_31_16_NEXT_ADDR 248U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NEXT_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NEXT_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NEXT_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NEXT_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NEXT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NEXT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NEXT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX7_43_32_NEXT_ADDR [ ACCESS_ADDRESS_MAX7_43_32_NEXT ]  */
#define DMC520_ACCESS_ADDRESS_MAX7_43_32_NEXT_ADDR 252U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NEXT_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NEXT_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NEXT_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NEXT_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  CHANNEL_STATUS_ADDR [ M0_IDLE ]  */
#define DMC520_M0_IDLE_ADDR 256U
#define FIELD_DMC520_M0_IDLE_MSB 0U
#define FIELD_DMC520_M0_IDLE_LSB 0U
#define FIELD_DMC520_M0_IDLE_WIDTH 1U
#define FIELD_DMC520_M0_IDLE_MASK 0x1U
#define FIELD_DMC520_M0_IDLE_SHIFT_MASK 0x0U
#define FIELD_DMC520_M0_IDLE_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_M0_IDLE_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_M0_IDLE_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  CHANNEL_STATUS_ADDR [ M0_EMPTY ]  */
#define DMC520_M0_EMPTY_ADDR 256U
#define FIELD_DMC520_M0_EMPTY_MSB 1U
#define FIELD_DMC520_M0_EMPTY_LSB 1U
#define FIELD_DMC520_M0_EMPTY_WIDTH 1U
#define FIELD_DMC520_M0_EMPTY_MASK 0x2U
#define FIELD_DMC520_M0_EMPTY_SHIFT_MASK 0x1U
#define FIELD_DMC520_M0_EMPTY_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_M0_EMPTY_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_M0_EMPTY_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  CHANNEL_STATUS_ADDR [ M0_LOW_POWER ]  */
#define DMC520_M0_LOW_POWER_ADDR 256U
#define FIELD_DMC520_M0_LOW_POWER_MSB 2U
#define FIELD_DMC520_M0_LOW_POWER_LSB 2U
#define FIELD_DMC520_M0_LOW_POWER_WIDTH 1U
#define FIELD_DMC520_M0_LOW_POWER_MASK 0x4U
#define FIELD_DMC520_M0_LOW_POWER_SHIFT_MASK 0x2U
#define FIELD_DMC520_M0_LOW_POWER_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_M0_LOW_POWER_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_M0_LOW_POWER_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  CHANNEL_STATUS_ADDR [ M0_RANK_SREF ]  */
#define DMC520_M0_RANK_SREF_ADDR 256U
#define FIELD_DMC520_M0_RANK_SREF_MSB 15U
#define FIELD_DMC520_M0_RANK_SREF_LSB 8U
#define FIELD_DMC520_M0_RANK_SREF_WIDTH 8U
#define FIELD_DMC520_M0_RANK_SREF_MASK 0xff00U
#define FIELD_DMC520_M0_RANK_SREF_SHIFT_MASK 0x8U
#define FIELD_DMC520_M0_RANK_SREF_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_M0_RANK_SREF_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_M0_RANK_SREF_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  CHANNEL_STATUS_ADDR [ M0_RANK_MRS_MODE_CS0 ]  */
#define DMC520_M0_RANK_MRS_MODE_CS0_ADDR 256U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS0_MSB 17U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS0_LSB 16U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS0_WIDTH 2U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS0_MASK 0x30000U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS0_SHIFT_MASK 0x10U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS0_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS0_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS0_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  CHANNEL_STATUS_ADDR [ M0_RANK_MRS_MODE_CS1 ]  */
#define DMC520_M0_RANK_MRS_MODE_CS1_ADDR 256U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS1_MSB 19U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS1_LSB 18U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS1_WIDTH 2U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS1_MASK 0xc0000U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS1_SHIFT_MASK 0x12U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS1_RD(src) ((0xc0000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS1_WR(dst) (0xc0000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS1_SET(dst, src) (((dst) & ~0xc0000U) | (((uint32_t)(src) << 18U) & 0xc0000U))

/*  CHANNEL_STATUS_ADDR [ M0_RANK_MRS_MODE_CS2 ]  */
#define DMC520_M0_RANK_MRS_MODE_CS2_ADDR 256U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS2_MSB 21U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS2_LSB 20U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS2_WIDTH 2U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS2_MASK 0x300000U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS2_SHIFT_MASK 0x14U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS2_RD(src) ((0x300000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS2_WR(dst) (0x300000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS2_SET(dst, src) (((dst) & ~0x300000U) | (((uint32_t)(src) << 20U) & 0x300000U))

/*  CHANNEL_STATUS_ADDR [ M0_RANK_MRS_MODE_CS3 ]  */
#define DMC520_M0_RANK_MRS_MODE_CS3_ADDR 256U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS3_MSB 23U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS3_LSB 22U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS3_WIDTH 2U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS3_MASK 0xc00000U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS3_SHIFT_MASK 0x16U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS3_RD(src) ((0xc00000U & (uint32_t)(src)) >> 22U)
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS3_WR(dst) (0xc00000U & ((uint32_t)(dst) >> 22U))
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS3_SET(dst, src) (((dst) & ~0xc00000U) | (((uint32_t)(src) << 22U) & 0xc00000U))

/*  CHANNEL_STATUS_ADDR [ M0_RANK_MRS_MODE_CS4 ]  */
#define DMC520_M0_RANK_MRS_MODE_CS4_ADDR 256U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS4_MSB 25U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS4_LSB 24U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS4_WIDTH 2U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS4_MASK 0x3000000U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS4_SHIFT_MASK 0x18U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS4_RD(src) ((0x3000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS4_WR(dst) (0x3000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS4_SET(dst, src) (((dst) & ~0x3000000U) | (((uint32_t)(src) << 24U) & 0x3000000U))

/*  CHANNEL_STATUS_ADDR [ M0_RANK_MRS_MODE_CS5 ]  */
#define DMC520_M0_RANK_MRS_MODE_CS5_ADDR 256U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS5_MSB 27U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS5_LSB 26U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS5_WIDTH 2U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS5_MASK 0xc000000U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS5_SHIFT_MASK 0x1aU
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS5_RD(src) ((0xc000000U & (uint32_t)(src)) >> 26U)
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS5_WR(dst) (0xc000000U & ((uint32_t)(dst) >> 26U))
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS5_SET(dst, src) (((dst) & ~0xc000000U) | (((uint32_t)(src) << 26U) & 0xc000000U))

/*  CHANNEL_STATUS_ADDR [ M0_RANK_MRS_MODE_CS6 ]  */
#define DMC520_M0_RANK_MRS_MODE_CS6_ADDR 256U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS6_MSB 29U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS6_LSB 28U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS6_WIDTH 2U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS6_MASK 0x30000000U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS6_SHIFT_MASK 0x1cU
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS6_RD(src) ((0x30000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS6_WR(dst) (0x30000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS6_SET(dst, src) (((dst) & ~0x30000000U) | (((uint32_t)(src) << 28U) & 0x30000000U))

/*  CHANNEL_STATUS_ADDR [ M0_RANK_MRS_MODE_CS7 ]  */
#define DMC520_M0_RANK_MRS_MODE_CS7_ADDR 256U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS7_MSB 31U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS7_LSB 30U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS7_WIDTH 2U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS7_MASK 0xc0000000U
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS7_SHIFT_MASK 0x1eU
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS7_RD(src) ((0xc0000000U & (uint32_t)(src)) >> 30U)
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS7_WR(dst) (0xc0000000U & ((uint32_t)(dst) >> 30U))
#define FIELD_DMC520_M0_RANK_MRS_MODE_CS7_SET(dst, src) (((dst) & ~0xc0000000U) | (((uint32_t)(src) << 30U) & 0xc0000000U))

/*  DIRECT_ADDR_ADDR [ DIRECT_ADDR ]  */
#define DMC520_DIRECT_ADDR_ADDR 264U
#define FIELD_DMC520_DIRECT_ADDR_MSB 31U
#define FIELD_DMC520_DIRECT_ADDR_LSB 0U
#define FIELD_DMC520_DIRECT_ADDR_WIDTH 32U
#define FIELD_DMC520_DIRECT_ADDR_MASK 0xffffffffU
#define FIELD_DMC520_DIRECT_ADDR_SHIFT_MASK 0x0U
#define FIELD_DMC520_DIRECT_ADDR_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DIRECT_ADDR_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DIRECT_ADDR_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  DIRECT_CMD_ADDR [ DIRECT_CMD ]  */
#define DMC520_DIRECT_CMD_ADDR 268U
#define FIELD_DMC520_DIRECT_CMD_MSB 3U
#define FIELD_DMC520_DIRECT_CMD_LSB 0U
#define FIELD_DMC520_DIRECT_CMD_WIDTH 4U
#define FIELD_DMC520_DIRECT_CMD_MASK 0xfU
#define FIELD_DMC520_DIRECT_CMD_SHIFT_MASK 0x0U
#define FIELD_DMC520_DIRECT_CMD_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DIRECT_CMD_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DIRECT_CMD_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DIRECT_CMD_ADDR [ DIRECT_BA ]  */
#define DMC520_DIRECT_BA_ADDR 268U
#define FIELD_DMC520_DIRECT_BA_MSB 11U
#define FIELD_DMC520_DIRECT_BA_LSB 8U
#define FIELD_DMC520_DIRECT_BA_WIDTH 4U
#define FIELD_DMC520_DIRECT_BA_MASK 0xf00U
#define FIELD_DMC520_DIRECT_BA_SHIFT_MASK 0x8U
#define FIELD_DMC520_DIRECT_BA_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DIRECT_BA_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DIRECT_BA_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  DIRECT_CMD_ADDR [ RANK_ADDR ]  */
#define DMC520_RANK_ADDR_ADDR 268U
#define FIELD_DMC520_RANK_ADDR_MSB 23U
#define FIELD_DMC520_RANK_ADDR_LSB 16U
#define FIELD_DMC520_RANK_ADDR_WIDTH 8U
#define FIELD_DMC520_RANK_ADDR_MASK 0xff0000U
#define FIELD_DMC520_RANK_ADDR_SHIFT_MASK 0x10U
#define FIELD_DMC520_RANK_ADDR_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RANK_ADDR_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RANK_ADDR_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  DIRECT_CMD_ADDR [ REPLAY_OVERRIDE ]  */
#define DMC520_REPLAY_OVERRIDE_ADDR 268U
#define FIELD_DMC520_REPLAY_OVERRIDE_MSB 29U
#define FIELD_DMC520_REPLAY_OVERRIDE_LSB 28U
#define FIELD_DMC520_REPLAY_OVERRIDE_WIDTH 2U
#define FIELD_DMC520_REPLAY_OVERRIDE_MASK 0x30000000U
#define FIELD_DMC520_REPLAY_OVERRIDE_SHIFT_MASK 0x1cU
#define FIELD_DMC520_REPLAY_OVERRIDE_RD(src) ((0x30000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_REPLAY_OVERRIDE_WR(dst) (0x30000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_REPLAY_OVERRIDE_SET(dst, src) (((dst) & ~0x30000000U) | (((uint32_t)(src) << 28U) & 0x30000000U))

/*  DCI_REPLAY_TYPE_NEXT_ADDR [ DCI_REPLAY_TYPE_NEXT ]  */
#define DMC520_DCI_REPLAY_TYPE_NEXT_ADDR 272U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NEXT_MSB 1U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NEXT_LSB 0U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NEXT_WIDTH 2U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NEXT_MASK 0x3U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DCI_REPLAY_TYPE_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DCI_REPLAY_TYPE_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DCI_STRB_ADDR [ DCI_STRB ]  */
#define DMC520_DCI_STRB_ADDR 280U
#define FIELD_DMC520_DCI_STRB_MSB 3U
#define FIELD_DMC520_DCI_STRB_LSB 0U
#define FIELD_DMC520_DCI_STRB_WIDTH 4U
#define FIELD_DMC520_DCI_STRB_MASK 0xfU
#define FIELD_DMC520_DCI_STRB_SHIFT_MASK 0x0U
#define FIELD_DMC520_DCI_STRB_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DCI_STRB_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DCI_STRB_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DCI_DATA_ADDR [ DCI_DATA ]  */
#define DMC520_DCI_DATA_ADDR 284U
#define FIELD_DMC520_DCI_DATA_MSB 31U
#define FIELD_DMC520_DCI_DATA_LSB 0U
#define FIELD_DMC520_DCI_DATA_WIDTH 32U
#define FIELD_DMC520_DCI_DATA_MASK 0xffffffffU
#define FIELD_DMC520_DCI_DATA_SHIFT_MASK 0x0U
#define FIELD_DMC520_DCI_DATA_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DCI_DATA_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DCI_DATA_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  REFRESH_CONTROL_NEXT_ADDR [ REFRESH_GRANULARITY_NEXT ]  */
#define DMC520_REFRESH_GRANULARITY_NEXT_ADDR 288U
#define FIELD_DMC520_REFRESH_GRANULARITY_NEXT_MSB 5U
#define FIELD_DMC520_REFRESH_GRANULARITY_NEXT_LSB 4U
#define FIELD_DMC520_REFRESH_GRANULARITY_NEXT_WIDTH 2U
#define FIELD_DMC520_REFRESH_GRANULARITY_NEXT_MASK 0x30U
#define FIELD_DMC520_REFRESH_GRANULARITY_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_REFRESH_GRANULARITY_NEXT_RD(src) ((0x30U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_REFRESH_GRANULARITY_NEXT_WR(dst) (0x30U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_REFRESH_GRANULARITY_NEXT_SET(dst, src) (((dst) & ~0x30U) | (((uint32_t)(src) << 4U) & 0x30U))

/*  MEMORY_TYPE_NEXT_ADDR [ MEMORY_TYPE_NEXT ]  */
#define DMC520_MEMORY_TYPE_NEXT_ADDR 296U
#define FIELD_DMC520_MEMORY_TYPE_NEXT_MSB 2U
#define FIELD_DMC520_MEMORY_TYPE_NEXT_LSB 0U
#define FIELD_DMC520_MEMORY_TYPE_NEXT_WIDTH 3U
#define FIELD_DMC520_MEMORY_TYPE_NEXT_MASK 0x7U
#define FIELD_DMC520_MEMORY_TYPE_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_MEMORY_TYPE_NEXT_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_MEMORY_TYPE_NEXT_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_MEMORY_TYPE_NEXT_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  MEMORY_TYPE_NEXT_ADDR [ MEMORY_DEVICE_WIDTH_NEXT ]  */
#define DMC520_MEMORY_DEVICE_WIDTH_NEXT_ADDR 296U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NEXT_MSB 9U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NEXT_LSB 8U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NEXT_WIDTH 2U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NEXT_MASK 0x300U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NEXT_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NEXT_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NEXT_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  MEMORY_TYPE_NEXT_ADDR [ MEMORY_BANK_GROUPS_NEXT ]  */
#define DMC520_MEMORY_BANK_GROUPS_NEXT_ADDR 296U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NEXT_MSB 17U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NEXT_LSB 16U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NEXT_WIDTH 2U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NEXT_MASK 0x30000U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NEXT_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NEXT_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NEXT_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  FEATURE_CONFIG_ADDR [ ECC_ENABLE ]  */
#define DMC520_ECC_ENABLE_ADDR 304U
#define FIELD_DMC520_ECC_ENABLE_MSB 1U
#define FIELD_DMC520_ECC_ENABLE_LSB 0U
#define FIELD_DMC520_ECC_ENABLE_WIDTH 2U
#define FIELD_DMC520_ECC_ENABLE_MASK 0x3U
#define FIELD_DMC520_ECC_ENABLE_SHIFT_MASK 0x0U
#define FIELD_DMC520_ECC_ENABLE_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ECC_ENABLE_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ECC_ENABLE_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  FEATURE_CONFIG_ADDR [ CORRECTED_WRITEBACK ]  */
#define DMC520_CORRECTED_WRITEBACK_ADDR 304U
#define FIELD_DMC520_CORRECTED_WRITEBACK_MSB 2U
#define FIELD_DMC520_CORRECTED_WRITEBACK_LSB 2U
#define FIELD_DMC520_CORRECTED_WRITEBACK_WIDTH 1U
#define FIELD_DMC520_CORRECTED_WRITEBACK_MASK 0x4U
#define FIELD_DMC520_CORRECTED_WRITEBACK_SHIFT_MASK 0x2U
#define FIELD_DMC520_CORRECTED_WRITEBACK_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_CORRECTED_WRITEBACK_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_CORRECTED_WRITEBACK_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  FEATURE_CONFIG_ADDR [ UNCORRECTED_RETRY ]  */
#define DMC520_UNCORRECTED_RETRY_ADDR 304U
#define FIELD_DMC520_UNCORRECTED_RETRY_MSB 3U
#define FIELD_DMC520_UNCORRECTED_RETRY_LSB 3U
#define FIELD_DMC520_UNCORRECTED_RETRY_WIDTH 1U
#define FIELD_DMC520_UNCORRECTED_RETRY_MASK 0x8U
#define FIELD_DMC520_UNCORRECTED_RETRY_SHIFT_MASK 0x3U
#define FIELD_DMC520_UNCORRECTED_RETRY_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_UNCORRECTED_RETRY_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_UNCORRECTED_RETRY_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  FEATURE_CONFIG_ADDR [ RMW_ENABLE ]  */
#define DMC520_RMW_ENABLE_ADDR 304U
#define FIELD_DMC520_RMW_ENABLE_MSB 4U
#define FIELD_DMC520_RMW_ENABLE_LSB 4U
#define FIELD_DMC520_RMW_ENABLE_WIDTH 1U
#define FIELD_DMC520_RMW_ENABLE_MASK 0x10U
#define FIELD_DMC520_RMW_ENABLE_SHIFT_MASK 0x4U
#define FIELD_DMC520_RMW_ENABLE_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_RMW_ENABLE_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_RMW_ENABLE_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  FEATURE_CONFIG_ADDR [ CLK_GATE_EN ]  */
#define DMC520_CLK_GATE_EN_ADDR 304U
#define FIELD_DMC520_CLK_GATE_EN_MSB 5U
#define FIELD_DMC520_CLK_GATE_EN_LSB 5U
#define FIELD_DMC520_CLK_GATE_EN_WIDTH 1U
#define FIELD_DMC520_CLK_GATE_EN_MASK 0x20U
#define FIELD_DMC520_CLK_GATE_EN_SHIFT_MASK 0x5U
#define FIELD_DMC520_CLK_GATE_EN_RD(src) ((0x20U & (uint32_t)(src)) >> 5U)
#define FIELD_DMC520_CLK_GATE_EN_WR(dst) (0x20U & ((uint32_t)(dst) >> 5U))
#define FIELD_DMC520_CLK_GATE_EN_SET(dst, src) (((dst) & ~0x20U) | (((uint32_t)(src) << 5U) & 0x20U))

/*  FEATURE_CONFIG_ADDR [ PMU_ENABLE ]  */
#define DMC520_PMU_ENABLE_ADDR 304U
#define FIELD_DMC520_PMU_ENABLE_MSB 6U
#define FIELD_DMC520_PMU_ENABLE_LSB 6U
#define FIELD_DMC520_PMU_ENABLE_WIDTH 1U
#define FIELD_DMC520_PMU_ENABLE_MASK 0x40U
#define FIELD_DMC520_PMU_ENABLE_SHIFT_MASK 0x6U
#define FIELD_DMC520_PMU_ENABLE_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_PMU_ENABLE_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_PMU_ENABLE_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  FEATURE_CONFIG_ADDR [ PARITY_MASK ]  */
#define DMC520_PARITY_MASK_ADDR 304U
#define FIELD_DMC520_PARITY_MASK_MSB 7U
#define FIELD_DMC520_PARITY_MASK_LSB 7U
#define FIELD_DMC520_PARITY_MASK_WIDTH 1U
#define FIELD_DMC520_PARITY_MASK_MASK 0x80U
#define FIELD_DMC520_PARITY_MASK_SHIFT_MASK 0x7U
#define FIELD_DMC520_PARITY_MASK_RD(src) ((0x80U & (uint32_t)(src)) >> 7U)
#define FIELD_DMC520_PARITY_MASK_WR(dst) (0x80U & ((uint32_t)(dst) >> 7U))
#define FIELD_DMC520_PARITY_MASK_SET(dst, src) (((dst) & ~0x80U) | (((uint32_t)(src) << 7U) & 0x80U))

/*  FEATURE_CONFIG_ADDR [ SI_CLK_GATE_DISABLE ]  */
#define DMC520_SI_CLK_GATE_DISABLE_ADDR 304U
#define FIELD_DMC520_SI_CLK_GATE_DISABLE_MSB 8U
#define FIELD_DMC520_SI_CLK_GATE_DISABLE_LSB 8U
#define FIELD_DMC520_SI_CLK_GATE_DISABLE_WIDTH 1U
#define FIELD_DMC520_SI_CLK_GATE_DISABLE_MASK 0x100U
#define FIELD_DMC520_SI_CLK_GATE_DISABLE_SHIFT_MASK 0x8U
#define FIELD_DMC520_SI_CLK_GATE_DISABLE_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_SI_CLK_GATE_DISABLE_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_SI_CLK_GATE_DISABLE_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  FEATURE_CONFIG_ADDR [ DCB_CLK_GATE_DISABLE ]  */
#define DMC520_DCB_CLK_GATE_DISABLE_ADDR 304U
#define FIELD_DMC520_DCB_CLK_GATE_DISABLE_MSB 9U
#define FIELD_DMC520_DCB_CLK_GATE_DISABLE_LSB 9U
#define FIELD_DMC520_DCB_CLK_GATE_DISABLE_WIDTH 1U
#define FIELD_DMC520_DCB_CLK_GATE_DISABLE_MASK 0x200U
#define FIELD_DMC520_DCB_CLK_GATE_DISABLE_SHIFT_MASK 0x9U
#define FIELD_DMC520_DCB_CLK_GATE_DISABLE_RD(src) ((0x200U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_DCB_CLK_GATE_DISABLE_WR(dst) (0x200U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_DCB_CLK_GATE_DISABLE_SET(dst, src) (((dst) & ~0x200U) | (((uint32_t)(src) << 9U) & 0x200U))

/*  FEATURE_CONFIG_ADDR [ MI_CLK_GATE_DISABLE ]  */
#define DMC520_MI_CLK_GATE_DISABLE_ADDR 304U
#define FIELD_DMC520_MI_CLK_GATE_DISABLE_MSB 10U
#define FIELD_DMC520_MI_CLK_GATE_DISABLE_LSB 10U
#define FIELD_DMC520_MI_CLK_GATE_DISABLE_WIDTH 1U
#define FIELD_DMC520_MI_CLK_GATE_DISABLE_MASK 0x400U
#define FIELD_DMC520_MI_CLK_GATE_DISABLE_SHIFT_MASK 0xaU
#define FIELD_DMC520_MI_CLK_GATE_DISABLE_RD(src) ((0x400U & (uint32_t)(src)) >> 10U)
#define FIELD_DMC520_MI_CLK_GATE_DISABLE_WR(dst) (0x400U & ((uint32_t)(dst) >> 10U))
#define FIELD_DMC520_MI_CLK_GATE_DISABLE_SET(dst, src) (((dst) & ~0x400U) | (((uint32_t)(src) << 10U) & 0x400U))

/*  FEATURE_CONFIG_ADDR [ RMW_MODE ]  */
#define DMC520_RMW_MODE_ADDR 304U
#define FIELD_DMC520_RMW_MODE_MSB 12U
#define FIELD_DMC520_RMW_MODE_LSB 11U
#define FIELD_DMC520_RMW_MODE_WIDTH 2U
#define FIELD_DMC520_RMW_MODE_MASK 0x1800U
#define FIELD_DMC520_RMW_MODE_SHIFT_MASK 0xbU
#define FIELD_DMC520_RMW_MODE_RD(src) ((0x1800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_RMW_MODE_WR(dst) (0x1800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_RMW_MODE_SET(dst, src) (((dst) & ~0x1800U) | (((uint32_t)(src) << 11U) & 0x1800U))

/*  FEATURE_CONFIG_ADDR [ MAP_CID_TO_CS ]  */
#define DMC520_MAP_CID_TO_CS_ADDR 304U
#define FIELD_DMC520_MAP_CID_TO_CS_MSB 13U
#define FIELD_DMC520_MAP_CID_TO_CS_LSB 13U
#define FIELD_DMC520_MAP_CID_TO_CS_WIDTH 1U
#define FIELD_DMC520_MAP_CID_TO_CS_MASK 0x2000U
#define FIELD_DMC520_MAP_CID_TO_CS_SHIFT_MASK 0xdU
#define FIELD_DMC520_MAP_CID_TO_CS_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_MAP_CID_TO_CS_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_MAP_CID_TO_CS_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  FEATURE_CONFIG_ADDR [ SPARSE_3DS_CS ]  */
#define DMC520_SPARSE_3DS_CS_ADDR 304U
#define FIELD_DMC520_SPARSE_3DS_CS_MSB 14U
#define FIELD_DMC520_SPARSE_3DS_CS_LSB 14U
#define FIELD_DMC520_SPARSE_3DS_CS_WIDTH 1U
#define FIELD_DMC520_SPARSE_3DS_CS_MASK 0x4000U
#define FIELD_DMC520_SPARSE_3DS_CS_SHIFT_MASK 0xeU
#define FIELD_DMC520_SPARSE_3DS_CS_RD(src) ((0x4000U & (uint32_t)(src)) >> 14U)
#define FIELD_DMC520_SPARSE_3DS_CS_WR(dst) (0x4000U & ((uint32_t)(dst) >> 14U))
#define FIELD_DMC520_SPARSE_3DS_CS_SET(dst, src) (((dst) & ~0x4000U) | (((uint32_t)(src) << 14U) & 0x4000U))

/*  NIBBLE_FAILED_031_000_ADDR [ NIBBLE_FAILED_RANK0_FIRST ]  */
#define DMC520_NIBBLE_FAILED_RANK0_FIRST_ADDR 312U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_MSB 4U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_LSB 0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_MASK 0x1fU
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_SHIFT_MASK 0x0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  NIBBLE_FAILED_031_000_ADDR [ NIBBLE_FAILED_RANK0_FIRST_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK0_FIRST_VALID_ADDR 312U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_VALID_MSB 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_VALID_LSB 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_VALID_MASK 0x20U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_VALID_SHIFT_MASK 0x5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_VALID_RD(src) ((0x20U & (uint32_t)(src)) >> 5U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_VALID_WR(dst) (0x20U & ((uint32_t)(dst) >> 5U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_FIRST_VALID_SET(dst, src) (((dst) & ~0x20U) | (((uint32_t)(src) << 5U) & 0x20U))

/*  NIBBLE_FAILED_031_000_ADDR [ NIBBLE_FAILED_RANK0_SECOND ]  */
#define DMC520_NIBBLE_FAILED_RANK0_SECOND_ADDR 312U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_MSB 10U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_LSB 6U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_MASK 0x7c0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_SHIFT_MASK 0x6U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_RD(src) ((0x7c0U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_WR(dst) (0x7c0U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_SET(dst, src) (((dst) & ~0x7c0U) | (((uint32_t)(src) << 6U) & 0x7c0U))

/*  NIBBLE_FAILED_031_000_ADDR [ NIBBLE_FAILED_RANK0_SECOND_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK0_SECOND_VALID_ADDR 312U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_VALID_MSB 11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_VALID_LSB 11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_VALID_MASK 0x800U
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_VALID_SHIFT_MASK 0xbU
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_VALID_RD(src) ((0x800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_VALID_WR(dst) (0x800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK0_SECOND_VALID_SET(dst, src) (((dst) & ~0x800U) | (((uint32_t)(src) << 11U) & 0x800U))

/*  NIBBLE_FAILED_031_000_ADDR [ NIBBLE_FAILED_RANK1_FIRST ]  */
#define DMC520_NIBBLE_FAILED_RANK1_FIRST_ADDR 312U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_MSB 16U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_LSB 12U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_MASK 0x1f000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_SHIFT_MASK 0xcU
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_RD(src) ((0x1f000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_WR(dst) (0x1f000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_SET(dst, src) (((dst) & ~0x1f000U) | (((uint32_t)(src) << 12U) & 0x1f000U))

/*  NIBBLE_FAILED_031_000_ADDR [ NIBBLE_FAILED_RANK1_FIRST_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK1_FIRST_VALID_ADDR 312U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_VALID_MSB 17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_VALID_LSB 17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_VALID_MASK 0x20000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_VALID_SHIFT_MASK 0x11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_VALID_RD(src) ((0x20000U & (uint32_t)(src)) >> 17U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_VALID_WR(dst) (0x20000U & ((uint32_t)(dst) >> 17U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_FIRST_VALID_SET(dst, src) (((dst) & ~0x20000U) | (((uint32_t)(src) << 17U) & 0x20000U))

/*  NIBBLE_FAILED_031_000_ADDR [ NIBBLE_FAILED_RANK1_SECOND ]  */
#define DMC520_NIBBLE_FAILED_RANK1_SECOND_ADDR 312U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_MSB 22U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_LSB 18U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_MASK 0x7c0000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_SHIFT_MASK 0x12U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_RD(src) ((0x7c0000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_WR(dst) (0x7c0000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_SET(dst, src) (((dst) & ~0x7c0000U) | (((uint32_t)(src) << 18U) & 0x7c0000U))

/*  NIBBLE_FAILED_031_000_ADDR [ NIBBLE_FAILED_RANK1_SECOND_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK1_SECOND_VALID_ADDR 312U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_VALID_MSB 23U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_VALID_LSB 23U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_VALID_MASK 0x800000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_VALID_SHIFT_MASK 0x17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_VALID_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_VALID_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK1_SECOND_VALID_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  NIBBLE_FAILED_063_032_ADDR [ NIBBLE_FAILED_RANK2_FIRST ]  */
#define DMC520_NIBBLE_FAILED_RANK2_FIRST_ADDR 316U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_MSB 4U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_LSB 0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_MASK 0x1fU
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_SHIFT_MASK 0x0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  NIBBLE_FAILED_063_032_ADDR [ NIBBLE_FAILED_RANK2_FIRST_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK2_FIRST_VALID_ADDR 316U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_VALID_MSB 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_VALID_LSB 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_VALID_MASK 0x20U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_VALID_SHIFT_MASK 0x5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_VALID_RD(src) ((0x20U & (uint32_t)(src)) >> 5U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_VALID_WR(dst) (0x20U & ((uint32_t)(dst) >> 5U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_FIRST_VALID_SET(dst, src) (((dst) & ~0x20U) | (((uint32_t)(src) << 5U) & 0x20U))

/*  NIBBLE_FAILED_063_032_ADDR [ NIBBLE_FAILED_RANK2_SECOND ]  */
#define DMC520_NIBBLE_FAILED_RANK2_SECOND_ADDR 316U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_MSB 10U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_LSB 6U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_MASK 0x7c0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_SHIFT_MASK 0x6U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_RD(src) ((0x7c0U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_WR(dst) (0x7c0U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_SET(dst, src) (((dst) & ~0x7c0U) | (((uint32_t)(src) << 6U) & 0x7c0U))

/*  NIBBLE_FAILED_063_032_ADDR [ NIBBLE_FAILED_RANK2_SECOND_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK2_SECOND_VALID_ADDR 316U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_VALID_MSB 11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_VALID_LSB 11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_VALID_MASK 0x800U
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_VALID_SHIFT_MASK 0xbU
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_VALID_RD(src) ((0x800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_VALID_WR(dst) (0x800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK2_SECOND_VALID_SET(dst, src) (((dst) & ~0x800U) | (((uint32_t)(src) << 11U) & 0x800U))

/*  NIBBLE_FAILED_063_032_ADDR [ NIBBLE_FAILED_RANK3_FIRST ]  */
#define DMC520_NIBBLE_FAILED_RANK3_FIRST_ADDR 316U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_MSB 16U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_LSB 12U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_MASK 0x1f000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_SHIFT_MASK 0xcU
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_RD(src) ((0x1f000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_WR(dst) (0x1f000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_SET(dst, src) (((dst) & ~0x1f000U) | (((uint32_t)(src) << 12U) & 0x1f000U))

/*  NIBBLE_FAILED_063_032_ADDR [ NIBBLE_FAILED_RANK3_FIRST_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK3_FIRST_VALID_ADDR 316U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_VALID_MSB 17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_VALID_LSB 17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_VALID_MASK 0x20000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_VALID_SHIFT_MASK 0x11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_VALID_RD(src) ((0x20000U & (uint32_t)(src)) >> 17U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_VALID_WR(dst) (0x20000U & ((uint32_t)(dst) >> 17U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_FIRST_VALID_SET(dst, src) (((dst) & ~0x20000U) | (((uint32_t)(src) << 17U) & 0x20000U))

/*  NIBBLE_FAILED_063_032_ADDR [ NIBBLE_FAILED_RANK3_SECOND ]  */
#define DMC520_NIBBLE_FAILED_RANK3_SECOND_ADDR 316U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_MSB 22U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_LSB 18U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_MASK 0x7c0000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_SHIFT_MASK 0x12U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_RD(src) ((0x7c0000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_WR(dst) (0x7c0000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_SET(dst, src) (((dst) & ~0x7c0000U) | (((uint32_t)(src) << 18U) & 0x7c0000U))

/*  NIBBLE_FAILED_063_032_ADDR [ NIBBLE_FAILED_RANK3_SECOND_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK3_SECOND_VALID_ADDR 316U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_VALID_MSB 23U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_VALID_LSB 23U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_VALID_MASK 0x800000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_VALID_SHIFT_MASK 0x17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_VALID_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_VALID_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK3_SECOND_VALID_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  NIBBLE_FAILED_095_064_ADDR [ NIBBLE_FAILED_RANK4_FIRST ]  */
#define DMC520_NIBBLE_FAILED_RANK4_FIRST_ADDR 320U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_MSB 4U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_LSB 0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_MASK 0x1fU
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_SHIFT_MASK 0x0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  NIBBLE_FAILED_095_064_ADDR [ NIBBLE_FAILED_RANK4_FIRST_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK4_FIRST_VALID_ADDR 320U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_VALID_MSB 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_VALID_LSB 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_VALID_MASK 0x20U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_VALID_SHIFT_MASK 0x5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_VALID_RD(src) ((0x20U & (uint32_t)(src)) >> 5U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_VALID_WR(dst) (0x20U & ((uint32_t)(dst) >> 5U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_FIRST_VALID_SET(dst, src) (((dst) & ~0x20U) | (((uint32_t)(src) << 5U) & 0x20U))

/*  NIBBLE_FAILED_095_064_ADDR [ NIBBLE_FAILED_RANK4_SECOND ]  */
#define DMC520_NIBBLE_FAILED_RANK4_SECOND_ADDR 320U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_MSB 10U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_LSB 6U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_MASK 0x7c0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_SHIFT_MASK 0x6U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_RD(src) ((0x7c0U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_WR(dst) (0x7c0U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_SET(dst, src) (((dst) & ~0x7c0U) | (((uint32_t)(src) << 6U) & 0x7c0U))

/*  NIBBLE_FAILED_095_064_ADDR [ NIBBLE_FAILED_RANK4_SECOND_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK4_SECOND_VALID_ADDR 320U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_VALID_MSB 11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_VALID_LSB 11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_VALID_MASK 0x800U
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_VALID_SHIFT_MASK 0xbU
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_VALID_RD(src) ((0x800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_VALID_WR(dst) (0x800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK4_SECOND_VALID_SET(dst, src) (((dst) & ~0x800U) | (((uint32_t)(src) << 11U) & 0x800U))

/*  NIBBLE_FAILED_095_064_ADDR [ NIBBLE_FAILED_RANK5_FIRST ]  */
#define DMC520_NIBBLE_FAILED_RANK5_FIRST_ADDR 320U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_MSB 16U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_LSB 12U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_MASK 0x1f000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_SHIFT_MASK 0xcU
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_RD(src) ((0x1f000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_WR(dst) (0x1f000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_SET(dst, src) (((dst) & ~0x1f000U) | (((uint32_t)(src) << 12U) & 0x1f000U))

/*  NIBBLE_FAILED_095_064_ADDR [ NIBBLE_FAILED_RANK5_FIRST_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK5_FIRST_VALID_ADDR 320U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_VALID_MSB 17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_VALID_LSB 17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_VALID_MASK 0x20000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_VALID_SHIFT_MASK 0x11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_VALID_RD(src) ((0x20000U & (uint32_t)(src)) >> 17U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_VALID_WR(dst) (0x20000U & ((uint32_t)(dst) >> 17U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_FIRST_VALID_SET(dst, src) (((dst) & ~0x20000U) | (((uint32_t)(src) << 17U) & 0x20000U))

/*  NIBBLE_FAILED_095_064_ADDR [ NIBBLE_FAILED_RANK5_SECOND ]  */
#define DMC520_NIBBLE_FAILED_RANK5_SECOND_ADDR 320U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_MSB 22U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_LSB 18U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_MASK 0x7c0000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_SHIFT_MASK 0x12U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_RD(src) ((0x7c0000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_WR(dst) (0x7c0000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_SET(dst, src) (((dst) & ~0x7c0000U) | (((uint32_t)(src) << 18U) & 0x7c0000U))

/*  NIBBLE_FAILED_095_064_ADDR [ NIBBLE_FAILED_RANK5_SECOND_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK5_SECOND_VALID_ADDR 320U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_VALID_MSB 23U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_VALID_LSB 23U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_VALID_MASK 0x800000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_VALID_SHIFT_MASK 0x17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_VALID_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_VALID_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK5_SECOND_VALID_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  NIBBLE_FAILED_127_096_ADDR [ NIBBLE_FAILED_RANK6_FIRST ]  */
#define DMC520_NIBBLE_FAILED_RANK6_FIRST_ADDR 324U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_MSB 4U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_LSB 0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_MASK 0x1fU
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_SHIFT_MASK 0x0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  NIBBLE_FAILED_127_096_ADDR [ NIBBLE_FAILED_RANK6_FIRST_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK6_FIRST_VALID_ADDR 324U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_VALID_MSB 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_VALID_LSB 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_VALID_MASK 0x20U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_VALID_SHIFT_MASK 0x5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_VALID_RD(src) ((0x20U & (uint32_t)(src)) >> 5U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_VALID_WR(dst) (0x20U & ((uint32_t)(dst) >> 5U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_FIRST_VALID_SET(dst, src) (((dst) & ~0x20U) | (((uint32_t)(src) << 5U) & 0x20U))

/*  NIBBLE_FAILED_127_096_ADDR [ NIBBLE_FAILED_RANK6_SECOND ]  */
#define DMC520_NIBBLE_FAILED_RANK6_SECOND_ADDR 324U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_MSB 10U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_LSB 6U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_MASK 0x7c0U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_SHIFT_MASK 0x6U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_RD(src) ((0x7c0U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_WR(dst) (0x7c0U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_SET(dst, src) (((dst) & ~0x7c0U) | (((uint32_t)(src) << 6U) & 0x7c0U))

/*  NIBBLE_FAILED_127_096_ADDR [ NIBBLE_FAILED_RANK6_SECOND_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK6_SECOND_VALID_ADDR 324U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_VALID_MSB 11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_VALID_LSB 11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_VALID_MASK 0x800U
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_VALID_SHIFT_MASK 0xbU
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_VALID_RD(src) ((0x800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_VALID_WR(dst) (0x800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK6_SECOND_VALID_SET(dst, src) (((dst) & ~0x800U) | (((uint32_t)(src) << 11U) & 0x800U))

/*  NIBBLE_FAILED_127_096_ADDR [ NIBBLE_FAILED_RANK7_FIRST ]  */
#define DMC520_NIBBLE_FAILED_RANK7_FIRST_ADDR 324U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_MSB 16U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_LSB 12U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_MASK 0x1f000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_SHIFT_MASK 0xcU
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_RD(src) ((0x1f000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_WR(dst) (0x1f000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_SET(dst, src) (((dst) & ~0x1f000U) | (((uint32_t)(src) << 12U) & 0x1f000U))

/*  NIBBLE_FAILED_127_096_ADDR [ NIBBLE_FAILED_RANK7_FIRST_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK7_FIRST_VALID_ADDR 324U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_VALID_MSB 17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_VALID_LSB 17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_VALID_MASK 0x20000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_VALID_SHIFT_MASK 0x11U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_VALID_RD(src) ((0x20000U & (uint32_t)(src)) >> 17U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_VALID_WR(dst) (0x20000U & ((uint32_t)(dst) >> 17U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_FIRST_VALID_SET(dst, src) (((dst) & ~0x20000U) | (((uint32_t)(src) << 17U) & 0x20000U))

/*  NIBBLE_FAILED_127_096_ADDR [ NIBBLE_FAILED_RANK7_SECOND ]  */
#define DMC520_NIBBLE_FAILED_RANK7_SECOND_ADDR 324U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_MSB 22U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_LSB 18U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_WIDTH 5U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_MASK 0x7c0000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_SHIFT_MASK 0x12U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_RD(src) ((0x7c0000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_WR(dst) (0x7c0000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_SET(dst, src) (((dst) & ~0x7c0000U) | (((uint32_t)(src) << 18U) & 0x7c0000U))

/*  NIBBLE_FAILED_127_096_ADDR [ NIBBLE_FAILED_RANK7_SECOND_VALID ]  */
#define DMC520_NIBBLE_FAILED_RANK7_SECOND_VALID_ADDR 324U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_VALID_MSB 23U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_VALID_LSB 23U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_VALID_WIDTH 1U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_VALID_MASK 0x800000U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_VALID_SHIFT_MASK 0x17U
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_VALID_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_VALID_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_NIBBLE_FAILED_RANK7_SECOND_VALID_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  QUEUE_ALLOCATE_CONTROL_031_000_ADDR [ QUEUE_ALLOCATE_CONTROL_031_000 ]  */
#define DMC520_QUEUE_ALLOCATE_CONTROL_031_000_ADDR 328U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_031_000_MSB 31U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_031_000_LSB 0U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_031_000_WIDTH 32U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_031_000_MASK 0xffffffffU
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_031_000_SHIFT_MASK 0x0U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_031_000_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_031_000_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_031_000_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  QUEUE_ALLOCATE_CONTROL_063_032_ADDR [ QUEUE_ALLOCATE_CONTROL_063_032 ]  */
#define DMC520_QUEUE_ALLOCATE_CONTROL_063_032_ADDR 332U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_063_032_MSB 31U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_063_032_LSB 0U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_063_032_WIDTH 32U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_063_032_MASK 0xffffffffU
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_063_032_SHIFT_MASK 0x0U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_063_032_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_063_032_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_063_032_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  QUEUE_ALLOCATE_CONTROL_095_064_ADDR [ QUEUE_ALLOCATE_CONTROL_095_064 ]  */
#define DMC520_QUEUE_ALLOCATE_CONTROL_095_064_ADDR 336U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_095_064_MSB 31U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_095_064_LSB 0U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_095_064_WIDTH 32U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_095_064_MASK 0xffffffffU
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_095_064_SHIFT_MASK 0x0U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_095_064_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_095_064_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_095_064_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  QUEUE_ALLOCATE_CONTROL_127_096_ADDR [ QUEUE_ALLOCATE_CONTROL_127_096 ]  */
#define DMC520_QUEUE_ALLOCATE_CONTROL_127_096_ADDR 340U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_127_096_MSB 31U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_127_096_LSB 0U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_127_096_WIDTH 32U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_127_096_MASK 0xffffffffU
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_127_096_SHIFT_MASK 0x0U
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_127_096_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_127_096_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QUEUE_ALLOCATE_CONTROL_127_096_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  ECC_ERRC_COUNT_31_00_ADDR [ RANK0_ERRC_COUNT ]  */
#define DMC520_RANK0_ERRC_COUNT_ADDR 344U
#define FIELD_DMC520_RANK0_ERRC_COUNT_MSB 7U
#define FIELD_DMC520_RANK0_ERRC_COUNT_LSB 0U
#define FIELD_DMC520_RANK0_ERRC_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK0_ERRC_COUNT_MASK 0xffU
#define FIELD_DMC520_RANK0_ERRC_COUNT_SHIFT_MASK 0x0U
#define FIELD_DMC520_RANK0_ERRC_COUNT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RANK0_ERRC_COUNT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RANK0_ERRC_COUNT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ECC_ERRC_COUNT_31_00_ADDR [ RANK1_ERRC_COUNT ]  */
#define DMC520_RANK1_ERRC_COUNT_ADDR 344U
#define FIELD_DMC520_RANK1_ERRC_COUNT_MSB 15U
#define FIELD_DMC520_RANK1_ERRC_COUNT_LSB 8U
#define FIELD_DMC520_RANK1_ERRC_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK1_ERRC_COUNT_MASK 0xff00U
#define FIELD_DMC520_RANK1_ERRC_COUNT_SHIFT_MASK 0x8U
#define FIELD_DMC520_RANK1_ERRC_COUNT_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_RANK1_ERRC_COUNT_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_RANK1_ERRC_COUNT_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ECC_ERRC_COUNT_31_00_ADDR [ RANK2_ERRC_COUNT ]  */
#define DMC520_RANK2_ERRC_COUNT_ADDR 344U
#define FIELD_DMC520_RANK2_ERRC_COUNT_MSB 23U
#define FIELD_DMC520_RANK2_ERRC_COUNT_LSB 16U
#define FIELD_DMC520_RANK2_ERRC_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK2_ERRC_COUNT_MASK 0xff0000U
#define FIELD_DMC520_RANK2_ERRC_COUNT_SHIFT_MASK 0x10U
#define FIELD_DMC520_RANK2_ERRC_COUNT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RANK2_ERRC_COUNT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RANK2_ERRC_COUNT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ECC_ERRC_COUNT_31_00_ADDR [ RANK3_ERRC_COUNT ]  */
#define DMC520_RANK3_ERRC_COUNT_ADDR 344U
#define FIELD_DMC520_RANK3_ERRC_COUNT_MSB 31U
#define FIELD_DMC520_RANK3_ERRC_COUNT_LSB 24U
#define FIELD_DMC520_RANK3_ERRC_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK3_ERRC_COUNT_MASK 0xff000000U
#define FIELD_DMC520_RANK3_ERRC_COUNT_SHIFT_MASK 0x18U
#define FIELD_DMC520_RANK3_ERRC_COUNT_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RANK3_ERRC_COUNT_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RANK3_ERRC_COUNT_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  ECC_ERRC_COUNT_63_32_ADDR [ RANK4_ERRC_COUNT ]  */
#define DMC520_RANK4_ERRC_COUNT_ADDR 348U
#define FIELD_DMC520_RANK4_ERRC_COUNT_MSB 7U
#define FIELD_DMC520_RANK4_ERRC_COUNT_LSB 0U
#define FIELD_DMC520_RANK4_ERRC_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK4_ERRC_COUNT_MASK 0xffU
#define FIELD_DMC520_RANK4_ERRC_COUNT_SHIFT_MASK 0x0U
#define FIELD_DMC520_RANK4_ERRC_COUNT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RANK4_ERRC_COUNT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RANK4_ERRC_COUNT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ECC_ERRC_COUNT_63_32_ADDR [ RANK5_ERRC_COUNT ]  */
#define DMC520_RANK5_ERRC_COUNT_ADDR 348U
#define FIELD_DMC520_RANK5_ERRC_COUNT_MSB 15U
#define FIELD_DMC520_RANK5_ERRC_COUNT_LSB 8U
#define FIELD_DMC520_RANK5_ERRC_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK5_ERRC_COUNT_MASK 0xff00U
#define FIELD_DMC520_RANK5_ERRC_COUNT_SHIFT_MASK 0x8U
#define FIELD_DMC520_RANK5_ERRC_COUNT_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_RANK5_ERRC_COUNT_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_RANK5_ERRC_COUNT_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ECC_ERRC_COUNT_63_32_ADDR [ RANK6_ERRC_COUNT ]  */
#define DMC520_RANK6_ERRC_COUNT_ADDR 348U
#define FIELD_DMC520_RANK6_ERRC_COUNT_MSB 23U
#define FIELD_DMC520_RANK6_ERRC_COUNT_LSB 16U
#define FIELD_DMC520_RANK6_ERRC_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK6_ERRC_COUNT_MASK 0xff0000U
#define FIELD_DMC520_RANK6_ERRC_COUNT_SHIFT_MASK 0x10U
#define FIELD_DMC520_RANK6_ERRC_COUNT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RANK6_ERRC_COUNT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RANK6_ERRC_COUNT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ECC_ERRC_COUNT_63_32_ADDR [ RANK7_ERRC_COUNT ]  */
#define DMC520_RANK7_ERRC_COUNT_ADDR 348U
#define FIELD_DMC520_RANK7_ERRC_COUNT_MSB 31U
#define FIELD_DMC520_RANK7_ERRC_COUNT_LSB 24U
#define FIELD_DMC520_RANK7_ERRC_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK7_ERRC_COUNT_MASK 0xff000000U
#define FIELD_DMC520_RANK7_ERRC_COUNT_SHIFT_MASK 0x18U
#define FIELD_DMC520_RANK7_ERRC_COUNT_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RANK7_ERRC_COUNT_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RANK7_ERRC_COUNT_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  ECC_ERRD_COUNT_31_00_ADDR [ RANK0_ERRD_COUNT ]  */
#define DMC520_RANK0_ERRD_COUNT_ADDR 352U
#define FIELD_DMC520_RANK0_ERRD_COUNT_MSB 7U
#define FIELD_DMC520_RANK0_ERRD_COUNT_LSB 0U
#define FIELD_DMC520_RANK0_ERRD_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK0_ERRD_COUNT_MASK 0xffU
#define FIELD_DMC520_RANK0_ERRD_COUNT_SHIFT_MASK 0x0U
#define FIELD_DMC520_RANK0_ERRD_COUNT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RANK0_ERRD_COUNT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RANK0_ERRD_COUNT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ECC_ERRD_COUNT_31_00_ADDR [ RANK1_ERRD_COUNT ]  */
#define DMC520_RANK1_ERRD_COUNT_ADDR 352U
#define FIELD_DMC520_RANK1_ERRD_COUNT_MSB 15U
#define FIELD_DMC520_RANK1_ERRD_COUNT_LSB 8U
#define FIELD_DMC520_RANK1_ERRD_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK1_ERRD_COUNT_MASK 0xff00U
#define FIELD_DMC520_RANK1_ERRD_COUNT_SHIFT_MASK 0x8U
#define FIELD_DMC520_RANK1_ERRD_COUNT_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_RANK1_ERRD_COUNT_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_RANK1_ERRD_COUNT_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ECC_ERRD_COUNT_31_00_ADDR [ RANK2_ERRD_COUNT ]  */
#define DMC520_RANK2_ERRD_COUNT_ADDR 352U
#define FIELD_DMC520_RANK2_ERRD_COUNT_MSB 23U
#define FIELD_DMC520_RANK2_ERRD_COUNT_LSB 16U
#define FIELD_DMC520_RANK2_ERRD_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK2_ERRD_COUNT_MASK 0xff0000U
#define FIELD_DMC520_RANK2_ERRD_COUNT_SHIFT_MASK 0x10U
#define FIELD_DMC520_RANK2_ERRD_COUNT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RANK2_ERRD_COUNT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RANK2_ERRD_COUNT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ECC_ERRD_COUNT_31_00_ADDR [ RANK3_ERRD_COUNT ]  */
#define DMC520_RANK3_ERRD_COUNT_ADDR 352U
#define FIELD_DMC520_RANK3_ERRD_COUNT_MSB 31U
#define FIELD_DMC520_RANK3_ERRD_COUNT_LSB 24U
#define FIELD_DMC520_RANK3_ERRD_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK3_ERRD_COUNT_MASK 0xff000000U
#define FIELD_DMC520_RANK3_ERRD_COUNT_SHIFT_MASK 0x18U
#define FIELD_DMC520_RANK3_ERRD_COUNT_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RANK3_ERRD_COUNT_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RANK3_ERRD_COUNT_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  ECC_ERRD_COUNT_63_32_ADDR [ RANK4_ERRD_COUNT ]  */
#define DMC520_RANK4_ERRD_COUNT_ADDR 356U
#define FIELD_DMC520_RANK4_ERRD_COUNT_MSB 7U
#define FIELD_DMC520_RANK4_ERRD_COUNT_LSB 0U
#define FIELD_DMC520_RANK4_ERRD_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK4_ERRD_COUNT_MASK 0xffU
#define FIELD_DMC520_RANK4_ERRD_COUNT_SHIFT_MASK 0x0U
#define FIELD_DMC520_RANK4_ERRD_COUNT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RANK4_ERRD_COUNT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RANK4_ERRD_COUNT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ECC_ERRD_COUNT_63_32_ADDR [ RANK5_ERRD_COUNT ]  */
#define DMC520_RANK5_ERRD_COUNT_ADDR 356U
#define FIELD_DMC520_RANK5_ERRD_COUNT_MSB 15U
#define FIELD_DMC520_RANK5_ERRD_COUNT_LSB 8U
#define FIELD_DMC520_RANK5_ERRD_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK5_ERRD_COUNT_MASK 0xff00U
#define FIELD_DMC520_RANK5_ERRD_COUNT_SHIFT_MASK 0x8U
#define FIELD_DMC520_RANK5_ERRD_COUNT_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_RANK5_ERRD_COUNT_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_RANK5_ERRD_COUNT_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ECC_ERRD_COUNT_63_32_ADDR [ RANK6_ERRD_COUNT ]  */
#define DMC520_RANK6_ERRD_COUNT_ADDR 356U
#define FIELD_DMC520_RANK6_ERRD_COUNT_MSB 23U
#define FIELD_DMC520_RANK6_ERRD_COUNT_LSB 16U
#define FIELD_DMC520_RANK6_ERRD_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK6_ERRD_COUNT_MASK 0xff0000U
#define FIELD_DMC520_RANK6_ERRD_COUNT_SHIFT_MASK 0x10U
#define FIELD_DMC520_RANK6_ERRD_COUNT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RANK6_ERRD_COUNT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RANK6_ERRD_COUNT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ECC_ERRD_COUNT_63_32_ADDR [ RANK7_ERRD_COUNT ]  */
#define DMC520_RANK7_ERRD_COUNT_ADDR 356U
#define FIELD_DMC520_RANK7_ERRD_COUNT_MSB 31U
#define FIELD_DMC520_RANK7_ERRD_COUNT_LSB 24U
#define FIELD_DMC520_RANK7_ERRD_COUNT_WIDTH 8U
#define FIELD_DMC520_RANK7_ERRD_COUNT_MASK 0xff000000U
#define FIELD_DMC520_RANK7_ERRD_COUNT_SHIFT_MASK 0x18U
#define FIELD_DMC520_RANK7_ERRD_COUNT_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RANK7_ERRD_COUNT_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RANK7_ERRD_COUNT_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  RAM_ERR_COUNT_ADDR [ RAM_ERRC_COUNT ]  */
#define DMC520_RAM_ERRC_COUNT_ADDR 360U
#define FIELD_DMC520_RAM_ERRC_COUNT_MSB 15U
#define FIELD_DMC520_RAM_ERRC_COUNT_LSB 0U
#define FIELD_DMC520_RAM_ERRC_COUNT_WIDTH 16U
#define FIELD_DMC520_RAM_ERRC_COUNT_MASK 0xffffU
#define FIELD_DMC520_RAM_ERRC_COUNT_SHIFT_MASK 0x0U
#define FIELD_DMC520_RAM_ERRC_COUNT_RD(src) ((0xffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RAM_ERRC_COUNT_WR(dst) (0xffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RAM_ERRC_COUNT_SET(dst, src) (((dst) & ~0xffffU) | (((uint32_t)(src) << 0U) & 0xffffU))

/*  RAM_ERR_COUNT_ADDR [ RAM_ERRD_COUNT ]  */
#define DMC520_RAM_ERRD_COUNT_ADDR 360U
#define FIELD_DMC520_RAM_ERRD_COUNT_MSB 31U
#define FIELD_DMC520_RAM_ERRD_COUNT_LSB 16U
#define FIELD_DMC520_RAM_ERRD_COUNT_WIDTH 16U
#define FIELD_DMC520_RAM_ERRD_COUNT_MASK 0xffff0000U
#define FIELD_DMC520_RAM_ERRD_COUNT_SHIFT_MASK 0x10U
#define FIELD_DMC520_RAM_ERRD_COUNT_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RAM_ERRD_COUNT_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RAM_ERRD_COUNT_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  LINK_ERR_COUNT_ADDR [ LINK_ERR_COUNT ]  */
#define DMC520_LINK_ERR_COUNT_ADDR 364U
#define FIELD_DMC520_LINK_ERR_COUNT_MSB 15U
#define FIELD_DMC520_LINK_ERR_COUNT_LSB 0U
#define FIELD_DMC520_LINK_ERR_COUNT_WIDTH 16U
#define FIELD_DMC520_LINK_ERR_COUNT_MASK 0xffffU
#define FIELD_DMC520_LINK_ERR_COUNT_SHIFT_MASK 0x0U
#define FIELD_DMC520_LINK_ERR_COUNT_RD(src) ((0xffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_LINK_ERR_COUNT_WR(dst) (0xffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_LINK_ERR_COUNT_SET(dst, src) (((dst) & ~0xffffU) | (((uint32_t)(src) << 0U) & 0xffffU))

/*  SCRUB_CONTROL0_NEXT_ADDR [ TRIGGER0_NEXT ]  */
#define DMC520_TRIGGER0_NEXT_ADDR 368U
#define FIELD_DMC520_TRIGGER0_NEXT_MSB 1U
#define FIELD_DMC520_TRIGGER0_NEXT_LSB 0U
#define FIELD_DMC520_TRIGGER0_NEXT_WIDTH 2U
#define FIELD_DMC520_TRIGGER0_NEXT_MASK 0x3U
#define FIELD_DMC520_TRIGGER0_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER0_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER0_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER0_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL0_NEXT_ADDR [ SCRUB_ADDR_MODE0_NEXT ]  */
#define DMC520_SCRUB_ADDR_MODE0_NEXT_ADDR 368U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NEXT_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NEXT_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NEXT_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NEXT_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL0_NEXT_ADDR [ COMPLETION_INTERRUPT0_NEXT ]  */
#define DMC520_COMPLETION_INTERRUPT0_NEXT_ADDR 368U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NEXT_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NEXT_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NEXT_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NEXT_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NEXT_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NEXT_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NEXT_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NEXT_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL0_NEXT_ADDR [ QOS_FOR_SCRUB0_NEXT ]  */
#define DMC520_QOS_FOR_SCRUB0_NEXT_ADDR 368U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NEXT_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NEXT_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NEXT_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NEXT_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NEXT_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB0_NEXT_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB0_NEXT_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL0_NEXT_ADDR [ STOP_ON_PAGE0_NEXT ]  */
#define DMC520_STOP_ON_PAGE0_NEXT_ADDR 368U
#define FIELD_DMC520_STOP_ON_PAGE0_NEXT_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE0_NEXT_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE0_NEXT_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE0_NEXT_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE0_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE0_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE0_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE0_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL0_NEXT_ADDR [ ESCALATION_COUNT_SCRUB0_NEXT ]  */
#define DMC520_ESCALATION_COUNT_SCRUB0_NEXT_ADDR 368U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NEXT_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NEXT_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NEXT_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NEXT_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL0_NEXT_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB0_NEXT ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NEXT_ADDR 368U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NEXT_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NEXT_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NEXT_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NEXT_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NEXT_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NEXT_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NEXT_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN0_NEXT_ADDR [ SCRUB_ADDRESS_MIN0_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MIN0_NEXT_ADDR 372U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX0_NEXT_ADDR [ SCRUB_ADDRESS_MAX0_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MAX0_NEXT_ADDR 376U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL1_NEXT_ADDR [ TRIGGER1_NEXT ]  */
#define DMC520_TRIGGER1_NEXT_ADDR 384U
#define FIELD_DMC520_TRIGGER1_NEXT_MSB 1U
#define FIELD_DMC520_TRIGGER1_NEXT_LSB 0U
#define FIELD_DMC520_TRIGGER1_NEXT_WIDTH 2U
#define FIELD_DMC520_TRIGGER1_NEXT_MASK 0x3U
#define FIELD_DMC520_TRIGGER1_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER1_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER1_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER1_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL1_NEXT_ADDR [ SCRUB_ADDR_MODE1_NEXT ]  */
#define DMC520_SCRUB_ADDR_MODE1_NEXT_ADDR 384U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NEXT_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NEXT_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NEXT_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NEXT_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL1_NEXT_ADDR [ COMPLETION_INTERRUPT1_NEXT ]  */
#define DMC520_COMPLETION_INTERRUPT1_NEXT_ADDR 384U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NEXT_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NEXT_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NEXT_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NEXT_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NEXT_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NEXT_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NEXT_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NEXT_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL1_NEXT_ADDR [ QOS_FOR_SCRUB1_NEXT ]  */
#define DMC520_QOS_FOR_SCRUB1_NEXT_ADDR 384U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NEXT_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NEXT_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NEXT_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NEXT_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NEXT_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB1_NEXT_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB1_NEXT_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL1_NEXT_ADDR [ STOP_ON_PAGE1_NEXT ]  */
#define DMC520_STOP_ON_PAGE1_NEXT_ADDR 384U
#define FIELD_DMC520_STOP_ON_PAGE1_NEXT_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE1_NEXT_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE1_NEXT_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE1_NEXT_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE1_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE1_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE1_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE1_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL1_NEXT_ADDR [ ESCALATION_COUNT_SCRUB1_NEXT ]  */
#define DMC520_ESCALATION_COUNT_SCRUB1_NEXT_ADDR 384U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NEXT_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NEXT_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NEXT_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NEXT_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL1_NEXT_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB1_NEXT ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NEXT_ADDR 384U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NEXT_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NEXT_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NEXT_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NEXT_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NEXT_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NEXT_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NEXT_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN1_NEXT_ADDR [ SCRUB_ADDRESS_MIN1_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MIN1_NEXT_ADDR 388U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX1_NEXT_ADDR [ SCRUB_ADDRESS_MAX1_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MAX1_NEXT_ADDR 392U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL2_NEXT_ADDR [ TRIGGER2_NEXT ]  */
#define DMC520_TRIGGER2_NEXT_ADDR 400U
#define FIELD_DMC520_TRIGGER2_NEXT_MSB 1U
#define FIELD_DMC520_TRIGGER2_NEXT_LSB 0U
#define FIELD_DMC520_TRIGGER2_NEXT_WIDTH 2U
#define FIELD_DMC520_TRIGGER2_NEXT_MASK 0x3U
#define FIELD_DMC520_TRIGGER2_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER2_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER2_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER2_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL2_NEXT_ADDR [ SCRUB_ADDR_MODE2_NEXT ]  */
#define DMC520_SCRUB_ADDR_MODE2_NEXT_ADDR 400U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NEXT_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NEXT_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NEXT_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NEXT_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL2_NEXT_ADDR [ COMPLETION_INTERRUPT2_NEXT ]  */
#define DMC520_COMPLETION_INTERRUPT2_NEXT_ADDR 400U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NEXT_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NEXT_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NEXT_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NEXT_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NEXT_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NEXT_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NEXT_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NEXT_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL2_NEXT_ADDR [ QOS_FOR_SCRUB2_NEXT ]  */
#define DMC520_QOS_FOR_SCRUB2_NEXT_ADDR 400U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NEXT_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NEXT_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NEXT_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NEXT_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NEXT_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB2_NEXT_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB2_NEXT_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL2_NEXT_ADDR [ STOP_ON_PAGE2_NEXT ]  */
#define DMC520_STOP_ON_PAGE2_NEXT_ADDR 400U
#define FIELD_DMC520_STOP_ON_PAGE2_NEXT_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE2_NEXT_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE2_NEXT_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE2_NEXT_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE2_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE2_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE2_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE2_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL2_NEXT_ADDR [ ESCALATION_COUNT_SCRUB2_NEXT ]  */
#define DMC520_ESCALATION_COUNT_SCRUB2_NEXT_ADDR 400U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NEXT_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NEXT_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NEXT_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NEXT_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL2_NEXT_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB2_NEXT ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NEXT_ADDR 400U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NEXT_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NEXT_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NEXT_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NEXT_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NEXT_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NEXT_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NEXT_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN2_NEXT_ADDR [ SCRUB_ADDRESS_MIN2_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MIN2_NEXT_ADDR 404U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX2_NEXT_ADDR [ SCRUB_ADDRESS_MAX2_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MAX2_NEXT_ADDR 408U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL3_NEXT_ADDR [ TRIGGER3_NEXT ]  */
#define DMC520_TRIGGER3_NEXT_ADDR 416U
#define FIELD_DMC520_TRIGGER3_NEXT_MSB 1U
#define FIELD_DMC520_TRIGGER3_NEXT_LSB 0U
#define FIELD_DMC520_TRIGGER3_NEXT_WIDTH 2U
#define FIELD_DMC520_TRIGGER3_NEXT_MASK 0x3U
#define FIELD_DMC520_TRIGGER3_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER3_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER3_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER3_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL3_NEXT_ADDR [ SCRUB_ADDR_MODE3_NEXT ]  */
#define DMC520_SCRUB_ADDR_MODE3_NEXT_ADDR 416U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NEXT_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NEXT_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NEXT_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NEXT_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL3_NEXT_ADDR [ COMPLETION_INTERRUPT3_NEXT ]  */
#define DMC520_COMPLETION_INTERRUPT3_NEXT_ADDR 416U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NEXT_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NEXT_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NEXT_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NEXT_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NEXT_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NEXT_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NEXT_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NEXT_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL3_NEXT_ADDR [ QOS_FOR_SCRUB3_NEXT ]  */
#define DMC520_QOS_FOR_SCRUB3_NEXT_ADDR 416U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NEXT_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NEXT_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NEXT_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NEXT_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NEXT_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB3_NEXT_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB3_NEXT_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL3_NEXT_ADDR [ STOP_ON_PAGE3_NEXT ]  */
#define DMC520_STOP_ON_PAGE3_NEXT_ADDR 416U
#define FIELD_DMC520_STOP_ON_PAGE3_NEXT_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE3_NEXT_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE3_NEXT_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE3_NEXT_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE3_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE3_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE3_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE3_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL3_NEXT_ADDR [ ESCALATION_COUNT_SCRUB3_NEXT ]  */
#define DMC520_ESCALATION_COUNT_SCRUB3_NEXT_ADDR 416U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NEXT_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NEXT_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NEXT_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NEXT_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL3_NEXT_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB3_NEXT ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NEXT_ADDR 416U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NEXT_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NEXT_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NEXT_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NEXT_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NEXT_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NEXT_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NEXT_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN3_NEXT_ADDR [ SCRUB_ADDRESS_MIN3_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MIN3_NEXT_ADDR 420U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX3_NEXT_ADDR [ SCRUB_ADDRESS_MAX3_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MAX3_NEXT_ADDR 424U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL4_NEXT_ADDR [ TRIGGER4_NEXT ]  */
#define DMC520_TRIGGER4_NEXT_ADDR 432U
#define FIELD_DMC520_TRIGGER4_NEXT_MSB 1U
#define FIELD_DMC520_TRIGGER4_NEXT_LSB 0U
#define FIELD_DMC520_TRIGGER4_NEXT_WIDTH 2U
#define FIELD_DMC520_TRIGGER4_NEXT_MASK 0x3U
#define FIELD_DMC520_TRIGGER4_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER4_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER4_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER4_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL4_NEXT_ADDR [ SCRUB_ADDR_MODE4_NEXT ]  */
#define DMC520_SCRUB_ADDR_MODE4_NEXT_ADDR 432U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NEXT_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NEXT_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NEXT_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NEXT_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL4_NEXT_ADDR [ COMPLETION_INTERRUPT4_NEXT ]  */
#define DMC520_COMPLETION_INTERRUPT4_NEXT_ADDR 432U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NEXT_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NEXT_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NEXT_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NEXT_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NEXT_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NEXT_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NEXT_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NEXT_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL4_NEXT_ADDR [ QOS_FOR_SCRUB4_NEXT ]  */
#define DMC520_QOS_FOR_SCRUB4_NEXT_ADDR 432U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NEXT_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NEXT_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NEXT_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NEXT_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NEXT_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB4_NEXT_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB4_NEXT_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL4_NEXT_ADDR [ STOP_ON_PAGE4_NEXT ]  */
#define DMC520_STOP_ON_PAGE4_NEXT_ADDR 432U
#define FIELD_DMC520_STOP_ON_PAGE4_NEXT_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE4_NEXT_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE4_NEXT_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE4_NEXT_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE4_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE4_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE4_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE4_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL4_NEXT_ADDR [ ESCALATION_COUNT_SCRUB4_NEXT ]  */
#define DMC520_ESCALATION_COUNT_SCRUB4_NEXT_ADDR 432U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NEXT_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NEXT_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NEXT_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NEXT_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL4_NEXT_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB4_NEXT ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NEXT_ADDR 432U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NEXT_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NEXT_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NEXT_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NEXT_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NEXT_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NEXT_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NEXT_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN4_NEXT_ADDR [ SCRUB_ADDRESS_MIN4_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MIN4_NEXT_ADDR 436U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX4_NEXT_ADDR [ SCRUB_ADDRESS_MAX4_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MAX4_NEXT_ADDR 440U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL5_NEXT_ADDR [ TRIGGER5_NEXT ]  */
#define DMC520_TRIGGER5_NEXT_ADDR 448U
#define FIELD_DMC520_TRIGGER5_NEXT_MSB 1U
#define FIELD_DMC520_TRIGGER5_NEXT_LSB 0U
#define FIELD_DMC520_TRIGGER5_NEXT_WIDTH 2U
#define FIELD_DMC520_TRIGGER5_NEXT_MASK 0x3U
#define FIELD_DMC520_TRIGGER5_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER5_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER5_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER5_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL5_NEXT_ADDR [ SCRUB_ADDR_MODE5_NEXT ]  */
#define DMC520_SCRUB_ADDR_MODE5_NEXT_ADDR 448U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NEXT_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NEXT_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NEXT_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NEXT_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL5_NEXT_ADDR [ COMPLETION_INTERRUPT5_NEXT ]  */
#define DMC520_COMPLETION_INTERRUPT5_NEXT_ADDR 448U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NEXT_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NEXT_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NEXT_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NEXT_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NEXT_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NEXT_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NEXT_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NEXT_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL5_NEXT_ADDR [ QOS_FOR_SCRUB5_NEXT ]  */
#define DMC520_QOS_FOR_SCRUB5_NEXT_ADDR 448U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NEXT_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NEXT_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NEXT_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NEXT_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NEXT_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB5_NEXT_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB5_NEXT_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL5_NEXT_ADDR [ STOP_ON_PAGE5_NEXT ]  */
#define DMC520_STOP_ON_PAGE5_NEXT_ADDR 448U
#define FIELD_DMC520_STOP_ON_PAGE5_NEXT_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE5_NEXT_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE5_NEXT_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE5_NEXT_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE5_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE5_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE5_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE5_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL5_NEXT_ADDR [ ESCALATION_COUNT_SCRUB5_NEXT ]  */
#define DMC520_ESCALATION_COUNT_SCRUB5_NEXT_ADDR 448U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NEXT_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NEXT_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NEXT_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NEXT_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL5_NEXT_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB5_NEXT ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NEXT_ADDR 448U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NEXT_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NEXT_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NEXT_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NEXT_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NEXT_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NEXT_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NEXT_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN5_NEXT_ADDR [ SCRUB_ADDRESS_MIN5_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MIN5_NEXT_ADDR 452U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX5_NEXT_ADDR [ SCRUB_ADDRESS_MAX5_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MAX5_NEXT_ADDR 456U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL6_NEXT_ADDR [ TRIGGER6_NEXT ]  */
#define DMC520_TRIGGER6_NEXT_ADDR 464U
#define FIELD_DMC520_TRIGGER6_NEXT_MSB 1U
#define FIELD_DMC520_TRIGGER6_NEXT_LSB 0U
#define FIELD_DMC520_TRIGGER6_NEXT_WIDTH 2U
#define FIELD_DMC520_TRIGGER6_NEXT_MASK 0x3U
#define FIELD_DMC520_TRIGGER6_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER6_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER6_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER6_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL6_NEXT_ADDR [ SCRUB_ADDR_MODE6_NEXT ]  */
#define DMC520_SCRUB_ADDR_MODE6_NEXT_ADDR 464U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NEXT_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NEXT_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NEXT_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NEXT_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL6_NEXT_ADDR [ COMPLETION_INTERRUPT6_NEXT ]  */
#define DMC520_COMPLETION_INTERRUPT6_NEXT_ADDR 464U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NEXT_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NEXT_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NEXT_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NEXT_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NEXT_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NEXT_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NEXT_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NEXT_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL6_NEXT_ADDR [ QOS_FOR_SCRUB6_NEXT ]  */
#define DMC520_QOS_FOR_SCRUB6_NEXT_ADDR 464U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NEXT_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NEXT_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NEXT_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NEXT_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NEXT_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB6_NEXT_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB6_NEXT_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL6_NEXT_ADDR [ STOP_ON_PAGE6_NEXT ]  */
#define DMC520_STOP_ON_PAGE6_NEXT_ADDR 464U
#define FIELD_DMC520_STOP_ON_PAGE6_NEXT_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE6_NEXT_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE6_NEXT_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE6_NEXT_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE6_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE6_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE6_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE6_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL6_NEXT_ADDR [ ESCALATION_COUNT_SCRUB6_NEXT ]  */
#define DMC520_ESCALATION_COUNT_SCRUB6_NEXT_ADDR 464U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NEXT_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NEXT_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NEXT_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NEXT_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL6_NEXT_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB6_NEXT ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NEXT_ADDR 464U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NEXT_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NEXT_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NEXT_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NEXT_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NEXT_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NEXT_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NEXT_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN6_NEXT_ADDR [ SCRUB_ADDRESS_MIN6_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MIN6_NEXT_ADDR 468U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX6_NEXT_ADDR [ SCRUB_ADDRESS_MAX6_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MAX6_NEXT_ADDR 472U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL7_NEXT_ADDR [ TRIGGER7_NEXT ]  */
#define DMC520_TRIGGER7_NEXT_ADDR 480U
#define FIELD_DMC520_TRIGGER7_NEXT_MSB 1U
#define FIELD_DMC520_TRIGGER7_NEXT_LSB 0U
#define FIELD_DMC520_TRIGGER7_NEXT_WIDTH 2U
#define FIELD_DMC520_TRIGGER7_NEXT_MASK 0x3U
#define FIELD_DMC520_TRIGGER7_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER7_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER7_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER7_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL7_NEXT_ADDR [ SCRUB_ADDR_MODE7_NEXT ]  */
#define DMC520_SCRUB_ADDR_MODE7_NEXT_ADDR 480U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NEXT_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NEXT_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NEXT_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NEXT_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL7_NEXT_ADDR [ COMPLETION_INTERRUPT7_NEXT ]  */
#define DMC520_COMPLETION_INTERRUPT7_NEXT_ADDR 480U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NEXT_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NEXT_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NEXT_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NEXT_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NEXT_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NEXT_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NEXT_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NEXT_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL7_NEXT_ADDR [ QOS_FOR_SCRUB7_NEXT ]  */
#define DMC520_QOS_FOR_SCRUB7_NEXT_ADDR 480U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NEXT_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NEXT_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NEXT_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NEXT_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NEXT_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NEXT_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB7_NEXT_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB7_NEXT_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL7_NEXT_ADDR [ STOP_ON_PAGE7_NEXT ]  */
#define DMC520_STOP_ON_PAGE7_NEXT_ADDR 480U
#define FIELD_DMC520_STOP_ON_PAGE7_NEXT_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE7_NEXT_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE7_NEXT_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE7_NEXT_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE7_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE7_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE7_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE7_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL7_NEXT_ADDR [ ESCALATION_COUNT_SCRUB7_NEXT ]  */
#define DMC520_ESCALATION_COUNT_SCRUB7_NEXT_ADDR 480U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NEXT_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NEXT_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NEXT_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NEXT_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL7_NEXT_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB7_NEXT ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NEXT_ADDR 480U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NEXT_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NEXT_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NEXT_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NEXT_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NEXT_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NEXT_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NEXT_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN7_NEXT_ADDR [ SCRUB_ADDRESS_MIN7_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MIN7_NEXT_ADDR 484U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX7_NEXT_ADDR [ SCRUB_ADDRESS_MAX7_NEXT ]  */
#define DMC520_SCRUB_ADDRESS_MAX7_NEXT_ADDR 488U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NEXT_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NEXT_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NEXT_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  FEATURE_CONTROL_NEXT_ADDR [ WRITE_DBI_ENABLE_NEXT ]  */
#define DMC520_WRITE_DBI_ENABLE_NEXT_ADDR 496U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NEXT_MSB 0U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NEXT_LSB 0U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NEXT_WIDTH 1U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NEXT_MASK 0x1U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_WRITE_DBI_ENABLE_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_WRITE_DBI_ENABLE_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  FEATURE_CONTROL_NEXT_ADDR [ CRC_ENABLE_NEXT ]  */
#define DMC520_CRC_ENABLE_NEXT_ADDR 496U
#define FIELD_DMC520_CRC_ENABLE_NEXT_MSB 1U
#define FIELD_DMC520_CRC_ENABLE_NEXT_LSB 1U
#define FIELD_DMC520_CRC_ENABLE_NEXT_WIDTH 1U
#define FIELD_DMC520_CRC_ENABLE_NEXT_MASK 0x2U
#define FIELD_DMC520_CRC_ENABLE_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_CRC_ENABLE_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_CRC_ENABLE_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_CRC_ENABLE_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  FEATURE_CONTROL_NEXT_ADDR [ READ_DBI_ENABLE_NEXT ]  */
#define DMC520_READ_DBI_ENABLE_NEXT_ADDR 496U
#define FIELD_DMC520_READ_DBI_ENABLE_NEXT_MSB 2U
#define FIELD_DMC520_READ_DBI_ENABLE_NEXT_LSB 2U
#define FIELD_DMC520_READ_DBI_ENABLE_NEXT_WIDTH 1U
#define FIELD_DMC520_READ_DBI_ENABLE_NEXT_MASK 0x4U
#define FIELD_DMC520_READ_DBI_ENABLE_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_READ_DBI_ENABLE_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_READ_DBI_ENABLE_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_READ_DBI_ENABLE_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  FEATURE_CONTROL_NEXT_ADDR [ TWO_T_TIMING_NEXT ]  */
#define DMC520_TWO_T_TIMING_NEXT_ADDR 496U
#define FIELD_DMC520_TWO_T_TIMING_NEXT_MSB 3U
#define FIELD_DMC520_TWO_T_TIMING_NEXT_LSB 3U
#define FIELD_DMC520_TWO_T_TIMING_NEXT_WIDTH 1U
#define FIELD_DMC520_TWO_T_TIMING_NEXT_MASK 0x8U
#define FIELD_DMC520_TWO_T_TIMING_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_TWO_T_TIMING_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_TWO_T_TIMING_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_TWO_T_TIMING_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  FEATURE_CONTROL_NEXT_ADDR [ ZQCS_AFTER_N_REF_NEXT ]  */
#define DMC520_ZQCS_AFTER_N_REF_NEXT_ADDR 496U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NEXT_MSB 7U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NEXT_LSB 4U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NEXT_WIDTH 4U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NEXT_MASK 0xf0U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NEXT_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NEXT_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NEXT_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  FEATURE_CONTROL_NEXT_ADDR [ ZQCS_AFTER_XSREF_NEXT ]  */
#define DMC520_ZQCS_AFTER_XSREF_NEXT_ADDR 496U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NEXT_MSB 8U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NEXT_LSB 8U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NEXT_WIDTH 1U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NEXT_MASK 0x100U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NEXT_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NEXT_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NEXT_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  FEATURE_CONTROL_NEXT_ADDR [ TEMP_POLL_AFTER_N_REF_NEXT ]  */
#define DMC520_TEMP_POLL_AFTER_N_REF_NEXT_ADDR 496U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NEXT_MSB 12U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NEXT_LSB 9U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NEXT_WIDTH 4U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NEXT_MASK 0x1e00U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NEXT_SHIFT_MASK 0x9U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NEXT_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NEXT_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NEXT_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  FEATURE_CONTROL_NEXT_ADDR [ TEMP_POLL_AFTER_XSREF_NEXT ]  */
#define DMC520_TEMP_POLL_AFTER_XSREF_NEXT_ADDR 496U
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NEXT_MSB 13U
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NEXT_LSB 13U
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NEXT_WIDTH 1U
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NEXT_MASK 0x2000U
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  FEATURE_CONTROL_NEXT_ADDR [ TRR_ENABLE_NEXT ]  */
#define DMC520_TRR_ENABLE_NEXT_ADDR 496U
#define FIELD_DMC520_TRR_ENABLE_NEXT_MSB 15U
#define FIELD_DMC520_TRR_ENABLE_NEXT_LSB 15U
#define FIELD_DMC520_TRR_ENABLE_NEXT_WIDTH 1U
#define FIELD_DMC520_TRR_ENABLE_NEXT_MASK 0x8000U
#define FIELD_DMC520_TRR_ENABLE_NEXT_SHIFT_MASK 0xfU
#define FIELD_DMC520_TRR_ENABLE_NEXT_RD(src) ((0x8000U & (uint32_t)(src)) >> 15U)
#define FIELD_DMC520_TRR_ENABLE_NEXT_WR(dst) (0x8000U & ((uint32_t)(dst) >> 15U))
#define FIELD_DMC520_TRR_ENABLE_NEXT_SET(dst, src) (((dst) & ~0x8000U) | (((uint32_t)(src) << 15U) & 0x8000U))

/*  FEATURE_CONTROL_NEXT_ADDR [ ADDRESS_MIRRORING_NEXT ]  */
#define DMC520_ADDRESS_MIRRORING_NEXT_ADDR 496U
#define FIELD_DMC520_ADDRESS_MIRRORING_NEXT_MSB 16U
#define FIELD_DMC520_ADDRESS_MIRRORING_NEXT_LSB 16U
#define FIELD_DMC520_ADDRESS_MIRRORING_NEXT_WIDTH 1U
#define FIELD_DMC520_ADDRESS_MIRRORING_NEXT_MASK 0x10000U
#define FIELD_DMC520_ADDRESS_MIRRORING_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ADDRESS_MIRRORING_NEXT_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ADDRESS_MIRRORING_NEXT_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ADDRESS_MIRRORING_NEXT_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  FEATURE_CONTROL_NEXT_ADDR [ MRS_OUTPUT_INVERSION_NEXT ]  */
#define DMC520_MRS_OUTPUT_INVERSION_NEXT_ADDR 496U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NEXT_MSB 17U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NEXT_LSB 17U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NEXT_WIDTH 1U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NEXT_MASK 0x20000U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NEXT_SHIFT_MASK 0x11U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NEXT_RD(src) ((0x20000U & (uint32_t)(src)) >> 17U)
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NEXT_WR(dst) (0x20000U & ((uint32_t)(dst) >> 17U))
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NEXT_SET(dst, src) (((dst) & ~0x20000U) | (((uint32_t)(src) << 17U) & 0x20000U))

/*  FEATURE_CONTROL_NEXT_ADDR [ LVL_WAKEUP_EN_NEXT ]  */
#define DMC520_LVL_WAKEUP_EN_NEXT_ADDR 496U
#define FIELD_DMC520_LVL_WAKEUP_EN_NEXT_MSB 18U
#define FIELD_DMC520_LVL_WAKEUP_EN_NEXT_LSB 18U
#define FIELD_DMC520_LVL_WAKEUP_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_LVL_WAKEUP_EN_NEXT_MASK 0x40000U
#define FIELD_DMC520_LVL_WAKEUP_EN_NEXT_SHIFT_MASK 0x12U
#define FIELD_DMC520_LVL_WAKEUP_EN_NEXT_RD(src) ((0x40000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_LVL_WAKEUP_EN_NEXT_WR(dst) (0x40000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_LVL_WAKEUP_EN_NEXT_SET(dst, src) (((dst) & ~0x40000U) | (((uint32_t)(src) << 18U) & 0x40000U))

/*  FEATURE_CONTROL_NEXT_ADDR [ DFI_ERR_MODE_NEXT ]  */
#define DMC520_DFI_ERR_MODE_NEXT_ADDR 496U
#define FIELD_DMC520_DFI_ERR_MODE_NEXT_MSB 19U
#define FIELD_DMC520_DFI_ERR_MODE_NEXT_LSB 19U
#define FIELD_DMC520_DFI_ERR_MODE_NEXT_WIDTH 1U
#define FIELD_DMC520_DFI_ERR_MODE_NEXT_MASK 0x80000U
#define FIELD_DMC520_DFI_ERR_MODE_NEXT_SHIFT_MASK 0x13U
#define FIELD_DMC520_DFI_ERR_MODE_NEXT_RD(src) ((0x80000U & (uint32_t)(src)) >> 19U)
#define FIELD_DMC520_DFI_ERR_MODE_NEXT_WR(dst) (0x80000U & ((uint32_t)(dst) >> 19U))
#define FIELD_DMC520_DFI_ERR_MODE_NEXT_SET(dst, src) (((dst) & ~0x80000U) | (((uint32_t)(src) << 19U) & 0x80000U))

/*  FEATURE_CONTROL_NEXT_ADDR [ ADDRESS_MIRRORING_MASK_NEXT ]  */
#define DMC520_ADDRESS_MIRRORING_MASK_NEXT_ADDR 496U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NEXT_MSB 27U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NEXT_LSB 20U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NEXT_WIDTH 8U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NEXT_MASK 0xff00000U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NEXT_RD(src) ((0xff00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NEXT_WR(dst) (0xff00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NEXT_SET(dst, src) (((dst) & ~0xff00000U) | (((uint32_t)(src) << 20U) & 0xff00000U))

/*  FEATURE_CONTROL_NEXT_ADDR [ ALERT_MODE_NEXT ]  */
#define DMC520_ALERT_MODE_NEXT_ADDR 496U
#define FIELD_DMC520_ALERT_MODE_NEXT_MSB 28U
#define FIELD_DMC520_ALERT_MODE_NEXT_LSB 28U
#define FIELD_DMC520_ALERT_MODE_NEXT_WIDTH 1U
#define FIELD_DMC520_ALERT_MODE_NEXT_MASK 0x10000000U
#define FIELD_DMC520_ALERT_MODE_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_ALERT_MODE_NEXT_RD(src) ((0x10000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_ALERT_MODE_NEXT_WR(dst) (0x10000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_ALERT_MODE_NEXT_SET(dst, src) (((dst) & ~0x10000000U) | (((uint32_t)(src) << 28U) & 0x10000000U))

/*  MUX_CONTROL_NEXT_ADDR [ CS_MUX_CONTROL_NEXT ]  */
#define DMC520_CS_MUX_CONTROL_NEXT_ADDR 500U
#define FIELD_DMC520_CS_MUX_CONTROL_NEXT_MSB 1U
#define FIELD_DMC520_CS_MUX_CONTROL_NEXT_LSB 0U
#define FIELD_DMC520_CS_MUX_CONTROL_NEXT_WIDTH 2U
#define FIELD_DMC520_CS_MUX_CONTROL_NEXT_MASK 0x3U
#define FIELD_DMC520_CS_MUX_CONTROL_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_CS_MUX_CONTROL_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_CS_MUX_CONTROL_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_CS_MUX_CONTROL_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  MUX_CONTROL_NEXT_ADDR [ CKE_MUX_CONTROL_NEXT ]  */
#define DMC520_CKE_MUX_CONTROL_NEXT_ADDR 500U
#define FIELD_DMC520_CKE_MUX_CONTROL_NEXT_MSB 3U
#define FIELD_DMC520_CKE_MUX_CONTROL_NEXT_LSB 2U
#define FIELD_DMC520_CKE_MUX_CONTROL_NEXT_WIDTH 2U
#define FIELD_DMC520_CKE_MUX_CONTROL_NEXT_MASK 0xcU
#define FIELD_DMC520_CKE_MUX_CONTROL_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_CKE_MUX_CONTROL_NEXT_RD(src) ((0xcU & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_CKE_MUX_CONTROL_NEXT_WR(dst) (0xcU & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_CKE_MUX_CONTROL_NEXT_SET(dst, src) (((dst) & ~0xcU) | (((uint32_t)(src) << 2U) & 0xcU))

/*  MUX_CONTROL_NEXT_ADDR [ CK_MUX_CONTROL_NEXT ]  */
#define DMC520_CK_MUX_CONTROL_NEXT_ADDR 500U
#define FIELD_DMC520_CK_MUX_CONTROL_NEXT_MSB 5U
#define FIELD_DMC520_CK_MUX_CONTROL_NEXT_LSB 4U
#define FIELD_DMC520_CK_MUX_CONTROL_NEXT_WIDTH 2U
#define FIELD_DMC520_CK_MUX_CONTROL_NEXT_MASK 0x30U
#define FIELD_DMC520_CK_MUX_CONTROL_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_CK_MUX_CONTROL_NEXT_RD(src) ((0x30U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_CK_MUX_CONTROL_NEXT_WR(dst) (0x30U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_CK_MUX_CONTROL_NEXT_SET(dst, src) (((dst) & ~0x30U) | (((uint32_t)(src) << 4U) & 0x30U))

/*  MUX_CONTROL_NEXT_ADDR [ RST_MUX_CONTROL_NEXT ]  */
#define DMC520_RST_MUX_CONTROL_NEXT_ADDR 500U
#define FIELD_DMC520_RST_MUX_CONTROL_NEXT_MSB 7U
#define FIELD_DMC520_RST_MUX_CONTROL_NEXT_LSB 6U
#define FIELD_DMC520_RST_MUX_CONTROL_NEXT_WIDTH 2U
#define FIELD_DMC520_RST_MUX_CONTROL_NEXT_MASK 0xc0U
#define FIELD_DMC520_RST_MUX_CONTROL_NEXT_SHIFT_MASK 0x6U
#define FIELD_DMC520_RST_MUX_CONTROL_NEXT_RD(src) ((0xc0U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_RST_MUX_CONTROL_NEXT_WR(dst) (0xc0U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_RST_MUX_CONTROL_NEXT_SET(dst, src) (((dst) & ~0xc0U) | (((uint32_t)(src) << 6U) & 0xc0U))

/*  MUX_CONTROL_NEXT_ADDR [ CID_MASK_NEXT ]  */
#define DMC520_CID_MASK_NEXT_ADDR 500U
#define FIELD_DMC520_CID_MASK_NEXT_MSB 10U
#define FIELD_DMC520_CID_MASK_NEXT_LSB 8U
#define FIELD_DMC520_CID_MASK_NEXT_WIDTH 3U
#define FIELD_DMC520_CID_MASK_NEXT_MASK 0x700U
#define FIELD_DMC520_CID_MASK_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_CID_MASK_NEXT_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_CID_MASK_NEXT_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_CID_MASK_NEXT_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_REMAP_CS0_NEXT ]  */
#define DMC520_RANK_REMAP_CS0_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_REMAP_CS0_NEXT_MSB 2U
#define FIELD_DMC520_RANK_REMAP_CS0_NEXT_LSB 0U
#define FIELD_DMC520_RANK_REMAP_CS0_NEXT_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS0_NEXT_MASK 0x7U
#define FIELD_DMC520_RANK_REMAP_CS0_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_RANK_REMAP_CS0_NEXT_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RANK_REMAP_CS0_NEXT_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RANK_REMAP_CS0_NEXT_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_MASK_CS0_NEXT ]  */
#define DMC520_RANK_MASK_CS0_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_MASK_CS0_NEXT_MSB 3U
#define FIELD_DMC520_RANK_MASK_CS0_NEXT_LSB 3U
#define FIELD_DMC520_RANK_MASK_CS0_NEXT_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS0_NEXT_MASK 0x8U
#define FIELD_DMC520_RANK_MASK_CS0_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_RANK_MASK_CS0_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_RANK_MASK_CS0_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_RANK_MASK_CS0_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_REMAP_CS1_NEXT ]  */
#define DMC520_RANK_REMAP_CS1_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_REMAP_CS1_NEXT_MSB 6U
#define FIELD_DMC520_RANK_REMAP_CS1_NEXT_LSB 4U
#define FIELD_DMC520_RANK_REMAP_CS1_NEXT_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS1_NEXT_MASK 0x70U
#define FIELD_DMC520_RANK_REMAP_CS1_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_RANK_REMAP_CS1_NEXT_RD(src) ((0x70U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_RANK_REMAP_CS1_NEXT_WR(dst) (0x70U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_RANK_REMAP_CS1_NEXT_SET(dst, src) (((dst) & ~0x70U) | (((uint32_t)(src) << 4U) & 0x70U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_MASK_CS1_NEXT ]  */
#define DMC520_RANK_MASK_CS1_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_MASK_CS1_NEXT_MSB 7U
#define FIELD_DMC520_RANK_MASK_CS1_NEXT_LSB 7U
#define FIELD_DMC520_RANK_MASK_CS1_NEXT_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS1_NEXT_MASK 0x80U
#define FIELD_DMC520_RANK_MASK_CS1_NEXT_SHIFT_MASK 0x7U
#define FIELD_DMC520_RANK_MASK_CS1_NEXT_RD(src) ((0x80U & (uint32_t)(src)) >> 7U)
#define FIELD_DMC520_RANK_MASK_CS1_NEXT_WR(dst) (0x80U & ((uint32_t)(dst) >> 7U))
#define FIELD_DMC520_RANK_MASK_CS1_NEXT_SET(dst, src) (((dst) & ~0x80U) | (((uint32_t)(src) << 7U) & 0x80U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_REMAP_CS2_NEXT ]  */
#define DMC520_RANK_REMAP_CS2_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_REMAP_CS2_NEXT_MSB 10U
#define FIELD_DMC520_RANK_REMAP_CS2_NEXT_LSB 8U
#define FIELD_DMC520_RANK_REMAP_CS2_NEXT_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS2_NEXT_MASK 0x700U
#define FIELD_DMC520_RANK_REMAP_CS2_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_RANK_REMAP_CS2_NEXT_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_RANK_REMAP_CS2_NEXT_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_RANK_REMAP_CS2_NEXT_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_MASK_CS2_NEXT ]  */
#define DMC520_RANK_MASK_CS2_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_MASK_CS2_NEXT_MSB 11U
#define FIELD_DMC520_RANK_MASK_CS2_NEXT_LSB 11U
#define FIELD_DMC520_RANK_MASK_CS2_NEXT_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS2_NEXT_MASK 0x800U
#define FIELD_DMC520_RANK_MASK_CS2_NEXT_SHIFT_MASK 0xbU
#define FIELD_DMC520_RANK_MASK_CS2_NEXT_RD(src) ((0x800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_RANK_MASK_CS2_NEXT_WR(dst) (0x800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_RANK_MASK_CS2_NEXT_SET(dst, src) (((dst) & ~0x800U) | (((uint32_t)(src) << 11U) & 0x800U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_REMAP_CS3_NEXT ]  */
#define DMC520_RANK_REMAP_CS3_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_REMAP_CS3_NEXT_MSB 14U
#define FIELD_DMC520_RANK_REMAP_CS3_NEXT_LSB 12U
#define FIELD_DMC520_RANK_REMAP_CS3_NEXT_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS3_NEXT_MASK 0x7000U
#define FIELD_DMC520_RANK_REMAP_CS3_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_RANK_REMAP_CS3_NEXT_RD(src) ((0x7000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_RANK_REMAP_CS3_NEXT_WR(dst) (0x7000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_RANK_REMAP_CS3_NEXT_SET(dst, src) (((dst) & ~0x7000U) | (((uint32_t)(src) << 12U) & 0x7000U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_MASK_CS3_NEXT ]  */
#define DMC520_RANK_MASK_CS3_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_MASK_CS3_NEXT_MSB 15U
#define FIELD_DMC520_RANK_MASK_CS3_NEXT_LSB 15U
#define FIELD_DMC520_RANK_MASK_CS3_NEXT_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS3_NEXT_MASK 0x8000U
#define FIELD_DMC520_RANK_MASK_CS3_NEXT_SHIFT_MASK 0xfU
#define FIELD_DMC520_RANK_MASK_CS3_NEXT_RD(src) ((0x8000U & (uint32_t)(src)) >> 15U)
#define FIELD_DMC520_RANK_MASK_CS3_NEXT_WR(dst) (0x8000U & ((uint32_t)(dst) >> 15U))
#define FIELD_DMC520_RANK_MASK_CS3_NEXT_SET(dst, src) (((dst) & ~0x8000U) | (((uint32_t)(src) << 15U) & 0x8000U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_REMAP_CS4_NEXT ]  */
#define DMC520_RANK_REMAP_CS4_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_REMAP_CS4_NEXT_MSB 18U
#define FIELD_DMC520_RANK_REMAP_CS4_NEXT_LSB 16U
#define FIELD_DMC520_RANK_REMAP_CS4_NEXT_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS4_NEXT_MASK 0x70000U
#define FIELD_DMC520_RANK_REMAP_CS4_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_RANK_REMAP_CS4_NEXT_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RANK_REMAP_CS4_NEXT_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RANK_REMAP_CS4_NEXT_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_MASK_CS4_NEXT ]  */
#define DMC520_RANK_MASK_CS4_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_MASK_CS4_NEXT_MSB 19U
#define FIELD_DMC520_RANK_MASK_CS4_NEXT_LSB 19U
#define FIELD_DMC520_RANK_MASK_CS4_NEXT_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS4_NEXT_MASK 0x80000U
#define FIELD_DMC520_RANK_MASK_CS4_NEXT_SHIFT_MASK 0x13U
#define FIELD_DMC520_RANK_MASK_CS4_NEXT_RD(src) ((0x80000U & (uint32_t)(src)) >> 19U)
#define FIELD_DMC520_RANK_MASK_CS4_NEXT_WR(dst) (0x80000U & ((uint32_t)(dst) >> 19U))
#define FIELD_DMC520_RANK_MASK_CS4_NEXT_SET(dst, src) (((dst) & ~0x80000U) | (((uint32_t)(src) << 19U) & 0x80000U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_REMAP_CS5_NEXT ]  */
#define DMC520_RANK_REMAP_CS5_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_REMAP_CS5_NEXT_MSB 22U
#define FIELD_DMC520_RANK_REMAP_CS5_NEXT_LSB 20U
#define FIELD_DMC520_RANK_REMAP_CS5_NEXT_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS5_NEXT_MASK 0x700000U
#define FIELD_DMC520_RANK_REMAP_CS5_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_RANK_REMAP_CS5_NEXT_RD(src) ((0x700000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_RANK_REMAP_CS5_NEXT_WR(dst) (0x700000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_RANK_REMAP_CS5_NEXT_SET(dst, src) (((dst) & ~0x700000U) | (((uint32_t)(src) << 20U) & 0x700000U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_MASK_CS5_NEXT ]  */
#define DMC520_RANK_MASK_CS5_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_MASK_CS5_NEXT_MSB 23U
#define FIELD_DMC520_RANK_MASK_CS5_NEXT_LSB 23U
#define FIELD_DMC520_RANK_MASK_CS5_NEXT_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS5_NEXT_MASK 0x800000U
#define FIELD_DMC520_RANK_MASK_CS5_NEXT_SHIFT_MASK 0x17U
#define FIELD_DMC520_RANK_MASK_CS5_NEXT_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_RANK_MASK_CS5_NEXT_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_RANK_MASK_CS5_NEXT_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_REMAP_CS6_NEXT ]  */
#define DMC520_RANK_REMAP_CS6_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_REMAP_CS6_NEXT_MSB 26U
#define FIELD_DMC520_RANK_REMAP_CS6_NEXT_LSB 24U
#define FIELD_DMC520_RANK_REMAP_CS6_NEXT_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS6_NEXT_MASK 0x7000000U
#define FIELD_DMC520_RANK_REMAP_CS6_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_RANK_REMAP_CS6_NEXT_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RANK_REMAP_CS6_NEXT_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RANK_REMAP_CS6_NEXT_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_MASK_CS6_NEXT ]  */
#define DMC520_RANK_MASK_CS6_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_MASK_CS6_NEXT_MSB 27U
#define FIELD_DMC520_RANK_MASK_CS6_NEXT_LSB 27U
#define FIELD_DMC520_RANK_MASK_CS6_NEXT_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS6_NEXT_MASK 0x8000000U
#define FIELD_DMC520_RANK_MASK_CS6_NEXT_SHIFT_MASK 0x1bU
#define FIELD_DMC520_RANK_MASK_CS6_NEXT_RD(src) ((0x8000000U & (uint32_t)(src)) >> 27U)
#define FIELD_DMC520_RANK_MASK_CS6_NEXT_WR(dst) (0x8000000U & ((uint32_t)(dst) >> 27U))
#define FIELD_DMC520_RANK_MASK_CS6_NEXT_SET(dst, src) (((dst) & ~0x8000000U) | (((uint32_t)(src) << 27U) & 0x8000000U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_REMAP_CS7_NEXT ]  */
#define DMC520_RANK_REMAP_CS7_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_REMAP_CS7_NEXT_MSB 30U
#define FIELD_DMC520_RANK_REMAP_CS7_NEXT_LSB 28U
#define FIELD_DMC520_RANK_REMAP_CS7_NEXT_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS7_NEXT_MASK 0x70000000U
#define FIELD_DMC520_RANK_REMAP_CS7_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_RANK_REMAP_CS7_NEXT_RD(src) ((0x70000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_RANK_REMAP_CS7_NEXT_WR(dst) (0x70000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_RANK_REMAP_CS7_NEXT_SET(dst, src) (((dst) & ~0x70000000U) | (((uint32_t)(src) << 28U) & 0x70000000U))

/*  RANK_REMAP_CONTROL_NEXT_ADDR [ RANK_MASK_CS7_NEXT ]  */
#define DMC520_RANK_MASK_CS7_NEXT_ADDR 504U
#define FIELD_DMC520_RANK_MASK_CS7_NEXT_MSB 31U
#define FIELD_DMC520_RANK_MASK_CS7_NEXT_LSB 31U
#define FIELD_DMC520_RANK_MASK_CS7_NEXT_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS7_NEXT_MASK 0x80000000U
#define FIELD_DMC520_RANK_MASK_CS7_NEXT_SHIFT_MASK 0x1fU
#define FIELD_DMC520_RANK_MASK_CS7_NEXT_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_RANK_MASK_CS7_NEXT_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_RANK_MASK_CS7_NEXT_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  SCRUB_CONTROL_NEXT_ADDR [ ESCALATION_PRESCALAR_SCRUB_NEXT ]  */
#define DMC520_ESCALATION_PRESCALAR_SCRUB_NEXT_ADDR 508U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NEXT_MSB 2U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NEXT_LSB 0U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NEXT_WIDTH 3U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NEXT_MASK 0x7U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NEXT_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NEXT_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NEXT_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  SCRUB_CONTROL_NEXT_ADDR [ OUTSTANDING_SCRUB_REQUEST_LIMIT_NEXT ]  */
#define DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NEXT_ADDR 508U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NEXT_MSB 14U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NEXT_LSB 8U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NEXT_WIDTH 7U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NEXT_MASK 0x7f00U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NEXT_RD(src) ((0x7f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NEXT_WR(dst) (0x7f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NEXT_SET(dst, src) (((dst) & ~0x7f00U) | (((uint32_t)(src) << 8U) & 0x7f00U))

/*  T_REFI_NEXT_ADDR [ T_REFI_NEXT ]  */
#define DMC520_T_REFI_NEXT_ADDR 512U
#define FIELD_DMC520_T_REFI_NEXT_MSB 10U
#define FIELD_DMC520_T_REFI_NEXT_LSB 0U
#define FIELD_DMC520_T_REFI_NEXT_WIDTH 11U
#define FIELD_DMC520_T_REFI_NEXT_MASK 0x7ffU
#define FIELD_DMC520_T_REFI_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_REFI_NEXT_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_REFI_NEXT_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_REFI_NEXT_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  T_RFC_NEXT_ADDR [ T_RFC_NEXT ]  */
#define DMC520_T_RFC_NEXT_ADDR 516U
#define FIELD_DMC520_T_RFC_NEXT_MSB 9U
#define FIELD_DMC520_T_RFC_NEXT_LSB 0U
#define FIELD_DMC520_T_RFC_NEXT_WIDTH 10U
#define FIELD_DMC520_T_RFC_NEXT_MASK 0x3ffU
#define FIELD_DMC520_T_RFC_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RFC_NEXT_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RFC_NEXT_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RFC_NEXT_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  T_RFC_NEXT_ADDR [ T_RFCFG_NEXT ]  */
#define DMC520_T_RFCFG_NEXT_ADDR 516U
#define FIELD_DMC520_T_RFCFG_NEXT_MSB 19U
#define FIELD_DMC520_T_RFCFG_NEXT_LSB 10U
#define FIELD_DMC520_T_RFCFG_NEXT_WIDTH 10U
#define FIELD_DMC520_T_RFCFG_NEXT_MASK 0xffc00U
#define FIELD_DMC520_T_RFCFG_NEXT_SHIFT_MASK 0xaU
#define FIELD_DMC520_T_RFCFG_NEXT_RD(src) ((0xffc00U & (uint32_t)(src)) >> 10U)
#define FIELD_DMC520_T_RFCFG_NEXT_WR(dst) (0xffc00U & ((uint32_t)(dst) >> 10U))
#define FIELD_DMC520_T_RFCFG_NEXT_SET(dst, src) (((dst) & ~0xffc00U) | (((uint32_t)(src) << 10U) & 0xffc00U))

/*  T_RFC_NEXT_ADDR [ T_RFC_CS_NEXT ]  */
#define DMC520_T_RFC_CS_NEXT_ADDR 516U
#define FIELD_DMC520_T_RFC_CS_NEXT_MSB 27U
#define FIELD_DMC520_T_RFC_CS_NEXT_LSB 20U
#define FIELD_DMC520_T_RFC_CS_NEXT_WIDTH 8U
#define FIELD_DMC520_T_RFC_CS_NEXT_MASK 0xff00000U
#define FIELD_DMC520_T_RFC_CS_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_T_RFC_CS_NEXT_RD(src) ((0xff00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_T_RFC_CS_NEXT_WR(dst) (0xff00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_T_RFC_CS_NEXT_SET(dst, src) (((dst) & ~0xff00000U) | (((uint32_t)(src) << 20U) & 0xff00000U))

/*  T_MRR_NEXT_ADDR [ T_MRR_NEXT ]  */
#define DMC520_T_MRR_NEXT_ADDR 520U
#define FIELD_DMC520_T_MRR_NEXT_MSB 6U
#define FIELD_DMC520_T_MRR_NEXT_LSB 0U
#define FIELD_DMC520_T_MRR_NEXT_WIDTH 7U
#define FIELD_DMC520_T_MRR_NEXT_MASK 0x7fU
#define FIELD_DMC520_T_MRR_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_MRR_NEXT_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_MRR_NEXT_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_MRR_NEXT_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  T_MRW_NEXT_ADDR [ T_MRW_NEXT ]  */
#define DMC520_T_MRW_NEXT_ADDR 524U
#define FIELD_DMC520_T_MRW_NEXT_MSB 6U
#define FIELD_DMC520_T_MRW_NEXT_LSB 0U
#define FIELD_DMC520_T_MRW_NEXT_WIDTH 7U
#define FIELD_DMC520_T_MRW_NEXT_MASK 0x7fU
#define FIELD_DMC520_T_MRW_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_MRW_NEXT_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_MRW_NEXT_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_MRW_NEXT_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  T_MRW_NEXT_ADDR [ T_MRW_CS_NEXT ]  */
#define DMC520_T_MRW_CS_NEXT_ADDR 524U
#define FIELD_DMC520_T_MRW_CS_NEXT_MSB 20U
#define FIELD_DMC520_T_MRW_CS_NEXT_LSB 16U
#define FIELD_DMC520_T_MRW_CS_NEXT_WIDTH 5U
#define FIELD_DMC520_T_MRW_CS_NEXT_MASK 0x1f0000U
#define FIELD_DMC520_T_MRW_CS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_MRW_CS_NEXT_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_MRW_CS_NEXT_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_MRW_CS_NEXT_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  T_RDPDEN_NEXT_ADDR [ T_RDPDEN_NEXT ]  */
#define DMC520_T_RDPDEN_NEXT_ADDR 528U
#define FIELD_DMC520_T_RDPDEN_NEXT_MSB 6U
#define FIELD_DMC520_T_RDPDEN_NEXT_LSB 0U
#define FIELD_DMC520_T_RDPDEN_NEXT_WIDTH 7U
#define FIELD_DMC520_T_RDPDEN_NEXT_MASK 0x7fU
#define FIELD_DMC520_T_RDPDEN_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RDPDEN_NEXT_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RDPDEN_NEXT_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RDPDEN_NEXT_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  T_RCD_NEXT_ADDR [ T_RCD_NEXT ]  */
#define DMC520_T_RCD_NEXT_ADDR 536U
#define FIELD_DMC520_T_RCD_NEXT_MSB 4U
#define FIELD_DMC520_T_RCD_NEXT_LSB 0U
#define FIELD_DMC520_T_RCD_NEXT_WIDTH 5U
#define FIELD_DMC520_T_RCD_NEXT_MASK 0x1fU
#define FIELD_DMC520_T_RCD_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RCD_NEXT_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RCD_NEXT_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RCD_NEXT_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_RAS_NEXT_ADDR [ T_RAS_NEXT ]  */
#define DMC520_T_RAS_NEXT_ADDR 540U
#define FIELD_DMC520_T_RAS_NEXT_MSB 5U
#define FIELD_DMC520_T_RAS_NEXT_LSB 0U
#define FIELD_DMC520_T_RAS_NEXT_WIDTH 6U
#define FIELD_DMC520_T_RAS_NEXT_MASK 0x3fU
#define FIELD_DMC520_T_RAS_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RAS_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RAS_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RAS_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_RP_NEXT_ADDR [ T_RP_NEXT ]  */
#define DMC520_T_RP_NEXT_ADDR 544U
#define FIELD_DMC520_T_RP_NEXT_MSB 4U
#define FIELD_DMC520_T_RP_NEXT_LSB 0U
#define FIELD_DMC520_T_RP_NEXT_WIDTH 5U
#define FIELD_DMC520_T_RP_NEXT_MASK 0x1fU
#define FIELD_DMC520_T_RP_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RP_NEXT_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RP_NEXT_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RP_NEXT_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_RPALL_NEXT_ADDR [ T_RPALL_NEXT ]  */
#define DMC520_T_RPALL_NEXT_ADDR 548U
#define FIELD_DMC520_T_RPALL_NEXT_MSB 4U
#define FIELD_DMC520_T_RPALL_NEXT_LSB 0U
#define FIELD_DMC520_T_RPALL_NEXT_WIDTH 5U
#define FIELD_DMC520_T_RPALL_NEXT_MASK 0x1fU
#define FIELD_DMC520_T_RPALL_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RPALL_NEXT_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RPALL_NEXT_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RPALL_NEXT_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_RRD_NEXT_ADDR [ T_RRD_S_NEXT ]  */
#define DMC520_T_RRD_S_NEXT_ADDR 552U
#define FIELD_DMC520_T_RRD_S_NEXT_MSB 3U
#define FIELD_DMC520_T_RRD_S_NEXT_LSB 0U
#define FIELD_DMC520_T_RRD_S_NEXT_WIDTH 4U
#define FIELD_DMC520_T_RRD_S_NEXT_MASK 0xfU
#define FIELD_DMC520_T_RRD_S_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RRD_S_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RRD_S_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RRD_S_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  T_RRD_NEXT_ADDR [ T_RRD_L_NEXT ]  */
#define DMC520_T_RRD_L_NEXT_ADDR 552U
#define FIELD_DMC520_T_RRD_L_NEXT_MSB 11U
#define FIELD_DMC520_T_RRD_L_NEXT_LSB 8U
#define FIELD_DMC520_T_RRD_L_NEXT_WIDTH 4U
#define FIELD_DMC520_T_RRD_L_NEXT_MASK 0xf00U
#define FIELD_DMC520_T_RRD_L_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_RRD_L_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_RRD_L_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_RRD_L_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  T_RRD_NEXT_ADDR [ T_RRD_CS_NEXT ]  */
#define DMC520_T_RRD_CS_NEXT_ADDR 552U
#define FIELD_DMC520_T_RRD_CS_NEXT_MSB 19U
#define FIELD_DMC520_T_RRD_CS_NEXT_LSB 16U
#define FIELD_DMC520_T_RRD_CS_NEXT_WIDTH 4U
#define FIELD_DMC520_T_RRD_CS_NEXT_MASK 0xf0000U
#define FIELD_DMC520_T_RRD_CS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_RRD_CS_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_RRD_CS_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_RRD_CS_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  T_ACT_WINDOW_NEXT_ADDR [ T_FAW_NEXT ]  */
#define DMC520_T_FAW_NEXT_ADDR 556U
#define FIELD_DMC520_T_FAW_NEXT_MSB 5U
#define FIELD_DMC520_T_FAW_NEXT_LSB 0U
#define FIELD_DMC520_T_FAW_NEXT_WIDTH 6U
#define FIELD_DMC520_T_FAW_NEXT_MASK 0x3fU
#define FIELD_DMC520_T_FAW_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_FAW_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_FAW_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_FAW_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_ACT_WINDOW_NEXT_ADDR [ T_MAWI_NEXT ]  */
#define DMC520_T_MAWI_NEXT_ADDR 556U
#define FIELD_DMC520_T_MAWI_NEXT_MSB 25U
#define FIELD_DMC520_T_MAWI_NEXT_LSB 16U
#define FIELD_DMC520_T_MAWI_NEXT_WIDTH 10U
#define FIELD_DMC520_T_MAWI_NEXT_MASK 0x3ff0000U
#define FIELD_DMC520_T_MAWI_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_MAWI_NEXT_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_MAWI_NEXT_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_MAWI_NEXT_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  T_RTR_NEXT_ADDR [ T_RTR_S_NEXT ]  */
#define DMC520_T_RTR_S_NEXT_ADDR 564U
#define FIELD_DMC520_T_RTR_S_NEXT_MSB 4U
#define FIELD_DMC520_T_RTR_S_NEXT_LSB 0U
#define FIELD_DMC520_T_RTR_S_NEXT_WIDTH 5U
#define FIELD_DMC520_T_RTR_S_NEXT_MASK 0x1fU
#define FIELD_DMC520_T_RTR_S_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RTR_S_NEXT_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RTR_S_NEXT_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RTR_S_NEXT_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_RTR_NEXT_ADDR [ T_RTR_L_NEXT ]  */
#define DMC520_T_RTR_L_NEXT_ADDR 564U
#define FIELD_DMC520_T_RTR_L_NEXT_MSB 12U
#define FIELD_DMC520_T_RTR_L_NEXT_LSB 8U
#define FIELD_DMC520_T_RTR_L_NEXT_WIDTH 5U
#define FIELD_DMC520_T_RTR_L_NEXT_MASK 0x1f00U
#define FIELD_DMC520_T_RTR_L_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_RTR_L_NEXT_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_RTR_L_NEXT_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_RTR_L_NEXT_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  T_RTR_NEXT_ADDR [ T_RTR_CS_NEXT ]  */
#define DMC520_T_RTR_CS_NEXT_ADDR 564U
#define FIELD_DMC520_T_RTR_CS_NEXT_MSB 20U
#define FIELD_DMC520_T_RTR_CS_NEXT_LSB 16U
#define FIELD_DMC520_T_RTR_CS_NEXT_WIDTH 5U
#define FIELD_DMC520_T_RTR_CS_NEXT_MASK 0x1f0000U
#define FIELD_DMC520_T_RTR_CS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_RTR_CS_NEXT_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_RTR_CS_NEXT_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_RTR_CS_NEXT_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  T_RTR_NEXT_ADDR [ T_RTR_SKIP_NEXT ]  */
#define DMC520_T_RTR_SKIP_NEXT_ADDR 564U
#define FIELD_DMC520_T_RTR_SKIP_NEXT_MSB 24U
#define FIELD_DMC520_T_RTR_SKIP_NEXT_LSB 24U
#define FIELD_DMC520_T_RTR_SKIP_NEXT_WIDTH 1U
#define FIELD_DMC520_T_RTR_SKIP_NEXT_MASK 0x1000000U
#define FIELD_DMC520_T_RTR_SKIP_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_T_RTR_SKIP_NEXT_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_T_RTR_SKIP_NEXT_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_T_RTR_SKIP_NEXT_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  T_RTW_NEXT_ADDR [ T_RTW_S_NEXT ]  */
#define DMC520_T_RTW_S_NEXT_ADDR 568U
#define FIELD_DMC520_T_RTW_S_NEXT_MSB 4U
#define FIELD_DMC520_T_RTW_S_NEXT_LSB 0U
#define FIELD_DMC520_T_RTW_S_NEXT_WIDTH 5U
#define FIELD_DMC520_T_RTW_S_NEXT_MASK 0x1fU
#define FIELD_DMC520_T_RTW_S_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RTW_S_NEXT_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RTW_S_NEXT_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RTW_S_NEXT_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_RTW_NEXT_ADDR [ T_RTW_L_NEXT ]  */
#define DMC520_T_RTW_L_NEXT_ADDR 568U
#define FIELD_DMC520_T_RTW_L_NEXT_MSB 12U
#define FIELD_DMC520_T_RTW_L_NEXT_LSB 8U
#define FIELD_DMC520_T_RTW_L_NEXT_WIDTH 5U
#define FIELD_DMC520_T_RTW_L_NEXT_MASK 0x1f00U
#define FIELD_DMC520_T_RTW_L_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_RTW_L_NEXT_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_RTW_L_NEXT_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_RTW_L_NEXT_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  T_RTW_NEXT_ADDR [ T_RTW_CS_NEXT ]  */
#define DMC520_T_RTW_CS_NEXT_ADDR 568U
#define FIELD_DMC520_T_RTW_CS_NEXT_MSB 20U
#define FIELD_DMC520_T_RTW_CS_NEXT_LSB 16U
#define FIELD_DMC520_T_RTW_CS_NEXT_WIDTH 5U
#define FIELD_DMC520_T_RTW_CS_NEXT_MASK 0x1f0000U
#define FIELD_DMC520_T_RTW_CS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_RTW_CS_NEXT_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_RTW_CS_NEXT_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_RTW_CS_NEXT_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  T_RTP_NEXT_ADDR [ T_RTP_NEXT ]  */
#define DMC520_T_RTP_NEXT_ADDR 572U
#define FIELD_DMC520_T_RTP_NEXT_MSB 3U
#define FIELD_DMC520_T_RTP_NEXT_LSB 0U
#define FIELD_DMC520_T_RTP_NEXT_WIDTH 4U
#define FIELD_DMC520_T_RTP_NEXT_MASK 0xfU
#define FIELD_DMC520_T_RTP_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RTP_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RTP_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RTP_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  T_WR_NEXT_ADDR [ T_WR_NEXT ]  */
#define DMC520_T_WR_NEXT_ADDR 580U
#define FIELD_DMC520_T_WR_NEXT_MSB 5U
#define FIELD_DMC520_T_WR_NEXT_LSB 0U
#define FIELD_DMC520_T_WR_NEXT_WIDTH 6U
#define FIELD_DMC520_T_WR_NEXT_MASK 0x3fU
#define FIELD_DMC520_T_WR_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_WR_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_WR_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_WR_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_WTR_NEXT_ADDR [ T_WTR_S_NEXT ]  */
#define DMC520_T_WTR_S_NEXT_ADDR 584U
#define FIELD_DMC520_T_WTR_S_NEXT_MSB 5U
#define FIELD_DMC520_T_WTR_S_NEXT_LSB 0U
#define FIELD_DMC520_T_WTR_S_NEXT_WIDTH 6U
#define FIELD_DMC520_T_WTR_S_NEXT_MASK 0x3fU
#define FIELD_DMC520_T_WTR_S_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_WTR_S_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_WTR_S_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_WTR_S_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_WTR_NEXT_ADDR [ T_WTR_L_NEXT ]  */
#define DMC520_T_WTR_L_NEXT_ADDR 584U
#define FIELD_DMC520_T_WTR_L_NEXT_MSB 13U
#define FIELD_DMC520_T_WTR_L_NEXT_LSB 8U
#define FIELD_DMC520_T_WTR_L_NEXT_WIDTH 6U
#define FIELD_DMC520_T_WTR_L_NEXT_MASK 0x3f00U
#define FIELD_DMC520_T_WTR_L_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_WTR_L_NEXT_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_WTR_L_NEXT_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_WTR_L_NEXT_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  T_WTR_NEXT_ADDR [ T_WTR_CS_NEXT ]  */
#define DMC520_T_WTR_CS_NEXT_ADDR 584U
#define FIELD_DMC520_T_WTR_CS_NEXT_MSB 21U
#define FIELD_DMC520_T_WTR_CS_NEXT_LSB 16U
#define FIELD_DMC520_T_WTR_CS_NEXT_WIDTH 6U
#define FIELD_DMC520_T_WTR_CS_NEXT_MASK 0x3f0000U
#define FIELD_DMC520_T_WTR_CS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_WTR_CS_NEXT_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_WTR_CS_NEXT_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_WTR_CS_NEXT_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  T_WTW_NEXT_ADDR [ T_WTW_S_NEXT ]  */
#define DMC520_T_WTW_S_NEXT_ADDR 588U
#define FIELD_DMC520_T_WTW_S_NEXT_MSB 5U
#define FIELD_DMC520_T_WTW_S_NEXT_LSB 0U
#define FIELD_DMC520_T_WTW_S_NEXT_WIDTH 6U
#define FIELD_DMC520_T_WTW_S_NEXT_MASK 0x3fU
#define FIELD_DMC520_T_WTW_S_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_WTW_S_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_WTW_S_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_WTW_S_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_WTW_NEXT_ADDR [ T_WTW_L_NEXT ]  */
#define DMC520_T_WTW_L_NEXT_ADDR 588U
#define FIELD_DMC520_T_WTW_L_NEXT_MSB 13U
#define FIELD_DMC520_T_WTW_L_NEXT_LSB 8U
#define FIELD_DMC520_T_WTW_L_NEXT_WIDTH 6U
#define FIELD_DMC520_T_WTW_L_NEXT_MASK 0x3f00U
#define FIELD_DMC520_T_WTW_L_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_WTW_L_NEXT_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_WTW_L_NEXT_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_WTW_L_NEXT_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  T_WTW_NEXT_ADDR [ T_WTW_CS_NEXT ]  */
#define DMC520_T_WTW_CS_NEXT_ADDR 588U
#define FIELD_DMC520_T_WTW_CS_NEXT_MSB 21U
#define FIELD_DMC520_T_WTW_CS_NEXT_LSB 16U
#define FIELD_DMC520_T_WTW_CS_NEXT_WIDTH 6U
#define FIELD_DMC520_T_WTW_CS_NEXT_MASK 0x3f0000U
#define FIELD_DMC520_T_WTW_CS_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_WTW_CS_NEXT_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_WTW_CS_NEXT_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_WTW_CS_NEXT_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  T_WTW_NEXT_ADDR [ T_WTW_SKIP_NEXT ]  */
#define DMC520_T_WTW_SKIP_NEXT_ADDR 588U
#define FIELD_DMC520_T_WTW_SKIP_NEXT_MSB 24U
#define FIELD_DMC520_T_WTW_SKIP_NEXT_LSB 24U
#define FIELD_DMC520_T_WTW_SKIP_NEXT_WIDTH 1U
#define FIELD_DMC520_T_WTW_SKIP_NEXT_MASK 0x1000000U
#define FIELD_DMC520_T_WTW_SKIP_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_T_WTW_SKIP_NEXT_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_T_WTW_SKIP_NEXT_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_T_WTW_SKIP_NEXT_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  T_XMPD_NEXT_ADDR [ T_XMPD_NEXT ]  */
#define DMC520_T_XMPD_NEXT_ADDR 596U
#define FIELD_DMC520_T_XMPD_NEXT_MSB 11U
#define FIELD_DMC520_T_XMPD_NEXT_LSB 0U
#define FIELD_DMC520_T_XMPD_NEXT_WIDTH 12U
#define FIELD_DMC520_T_XMPD_NEXT_MASK 0xfffU
#define FIELD_DMC520_T_XMPD_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_XMPD_NEXT_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_XMPD_NEXT_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_XMPD_NEXT_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  T_EP_NEXT_ADDR [ T_EP_NEXT ]  */
#define DMC520_T_EP_NEXT_ADDR 600U
#define FIELD_DMC520_T_EP_NEXT_MSB 7U
#define FIELD_DMC520_T_EP_NEXT_LSB 0U
#define FIELD_DMC520_T_EP_NEXT_WIDTH 8U
#define FIELD_DMC520_T_EP_NEXT_MASK 0xffU
#define FIELD_DMC520_T_EP_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_EP_NEXT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_EP_NEXT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_EP_NEXT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  T_XP_NEXT_ADDR [ T_XP_NEXT ]  */
#define DMC520_T_XP_NEXT_ADDR 604U
#define FIELD_DMC520_T_XP_NEXT_MSB 7U
#define FIELD_DMC520_T_XP_NEXT_LSB 0U
#define FIELD_DMC520_T_XP_NEXT_WIDTH 8U
#define FIELD_DMC520_T_XP_NEXT_MASK 0xffU
#define FIELD_DMC520_T_XP_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_XP_NEXT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_XP_NEXT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_XP_NEXT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  T_XP_NEXT_ADDR [ T_XPDLL_NEXT ]  */
#define DMC520_T_XPDLL_NEXT_ADDR 604U
#define FIELD_DMC520_T_XPDLL_NEXT_MSB 23U
#define FIELD_DMC520_T_XPDLL_NEXT_LSB 16U
#define FIELD_DMC520_T_XPDLL_NEXT_WIDTH 8U
#define FIELD_DMC520_T_XPDLL_NEXT_MASK 0xff0000U
#define FIELD_DMC520_T_XPDLL_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_XPDLL_NEXT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_XPDLL_NEXT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_XPDLL_NEXT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  T_ESR_NEXT_ADDR [ T_ESR_NEXT ]  */
#define DMC520_T_ESR_NEXT_ADDR 608U
#define FIELD_DMC520_T_ESR_NEXT_MSB 7U
#define FIELD_DMC520_T_ESR_NEXT_LSB 0U
#define FIELD_DMC520_T_ESR_NEXT_WIDTH 8U
#define FIELD_DMC520_T_ESR_NEXT_MASK 0xffU
#define FIELD_DMC520_T_ESR_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_ESR_NEXT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_ESR_NEXT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_ESR_NEXT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  T_XSR_NEXT_ADDR [ T_XSR_NEXT ]  */
#define DMC520_T_XSR_NEXT_ADDR 612U
#define FIELD_DMC520_T_XSR_NEXT_MSB 9U
#define FIELD_DMC520_T_XSR_NEXT_LSB 0U
#define FIELD_DMC520_T_XSR_NEXT_WIDTH 10U
#define FIELD_DMC520_T_XSR_NEXT_MASK 0x3ffU
#define FIELD_DMC520_T_XSR_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_XSR_NEXT_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_XSR_NEXT_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_XSR_NEXT_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  T_XSR_NEXT_ADDR [ T_XSRDLL_NEXT ]  */
#define DMC520_T_XSRDLL_NEXT_ADDR 612U
#define FIELD_DMC520_T_XSRDLL_NEXT_MSB 26U
#define FIELD_DMC520_T_XSRDLL_NEXT_LSB 16U
#define FIELD_DMC520_T_XSRDLL_NEXT_WIDTH 11U
#define FIELD_DMC520_T_XSRDLL_NEXT_MASK 0x7ff0000U
#define FIELD_DMC520_T_XSRDLL_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_XSRDLL_NEXT_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_XSRDLL_NEXT_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_XSRDLL_NEXT_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  T_ESRCK_NEXT_ADDR [ T_ESRCK_NEXT ]  */
#define DMC520_T_ESRCK_NEXT_ADDR 616U
#define FIELD_DMC520_T_ESRCK_NEXT_MSB 4U
#define FIELD_DMC520_T_ESRCK_NEXT_LSB 0U
#define FIELD_DMC520_T_ESRCK_NEXT_WIDTH 5U
#define FIELD_DMC520_T_ESRCK_NEXT_MASK 0x1fU
#define FIELD_DMC520_T_ESRCK_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_ESRCK_NEXT_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_ESRCK_NEXT_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_ESRCK_NEXT_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_CKXSR_NEXT_ADDR [ T_CKXSR_NEXT ]  */
#define DMC520_T_CKXSR_NEXT_ADDR 620U
#define FIELD_DMC520_T_CKXSR_NEXT_MSB 4U
#define FIELD_DMC520_T_CKXSR_NEXT_LSB 0U
#define FIELD_DMC520_T_CKXSR_NEXT_WIDTH 5U
#define FIELD_DMC520_T_CKXSR_NEXT_MASK 0x1fU
#define FIELD_DMC520_T_CKXSR_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_CKXSR_NEXT_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_CKXSR_NEXT_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_CKXSR_NEXT_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_CMD_NEXT_ADDR [ T_CMD_LAT_NEXT ]  */
#define DMC520_T_CMD_LAT_NEXT_ADDR 624U
#define FIELD_DMC520_T_CMD_LAT_NEXT_MSB 3U
#define FIELD_DMC520_T_CMD_LAT_NEXT_LSB 0U
#define FIELD_DMC520_T_CMD_LAT_NEXT_WIDTH 4U
#define FIELD_DMC520_T_CMD_LAT_NEXT_MASK 0xfU
#define FIELD_DMC520_T_CMD_LAT_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_CMD_LAT_NEXT_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_CMD_LAT_NEXT_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_CMD_LAT_NEXT_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  T_CMD_NEXT_ADDR [ T_CAL_NEXT ]  */
#define DMC520_T_CAL_NEXT_ADDR 624U
#define FIELD_DMC520_T_CAL_NEXT_MSB 11U
#define FIELD_DMC520_T_CAL_NEXT_LSB 8U
#define FIELD_DMC520_T_CAL_NEXT_WIDTH 4U
#define FIELD_DMC520_T_CAL_NEXT_MASK 0xf00U
#define FIELD_DMC520_T_CAL_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_CAL_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_CAL_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_CAL_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  T_PARITY_NEXT_ADDR [ T_PARIN_LAT_NEXT ]  */
#define DMC520_T_PARIN_LAT_NEXT_ADDR 628U
#define FIELD_DMC520_T_PARIN_LAT_NEXT_MSB 1U
#define FIELD_DMC520_T_PARIN_LAT_NEXT_LSB 0U
#define FIELD_DMC520_T_PARIN_LAT_NEXT_WIDTH 2U
#define FIELD_DMC520_T_PARIN_LAT_NEXT_MASK 0x3U
#define FIELD_DMC520_T_PARIN_LAT_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_PARIN_LAT_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_PARIN_LAT_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_PARIN_LAT_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  T_PARITY_NEXT_ADDR [ T_COMPLETION_NEXT ]  */
#define DMC520_T_COMPLETION_NEXT_ADDR 628U
#define FIELD_DMC520_T_COMPLETION_NEXT_MSB 14U
#define FIELD_DMC520_T_COMPLETION_NEXT_LSB 8U
#define FIELD_DMC520_T_COMPLETION_NEXT_WIDTH 7U
#define FIELD_DMC520_T_COMPLETION_NEXT_MASK 0x7f00U
#define FIELD_DMC520_T_COMPLETION_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_COMPLETION_NEXT_RD(src) ((0x7f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_COMPLETION_NEXT_WR(dst) (0x7f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_COMPLETION_NEXT_SET(dst, src) (((dst) & ~0x7f00U) | (((uint32_t)(src) << 8U) & 0x7f00U))

/*  T_ZQCS_NEXT_ADDR [ T_ZQCS_NEXT ]  */
#define DMC520_T_ZQCS_NEXT_ADDR 632U
#define FIELD_DMC520_T_ZQCS_NEXT_MSB 9U
#define FIELD_DMC520_T_ZQCS_NEXT_LSB 0U
#define FIELD_DMC520_T_ZQCS_NEXT_WIDTH 10U
#define FIELD_DMC520_T_ZQCS_NEXT_MASK 0x3ffU
#define FIELD_DMC520_T_ZQCS_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_ZQCS_NEXT_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_ZQCS_NEXT_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_ZQCS_NEXT_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  T_RDDATA_EN_NEXT_ADDR [ T_RDDATA_EN_NEXT ]  */
#define DMC520_T_RDDATA_EN_NEXT_ADDR 768U
#define FIELD_DMC520_T_RDDATA_EN_NEXT_MSB 5U
#define FIELD_DMC520_T_RDDATA_EN_NEXT_LSB 0U
#define FIELD_DMC520_T_RDDATA_EN_NEXT_WIDTH 6U
#define FIELD_DMC520_T_RDDATA_EN_NEXT_MASK 0x3fU
#define FIELD_DMC520_T_RDDATA_EN_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RDDATA_EN_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RDDATA_EN_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RDDATA_EN_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_RDDATA_EN_NEXT_ADDR [ T_RDDATA_EN_DIFF_NEXT ]  */
#define DMC520_T_RDDATA_EN_DIFF_NEXT_ADDR 768U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NEXT_MSB 13U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NEXT_LSB 8U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NEXT_WIDTH 6U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NEXT_MASK 0x3f00U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NEXT_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NEXT_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NEXT_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  T_RDDATA_EN_NEXT_ADDR [ T_PHYRDCSLAT_NEXT ]  */
#define DMC520_T_PHYRDCSLAT_NEXT_ADDR 768U
#define FIELD_DMC520_T_PHYRDCSLAT_NEXT_MSB 20U
#define FIELD_DMC520_T_PHYRDCSLAT_NEXT_LSB 16U
#define FIELD_DMC520_T_PHYRDCSLAT_NEXT_WIDTH 5U
#define FIELD_DMC520_T_PHYRDCSLAT_NEXT_MASK 0x1f0000U
#define FIELD_DMC520_T_PHYRDCSLAT_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_PHYRDCSLAT_NEXT_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_PHYRDCSLAT_NEXT_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_PHYRDCSLAT_NEXT_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  T_PHYRDLAT_NEXT_ADDR [ T_PHYRDLAT_NEXT ]  */
#define DMC520_T_PHYRDLAT_NEXT_ADDR 772U
#define FIELD_DMC520_T_PHYRDLAT_NEXT_MSB 6U
#define FIELD_DMC520_T_PHYRDLAT_NEXT_LSB 0U
#define FIELD_DMC520_T_PHYRDLAT_NEXT_WIDTH 7U
#define FIELD_DMC520_T_PHYRDLAT_NEXT_MASK 0x7fU
#define FIELD_DMC520_T_PHYRDLAT_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_PHYRDLAT_NEXT_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_PHYRDLAT_NEXT_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_PHYRDLAT_NEXT_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  T_PHYWRLAT_NEXT_ADDR [ T_PHYWRLAT_NEXT ]  */
#define DMC520_T_PHYWRLAT_NEXT_ADDR 776U
#define FIELD_DMC520_T_PHYWRLAT_NEXT_MSB 4U
#define FIELD_DMC520_T_PHYWRLAT_NEXT_LSB 0U
#define FIELD_DMC520_T_PHYWRLAT_NEXT_WIDTH 5U
#define FIELD_DMC520_T_PHYWRLAT_NEXT_MASK 0x1fU
#define FIELD_DMC520_T_PHYWRLAT_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_PHYWRLAT_NEXT_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_PHYWRLAT_NEXT_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_PHYWRLAT_NEXT_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_PHYWRLAT_NEXT_ADDR [ T_PHYWRLAT_DIFF_NEXT ]  */
#define DMC520_T_PHYWRLAT_DIFF_NEXT_ADDR 776U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NEXT_MSB 12U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NEXT_LSB 8U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NEXT_WIDTH 5U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NEXT_MASK 0x1f00U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NEXT_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NEXT_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NEXT_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  T_PHYWRLAT_NEXT_ADDR [ T_PHYWRCSLAT_NEXT ]  */
#define DMC520_T_PHYWRCSLAT_NEXT_ADDR 776U
#define FIELD_DMC520_T_PHYWRCSLAT_NEXT_MSB 20U
#define FIELD_DMC520_T_PHYWRCSLAT_NEXT_LSB 16U
#define FIELD_DMC520_T_PHYWRCSLAT_NEXT_WIDTH 5U
#define FIELD_DMC520_T_PHYWRCSLAT_NEXT_MASK 0x1f0000U
#define FIELD_DMC520_T_PHYWRCSLAT_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_PHYWRCSLAT_NEXT_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_PHYWRCSLAT_NEXT_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_PHYWRCSLAT_NEXT_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  T_PHYWRLAT_NEXT_ADDR [ T_PHYWRDATA_NEXT ]  */
#define DMC520_T_PHYWRDATA_NEXT_ADDR 776U
#define FIELD_DMC520_T_PHYWRDATA_NEXT_MSB 24U
#define FIELD_DMC520_T_PHYWRDATA_NEXT_LSB 24U
#define FIELD_DMC520_T_PHYWRDATA_NEXT_WIDTH 1U
#define FIELD_DMC520_T_PHYWRDATA_NEXT_MASK 0x1000000U
#define FIELD_DMC520_T_PHYWRDATA_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_T_PHYWRDATA_NEXT_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_T_PHYWRDATA_NEXT_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_T_PHYWRDATA_NEXT_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  RDLVL_CONTROL_NEXT_ADDR [ RDLVL_MODE_NEXT ]  */
#define DMC520_RDLVL_MODE_NEXT_ADDR 784U
#define FIELD_DMC520_RDLVL_MODE_NEXT_MSB 0U
#define FIELD_DMC520_RDLVL_MODE_NEXT_LSB 0U
#define FIELD_DMC520_RDLVL_MODE_NEXT_WIDTH 1U
#define FIELD_DMC520_RDLVL_MODE_NEXT_MASK 0x1U
#define FIELD_DMC520_RDLVL_MODE_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_RDLVL_MODE_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RDLVL_MODE_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RDLVL_MODE_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  RDLVL_CONTROL_NEXT_ADDR [ RDLVL_SETUP_NEXT ]  */
#define DMC520_RDLVL_SETUP_NEXT_ADDR 784U
#define FIELD_DMC520_RDLVL_SETUP_NEXT_MSB 4U
#define FIELD_DMC520_RDLVL_SETUP_NEXT_LSB 4U
#define FIELD_DMC520_RDLVL_SETUP_NEXT_WIDTH 1U
#define FIELD_DMC520_RDLVL_SETUP_NEXT_MASK 0x10U
#define FIELD_DMC520_RDLVL_SETUP_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_RDLVL_SETUP_NEXT_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_RDLVL_SETUP_NEXT_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_RDLVL_SETUP_NEXT_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  RDLVL_CONTROL_NEXT_ADDR [ RDLVL_COMMAND_BA1_0_NEXT ]  */
#define DMC520_RDLVL_COMMAND_BA1_0_NEXT_ADDR 784U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NEXT_MSB 10U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NEXT_LSB 9U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NEXT_WIDTH 2U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NEXT_MASK 0x600U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NEXT_SHIFT_MASK 0x9U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NEXT_RD(src) ((0x600U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NEXT_WR(dst) (0x600U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NEXT_SET(dst, src) (((dst) & ~0x600U) | (((uint32_t)(src) << 9U) & 0x600U))

/*  RDLVL_CONTROL_NEXT_ADDR [ RDLVL_REFRESH_NEXT ]  */
#define DMC520_RDLVL_REFRESH_NEXT_ADDR 784U
#define FIELD_DMC520_RDLVL_REFRESH_NEXT_MSB 12U
#define FIELD_DMC520_RDLVL_REFRESH_NEXT_LSB 12U
#define FIELD_DMC520_RDLVL_REFRESH_NEXT_WIDTH 1U
#define FIELD_DMC520_RDLVL_REFRESH_NEXT_MASK 0x1000U
#define FIELD_DMC520_RDLVL_REFRESH_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_RDLVL_REFRESH_NEXT_RD(src) ((0x1000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_RDLVL_REFRESH_NEXT_WR(dst) (0x1000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_RDLVL_REFRESH_NEXT_SET(dst, src) (((dst) & ~0x1000U) | (((uint32_t)(src) << 12U) & 0x1000U))

/*  RDLVL_CONTROL_NEXT_ADDR [ REFRESH_DUR_RDLVL_NEXT ]  */
#define DMC520_REFRESH_DUR_RDLVL_NEXT_ADDR 784U
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NEXT_MSB 13U
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NEXT_LSB 13U
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NEXT_WIDTH 1U
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NEXT_MASK 0x2000U
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  RDLVL_CONTROL_NEXT_ADDR [ RDLVL_ERR_EN_NEXT ]  */
#define DMC520_RDLVL_ERR_EN_NEXT_ADDR 784U
#define FIELD_DMC520_RDLVL_ERR_EN_NEXT_MSB 14U
#define FIELD_DMC520_RDLVL_ERR_EN_NEXT_LSB 14U
#define FIELD_DMC520_RDLVL_ERR_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_RDLVL_ERR_EN_NEXT_MASK 0x4000U
#define FIELD_DMC520_RDLVL_ERR_EN_NEXT_SHIFT_MASK 0xeU
#define FIELD_DMC520_RDLVL_ERR_EN_NEXT_RD(src) ((0x4000U & (uint32_t)(src)) >> 14U)
#define FIELD_DMC520_RDLVL_ERR_EN_NEXT_WR(dst) (0x4000U & ((uint32_t)(dst) >> 14U))
#define FIELD_DMC520_RDLVL_ERR_EN_NEXT_SET(dst, src) (((dst) & ~0x4000U) | (((uint32_t)(src) << 14U) & 0x4000U))

/*  RDLVL_CONTROL_NEXT_ADDR [ RDLVL_PATTERN_NEXT ]  */
#define DMC520_RDLVL_PATTERN_NEXT_ADDR 784U
#define FIELD_DMC520_RDLVL_PATTERN_NEXT_MSB 19U
#define FIELD_DMC520_RDLVL_PATTERN_NEXT_LSB 16U
#define FIELD_DMC520_RDLVL_PATTERN_NEXT_WIDTH 4U
#define FIELD_DMC520_RDLVL_PATTERN_NEXT_MASK 0xf0000U
#define FIELD_DMC520_RDLVL_PATTERN_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_RDLVL_PATTERN_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RDLVL_PATTERN_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RDLVL_PATTERN_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  RDLVL_CONTROL_NEXT_ADDR [ RDLVL_PREAMBLE_NEXT ]  */
#define DMC520_RDLVL_PREAMBLE_NEXT_ADDR 784U
#define FIELD_DMC520_RDLVL_PREAMBLE_NEXT_MSB 24U
#define FIELD_DMC520_RDLVL_PREAMBLE_NEXT_LSB 24U
#define FIELD_DMC520_RDLVL_PREAMBLE_NEXT_WIDTH 1U
#define FIELD_DMC520_RDLVL_PREAMBLE_NEXT_MASK 0x1000000U
#define FIELD_DMC520_RDLVL_PREAMBLE_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_RDLVL_PREAMBLE_NEXT_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RDLVL_PREAMBLE_NEXT_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RDLVL_PREAMBLE_NEXT_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  RDLVL_MRS_NEXT_ADDR [ RDLVL_MRS_NEXT ]  */
#define DMC520_RDLVL_MRS_NEXT_ADDR 788U
#define FIELD_DMC520_RDLVL_MRS_NEXT_MSB 12U
#define FIELD_DMC520_RDLVL_MRS_NEXT_LSB 0U
#define FIELD_DMC520_RDLVL_MRS_NEXT_WIDTH 13U
#define FIELD_DMC520_RDLVL_MRS_NEXT_MASK 0x1fffU
#define FIELD_DMC520_RDLVL_MRS_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_RDLVL_MRS_NEXT_RD(src) ((0x1fffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RDLVL_MRS_NEXT_WR(dst) (0x1fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RDLVL_MRS_NEXT_SET(dst, src) (((dst) & ~0x1fffU) | (((uint32_t)(src) << 0U) & 0x1fffU))

/*  T_RDLVL_EN_NEXT_ADDR [ T_RDLVL_EN_NEXT ]  */
#define DMC520_T_RDLVL_EN_NEXT_ADDR 792U
#define FIELD_DMC520_T_RDLVL_EN_NEXT_MSB 5U
#define FIELD_DMC520_T_RDLVL_EN_NEXT_LSB 0U
#define FIELD_DMC520_T_RDLVL_EN_NEXT_WIDTH 6U
#define FIELD_DMC520_T_RDLVL_EN_NEXT_MASK 0x3fU
#define FIELD_DMC520_T_RDLVL_EN_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RDLVL_EN_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RDLVL_EN_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RDLVL_EN_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_RDLVL_RR_NEXT_ADDR [ T_RDLVL_RR_NEXT ]  */
#define DMC520_T_RDLVL_RR_NEXT_ADDR 796U
#define FIELD_DMC520_T_RDLVL_RR_NEXT_MSB 9U
#define FIELD_DMC520_T_RDLVL_RR_NEXT_LSB 0U
#define FIELD_DMC520_T_RDLVL_RR_NEXT_WIDTH 10U
#define FIELD_DMC520_T_RDLVL_RR_NEXT_MASK 0x3ffU
#define FIELD_DMC520_T_RDLVL_RR_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RDLVL_RR_NEXT_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RDLVL_RR_NEXT_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RDLVL_RR_NEXT_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  WRLVL_CONTROL_NEXT_ADDR [ WRLVL_MODE_NEXT ]  */
#define DMC520_WRLVL_MODE_NEXT_ADDR 800U
#define FIELD_DMC520_WRLVL_MODE_NEXT_MSB 0U
#define FIELD_DMC520_WRLVL_MODE_NEXT_LSB 0U
#define FIELD_DMC520_WRLVL_MODE_NEXT_WIDTH 1U
#define FIELD_DMC520_WRLVL_MODE_NEXT_MASK 0x1U
#define FIELD_DMC520_WRLVL_MODE_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_WRLVL_MODE_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_WRLVL_MODE_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_WRLVL_MODE_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  WRLVL_CONTROL_NEXT_ADDR [ WRLVL_SETUP_NEXT ]  */
#define DMC520_WRLVL_SETUP_NEXT_ADDR 800U
#define FIELD_DMC520_WRLVL_SETUP_NEXT_MSB 4U
#define FIELD_DMC520_WRLVL_SETUP_NEXT_LSB 4U
#define FIELD_DMC520_WRLVL_SETUP_NEXT_WIDTH 1U
#define FIELD_DMC520_WRLVL_SETUP_NEXT_MASK 0x10U
#define FIELD_DMC520_WRLVL_SETUP_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_WRLVL_SETUP_NEXT_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_WRLVL_SETUP_NEXT_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_WRLVL_SETUP_NEXT_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  WRLVL_CONTROL_NEXT_ADDR [ WRLVL_REFRESH_NEXT ]  */
#define DMC520_WRLVL_REFRESH_NEXT_ADDR 800U
#define FIELD_DMC520_WRLVL_REFRESH_NEXT_MSB 12U
#define FIELD_DMC520_WRLVL_REFRESH_NEXT_LSB 12U
#define FIELD_DMC520_WRLVL_REFRESH_NEXT_WIDTH 1U
#define FIELD_DMC520_WRLVL_REFRESH_NEXT_MASK 0x1000U
#define FIELD_DMC520_WRLVL_REFRESH_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_WRLVL_REFRESH_NEXT_RD(src) ((0x1000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_WRLVL_REFRESH_NEXT_WR(dst) (0x1000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_WRLVL_REFRESH_NEXT_SET(dst, src) (((dst) & ~0x1000U) | (((uint32_t)(src) << 12U) & 0x1000U))

/*  WRLVL_CONTROL_NEXT_ADDR [ REFRESH_DUR_WRLVL_NEXT ]  */
#define DMC520_REFRESH_DUR_WRLVL_NEXT_ADDR 800U
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NEXT_MSB 13U
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NEXT_LSB 13U
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NEXT_WIDTH 1U
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NEXT_MASK 0x2000U
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NEXT_SHIFT_MASK 0xdU
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NEXT_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NEXT_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NEXT_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  WRLVL_CONTROL_NEXT_ADDR [ WRLVL_ERR_EN_NEXT ]  */
#define DMC520_WRLVL_ERR_EN_NEXT_ADDR 800U
#define FIELD_DMC520_WRLVL_ERR_EN_NEXT_MSB 14U
#define FIELD_DMC520_WRLVL_ERR_EN_NEXT_LSB 14U
#define FIELD_DMC520_WRLVL_ERR_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_WRLVL_ERR_EN_NEXT_MASK 0x4000U
#define FIELD_DMC520_WRLVL_ERR_EN_NEXT_SHIFT_MASK 0xeU
#define FIELD_DMC520_WRLVL_ERR_EN_NEXT_RD(src) ((0x4000U & (uint32_t)(src)) >> 14U)
#define FIELD_DMC520_WRLVL_ERR_EN_NEXT_WR(dst) (0x4000U & ((uint32_t)(dst) >> 14U))
#define FIELD_DMC520_WRLVL_ERR_EN_NEXT_SET(dst, src) (((dst) & ~0x4000U) | (((uint32_t)(src) << 14U) & 0x4000U))

/*  WRLVL_CONTROL_NEXT_ADDR [ WRLVL_PATTERN_NEXT ]  */
#define DMC520_WRLVL_PATTERN_NEXT_ADDR 800U
#define FIELD_DMC520_WRLVL_PATTERN_NEXT_MSB 19U
#define FIELD_DMC520_WRLVL_PATTERN_NEXT_LSB 16U
#define FIELD_DMC520_WRLVL_PATTERN_NEXT_WIDTH 4U
#define FIELD_DMC520_WRLVL_PATTERN_NEXT_MASK 0xf0000U
#define FIELD_DMC520_WRLVL_PATTERN_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_WRLVL_PATTERN_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_WRLVL_PATTERN_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_WRLVL_PATTERN_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  WRLVL_MRS_NEXT_ADDR [ WRLVL_MRS_NEXT ]  */
#define DMC520_WRLVL_MRS_NEXT_ADDR 804U
#define FIELD_DMC520_WRLVL_MRS_NEXT_MSB 12U
#define FIELD_DMC520_WRLVL_MRS_NEXT_LSB 0U
#define FIELD_DMC520_WRLVL_MRS_NEXT_WIDTH 13U
#define FIELD_DMC520_WRLVL_MRS_NEXT_MASK 0x1fffU
#define FIELD_DMC520_WRLVL_MRS_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_WRLVL_MRS_NEXT_RD(src) ((0x1fffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_WRLVL_MRS_NEXT_WR(dst) (0x1fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_WRLVL_MRS_NEXT_SET(dst, src) (((dst) & ~0x1fffU) | (((uint32_t)(src) << 0U) & 0x1fffU))

/*  T_WRLVL_EN_NEXT_ADDR [ T_WRLVL_EN_NEXT ]  */
#define DMC520_T_WRLVL_EN_NEXT_ADDR 808U
#define FIELD_DMC520_T_WRLVL_EN_NEXT_MSB 5U
#define FIELD_DMC520_T_WRLVL_EN_NEXT_LSB 0U
#define FIELD_DMC520_T_WRLVL_EN_NEXT_WIDTH 6U
#define FIELD_DMC520_T_WRLVL_EN_NEXT_MASK 0x3fU
#define FIELD_DMC520_T_WRLVL_EN_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_WRLVL_EN_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_WRLVL_EN_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_WRLVL_EN_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_WRLVL_WW_NEXT_ADDR [ T_WRLVL_WW_NEXT ]  */
#define DMC520_T_WRLVL_WW_NEXT_ADDR 812U
#define FIELD_DMC520_T_WRLVL_WW_NEXT_MSB 9U
#define FIELD_DMC520_T_WRLVL_WW_NEXT_LSB 0U
#define FIELD_DMC520_T_WRLVL_WW_NEXT_WIDTH 10U
#define FIELD_DMC520_T_WRLVL_WW_NEXT_MASK 0x3ffU
#define FIELD_DMC520_T_WRLVL_WW_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_WRLVL_WW_NEXT_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_WRLVL_WW_NEXT_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_WRLVL_WW_NEXT_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  PHY_POWER_CONTROL_NEXT_ADDR [ LP_IDLE_EN_NEXT ]  */
#define DMC520_LP_IDLE_EN_NEXT_ADDR 840U
#define FIELD_DMC520_LP_IDLE_EN_NEXT_MSB 0U
#define FIELD_DMC520_LP_IDLE_EN_NEXT_LSB 0U
#define FIELD_DMC520_LP_IDLE_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_LP_IDLE_EN_NEXT_MASK 0x1U
#define FIELD_DMC520_LP_IDLE_EN_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_LP_IDLE_EN_NEXT_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_LP_IDLE_EN_NEXT_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_LP_IDLE_EN_NEXT_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  PHY_POWER_CONTROL_NEXT_ADDR [ LP_PD_EN_NEXT ]  */
#define DMC520_LP_PD_EN_NEXT_ADDR 840U
#define FIELD_DMC520_LP_PD_EN_NEXT_MSB 1U
#define FIELD_DMC520_LP_PD_EN_NEXT_LSB 1U
#define FIELD_DMC520_LP_PD_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_LP_PD_EN_NEXT_MASK 0x2U
#define FIELD_DMC520_LP_PD_EN_NEXT_SHIFT_MASK 0x1U
#define FIELD_DMC520_LP_PD_EN_NEXT_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_LP_PD_EN_NEXT_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_LP_PD_EN_NEXT_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  PHY_POWER_CONTROL_NEXT_ADDR [ LP_SREF_EN_NEXT ]  */
#define DMC520_LP_SREF_EN_NEXT_ADDR 840U
#define FIELD_DMC520_LP_SREF_EN_NEXT_MSB 2U
#define FIELD_DMC520_LP_SREF_EN_NEXT_LSB 2U
#define FIELD_DMC520_LP_SREF_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_LP_SREF_EN_NEXT_MASK 0x4U
#define FIELD_DMC520_LP_SREF_EN_NEXT_SHIFT_MASK 0x2U
#define FIELD_DMC520_LP_SREF_EN_NEXT_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_LP_SREF_EN_NEXT_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_LP_SREF_EN_NEXT_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  PHY_POWER_CONTROL_NEXT_ADDR [ LP_MPD_EN_NEXT ]  */
#define DMC520_LP_MPD_EN_NEXT_ADDR 840U
#define FIELD_DMC520_LP_MPD_EN_NEXT_MSB 3U
#define FIELD_DMC520_LP_MPD_EN_NEXT_LSB 3U
#define FIELD_DMC520_LP_MPD_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_LP_MPD_EN_NEXT_MASK 0x8U
#define FIELD_DMC520_LP_MPD_EN_NEXT_SHIFT_MASK 0x3U
#define FIELD_DMC520_LP_MPD_EN_NEXT_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_LP_MPD_EN_NEXT_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_LP_MPD_EN_NEXT_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  PHY_POWER_CONTROL_NEXT_ADDR [ LP_ARCH_EN_NEXT ]  */
#define DMC520_LP_ARCH_EN_NEXT_ADDR 840U
#define FIELD_DMC520_LP_ARCH_EN_NEXT_MSB 4U
#define FIELD_DMC520_LP_ARCH_EN_NEXT_LSB 4U
#define FIELD_DMC520_LP_ARCH_EN_NEXT_WIDTH 1U
#define FIELD_DMC520_LP_ARCH_EN_NEXT_MASK 0x10U
#define FIELD_DMC520_LP_ARCH_EN_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_LP_ARCH_EN_NEXT_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_LP_ARCH_EN_NEXT_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_LP_ARCH_EN_NEXT_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  PHY_POWER_CONTROL_NEXT_ADDR [ LP_WAKEUP_IDLE_NEXT ]  */
#define DMC520_LP_WAKEUP_IDLE_NEXT_ADDR 840U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NEXT_MSB 11U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NEXT_LSB 8U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NEXT_WIDTH 4U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NEXT_MASK 0xf00U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NEXT_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_LP_WAKEUP_IDLE_NEXT_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_LP_WAKEUP_IDLE_NEXT_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  PHY_POWER_CONTROL_NEXT_ADDR [ LP_WAKEUP_PD_NEXT ]  */
#define DMC520_LP_WAKEUP_PD_NEXT_ADDR 840U
#define FIELD_DMC520_LP_WAKEUP_PD_NEXT_MSB 15U
#define FIELD_DMC520_LP_WAKEUP_PD_NEXT_LSB 12U
#define FIELD_DMC520_LP_WAKEUP_PD_NEXT_WIDTH 4U
#define FIELD_DMC520_LP_WAKEUP_PD_NEXT_MASK 0xf000U
#define FIELD_DMC520_LP_WAKEUP_PD_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_LP_WAKEUP_PD_NEXT_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_LP_WAKEUP_PD_NEXT_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_LP_WAKEUP_PD_NEXT_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  PHY_POWER_CONTROL_NEXT_ADDR [ LP_WAKEUP_SREF_NEXT ]  */
#define DMC520_LP_WAKEUP_SREF_NEXT_ADDR 840U
#define FIELD_DMC520_LP_WAKEUP_SREF_NEXT_MSB 19U
#define FIELD_DMC520_LP_WAKEUP_SREF_NEXT_LSB 16U
#define FIELD_DMC520_LP_WAKEUP_SREF_NEXT_WIDTH 4U
#define FIELD_DMC520_LP_WAKEUP_SREF_NEXT_MASK 0xf0000U
#define FIELD_DMC520_LP_WAKEUP_SREF_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_LP_WAKEUP_SREF_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_LP_WAKEUP_SREF_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_LP_WAKEUP_SREF_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  PHY_POWER_CONTROL_NEXT_ADDR [ LP_WAKEUP_MPD_NEXT ]  */
#define DMC520_LP_WAKEUP_MPD_NEXT_ADDR 840U
#define FIELD_DMC520_LP_WAKEUP_MPD_NEXT_MSB 23U
#define FIELD_DMC520_LP_WAKEUP_MPD_NEXT_LSB 20U
#define FIELD_DMC520_LP_WAKEUP_MPD_NEXT_WIDTH 4U
#define FIELD_DMC520_LP_WAKEUP_MPD_NEXT_MASK 0xf00000U
#define FIELD_DMC520_LP_WAKEUP_MPD_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_LP_WAKEUP_MPD_NEXT_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_LP_WAKEUP_MPD_NEXT_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_LP_WAKEUP_MPD_NEXT_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  PHY_POWER_CONTROL_NEXT_ADDR [ LP_WAKEUP_ARCH_NEXT ]  */
#define DMC520_LP_WAKEUP_ARCH_NEXT_ADDR 840U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NEXT_MSB 27U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NEXT_LSB 24U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NEXT_WIDTH 4U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NEXT_MASK 0xf000000U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NEXT_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_LP_WAKEUP_ARCH_NEXT_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_LP_WAKEUP_ARCH_NEXT_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  T_LPRESP_NEXT_ADDR [ T_LPRESP_NEXT ]  */
#define DMC520_T_LPRESP_NEXT_ADDR 844U
#define FIELD_DMC520_T_LPRESP_NEXT_MSB 5U
#define FIELD_DMC520_T_LPRESP_NEXT_LSB 0U
#define FIELD_DMC520_T_LPRESP_NEXT_WIDTH 6U
#define FIELD_DMC520_T_LPRESP_NEXT_MASK 0x3fU
#define FIELD_DMC520_T_LPRESP_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_LPRESP_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_LPRESP_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_LPRESP_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  PHY_UPDATE_CONTROL_NEXT_ADDR [ PHYUPD_TYPE_00_NEXT ]  */
#define DMC520_PHYUPD_TYPE_00_NEXT_ADDR 848U
#define FIELD_DMC520_PHYUPD_TYPE_00_NEXT_MSB 1U
#define FIELD_DMC520_PHYUPD_TYPE_00_NEXT_LSB 0U
#define FIELD_DMC520_PHYUPD_TYPE_00_NEXT_WIDTH 2U
#define FIELD_DMC520_PHYUPD_TYPE_00_NEXT_MASK 0x3U
#define FIELD_DMC520_PHYUPD_TYPE_00_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_PHYUPD_TYPE_00_NEXT_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PHYUPD_TYPE_00_NEXT_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PHYUPD_TYPE_00_NEXT_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  PHY_UPDATE_CONTROL_NEXT_ADDR [ PHYUPD_TYPE_01_NEXT ]  */
#define DMC520_PHYUPD_TYPE_01_NEXT_ADDR 848U
#define FIELD_DMC520_PHYUPD_TYPE_01_NEXT_MSB 5U
#define FIELD_DMC520_PHYUPD_TYPE_01_NEXT_LSB 4U
#define FIELD_DMC520_PHYUPD_TYPE_01_NEXT_WIDTH 2U
#define FIELD_DMC520_PHYUPD_TYPE_01_NEXT_MASK 0x30U
#define FIELD_DMC520_PHYUPD_TYPE_01_NEXT_SHIFT_MASK 0x4U
#define FIELD_DMC520_PHYUPD_TYPE_01_NEXT_RD(src) ((0x30U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_PHYUPD_TYPE_01_NEXT_WR(dst) (0x30U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_PHYUPD_TYPE_01_NEXT_SET(dst, src) (((dst) & ~0x30U) | (((uint32_t)(src) << 4U) & 0x30U))

/*  PHY_UPDATE_CONTROL_NEXT_ADDR [ PHYUPD_TYPE_10_NEXT ]  */
#define DMC520_PHYUPD_TYPE_10_NEXT_ADDR 848U
#define FIELD_DMC520_PHYUPD_TYPE_10_NEXT_MSB 9U
#define FIELD_DMC520_PHYUPD_TYPE_10_NEXT_LSB 8U
#define FIELD_DMC520_PHYUPD_TYPE_10_NEXT_WIDTH 2U
#define FIELD_DMC520_PHYUPD_TYPE_10_NEXT_MASK 0x300U
#define FIELD_DMC520_PHYUPD_TYPE_10_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_PHYUPD_TYPE_10_NEXT_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_PHYUPD_TYPE_10_NEXT_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_PHYUPD_TYPE_10_NEXT_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  PHY_UPDATE_CONTROL_NEXT_ADDR [ PHYUPD_TYPE_11_NEXT ]  */
#define DMC520_PHYUPD_TYPE_11_NEXT_ADDR 848U
#define FIELD_DMC520_PHYUPD_TYPE_11_NEXT_MSB 13U
#define FIELD_DMC520_PHYUPD_TYPE_11_NEXT_LSB 12U
#define FIELD_DMC520_PHYUPD_TYPE_11_NEXT_WIDTH 2U
#define FIELD_DMC520_PHYUPD_TYPE_11_NEXT_MASK 0x3000U
#define FIELD_DMC520_PHYUPD_TYPE_11_NEXT_SHIFT_MASK 0xcU
#define FIELD_DMC520_PHYUPD_TYPE_11_NEXT_RD(src) ((0x3000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_PHYUPD_TYPE_11_NEXT_WR(dst) (0x3000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_PHYUPD_TYPE_11_NEXT_SET(dst, src) (((dst) & ~0x3000U) | (((uint32_t)(src) << 12U) & 0x3000U))

/*  PHY_UPDATE_CONTROL_NEXT_ADDR [ CTRLUPD_AFTER_N_REF_NEXT ]  */
#define DMC520_CTRLUPD_AFTER_N_REF_NEXT_ADDR 848U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NEXT_MSB 19U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NEXT_LSB 16U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NEXT_WIDTH 4U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NEXT_MASK 0xf0000U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NEXT_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NEXT_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NEXT_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  PHY_UPDATE_CONTROL_NEXT_ADDR [ CTRLUPD_AFTER_XSREF_NEXT ]  */
#define DMC520_CTRLUPD_AFTER_XSREF_NEXT_ADDR 848U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NEXT_MSB 20U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NEXT_LSB 20U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NEXT_WIDTH 1U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NEXT_MASK 0x100000U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NEXT_SHIFT_MASK 0x14U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NEXT_RD(src) ((0x100000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NEXT_WR(dst) (0x100000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NEXT_SET(dst, src) (((dst) & ~0x100000U) | (((uint32_t)(src) << 20U) & 0x100000U))

/*  PHY_UPDATE_CONTROL_NEXT_ADDR [ T_CTRLUPD_MIN_NEXT ]  */
#define DMC520_T_CTRLUPD_MIN_NEXT_ADDR 848U
#define FIELD_DMC520_T_CTRLUPD_MIN_NEXT_MSB 27U
#define FIELD_DMC520_T_CTRLUPD_MIN_NEXT_LSB 21U
#define FIELD_DMC520_T_CTRLUPD_MIN_NEXT_WIDTH 7U
#define FIELD_DMC520_T_CTRLUPD_MIN_NEXT_MASK 0xfe00000U
#define FIELD_DMC520_T_CTRLUPD_MIN_NEXT_SHIFT_MASK 0x15U
#define FIELD_DMC520_T_CTRLUPD_MIN_NEXT_RD(src) ((0xfe00000U & (uint32_t)(src)) >> 21U)
#define FIELD_DMC520_T_CTRLUPD_MIN_NEXT_WR(dst) (0xfe00000U & ((uint32_t)(dst) >> 21U))
#define FIELD_DMC520_T_CTRLUPD_MIN_NEXT_SET(dst, src) (((dst) & ~0xfe00000U) | (((uint32_t)(src) << 21U) & 0xfe00000U))

/*  PHY_UPDATE_CONTROL_NEXT_ADDR [ PHYUPD_MODE_NEXT ]  */
#define DMC520_PHYUPD_MODE_NEXT_ADDR 848U
#define FIELD_DMC520_PHYUPD_MODE_NEXT_MSB 28U
#define FIELD_DMC520_PHYUPD_MODE_NEXT_LSB 28U
#define FIELD_DMC520_PHYUPD_MODE_NEXT_WIDTH 1U
#define FIELD_DMC520_PHYUPD_MODE_NEXT_MASK 0x10000000U
#define FIELD_DMC520_PHYUPD_MODE_NEXT_SHIFT_MASK 0x1cU
#define FIELD_DMC520_PHYUPD_MODE_NEXT_RD(src) ((0x10000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_PHYUPD_MODE_NEXT_WR(dst) (0x10000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_PHYUPD_MODE_NEXT_SET(dst, src) (((dst) & ~0x10000000U) | (((uint32_t)(src) << 28U) & 0x10000000U))

/*  ODT_TIMING_NEXT_ADDR [ T_ODT_ON_WR_NEXT ]  */
#define DMC520_T_ODT_ON_WR_NEXT_ADDR 856U
#define FIELD_DMC520_T_ODT_ON_WR_NEXT_MSB 4U
#define FIELD_DMC520_T_ODT_ON_WR_NEXT_LSB 0U
#define FIELD_DMC520_T_ODT_ON_WR_NEXT_WIDTH 5U
#define FIELD_DMC520_T_ODT_ON_WR_NEXT_MASK 0x1fU
#define FIELD_DMC520_T_ODT_ON_WR_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_ODT_ON_WR_NEXT_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_ODT_ON_WR_NEXT_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_ODT_ON_WR_NEXT_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  ODT_TIMING_NEXT_ADDR [ T_ODT_OFF_WR_NEXT ]  */
#define DMC520_T_ODT_OFF_WR_NEXT_ADDR 856U
#define FIELD_DMC520_T_ODT_OFF_WR_NEXT_MSB 12U
#define FIELD_DMC520_T_ODT_OFF_WR_NEXT_LSB 8U
#define FIELD_DMC520_T_ODT_OFF_WR_NEXT_WIDTH 5U
#define FIELD_DMC520_T_ODT_OFF_WR_NEXT_MASK 0x1f00U
#define FIELD_DMC520_T_ODT_OFF_WR_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_ODT_OFF_WR_NEXT_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_ODT_OFF_WR_NEXT_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_ODT_OFF_WR_NEXT_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  ODT_TIMING_NEXT_ADDR [ T_ODT_ON_RD_NEXT ]  */
#define DMC520_T_ODT_ON_RD_NEXT_ADDR 856U
#define FIELD_DMC520_T_ODT_ON_RD_NEXT_MSB 20U
#define FIELD_DMC520_T_ODT_ON_RD_NEXT_LSB 16U
#define FIELD_DMC520_T_ODT_ON_RD_NEXT_WIDTH 5U
#define FIELD_DMC520_T_ODT_ON_RD_NEXT_MASK 0x1f0000U
#define FIELD_DMC520_T_ODT_ON_RD_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_ODT_ON_RD_NEXT_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_ODT_ON_RD_NEXT_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_ODT_ON_RD_NEXT_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  ODT_TIMING_NEXT_ADDR [ T_ODT_OFF_RD_NEXT ]  */
#define DMC520_T_ODT_OFF_RD_NEXT_ADDR 856U
#define FIELD_DMC520_T_ODT_OFF_RD_NEXT_MSB 28U
#define FIELD_DMC520_T_ODT_OFF_RD_NEXT_LSB 24U
#define FIELD_DMC520_T_ODT_OFF_RD_NEXT_WIDTH 5U
#define FIELD_DMC520_T_ODT_OFF_RD_NEXT_MASK 0x1f000000U
#define FIELD_DMC520_T_ODT_OFF_RD_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_T_ODT_OFF_RD_NEXT_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_T_ODT_OFF_RD_NEXT_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_T_ODT_OFF_RD_NEXT_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  ODT_WR_CONTROL_31_00_NEXT_ADDR [ ODT_MASK_WR_CS0_NEXT ]  */
#define DMC520_ODT_MASK_WR_CS0_NEXT_ADDR 864U
#define FIELD_DMC520_ODT_MASK_WR_CS0_NEXT_MSB 7U
#define FIELD_DMC520_ODT_MASK_WR_CS0_NEXT_LSB 0U
#define FIELD_DMC520_ODT_MASK_WR_CS0_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS0_NEXT_MASK 0xffU
#define FIELD_DMC520_ODT_MASK_WR_CS0_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ODT_MASK_WR_CS0_NEXT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ODT_MASK_WR_CS0_NEXT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ODT_MASK_WR_CS0_NEXT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ODT_WR_CONTROL_31_00_NEXT_ADDR [ ODT_MASK_WR_CS1_NEXT ]  */
#define DMC520_ODT_MASK_WR_CS1_NEXT_ADDR 864U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NEXT_MSB 15U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NEXT_LSB 8U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NEXT_MASK 0xff00U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NEXT_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ODT_MASK_WR_CS1_NEXT_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ODT_MASK_WR_CS1_NEXT_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ODT_WR_CONTROL_31_00_NEXT_ADDR [ ODT_MASK_WR_CS2_NEXT ]  */
#define DMC520_ODT_MASK_WR_CS2_NEXT_ADDR 864U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NEXT_MSB 23U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NEXT_LSB 16U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NEXT_MASK 0xff0000U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NEXT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ODT_MASK_WR_CS2_NEXT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ODT_MASK_WR_CS2_NEXT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ODT_WR_CONTROL_31_00_NEXT_ADDR [ ODT_MASK_WR_CS3_NEXT ]  */
#define DMC520_ODT_MASK_WR_CS3_NEXT_ADDR 864U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NEXT_MSB 31U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NEXT_LSB 24U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NEXT_MASK 0xff000000U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NEXT_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_ODT_MASK_WR_CS3_NEXT_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_ODT_MASK_WR_CS3_NEXT_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  ODT_WR_CONTROL_63_32_NEXT_ADDR [ ODT_MASK_WR_CS4_NEXT ]  */
#define DMC520_ODT_MASK_WR_CS4_NEXT_ADDR 868U
#define FIELD_DMC520_ODT_MASK_WR_CS4_NEXT_MSB 7U
#define FIELD_DMC520_ODT_MASK_WR_CS4_NEXT_LSB 0U
#define FIELD_DMC520_ODT_MASK_WR_CS4_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS4_NEXT_MASK 0xffU
#define FIELD_DMC520_ODT_MASK_WR_CS4_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ODT_MASK_WR_CS4_NEXT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ODT_MASK_WR_CS4_NEXT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ODT_MASK_WR_CS4_NEXT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ODT_WR_CONTROL_63_32_NEXT_ADDR [ ODT_MASK_WR_CS5_NEXT ]  */
#define DMC520_ODT_MASK_WR_CS5_NEXT_ADDR 868U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NEXT_MSB 15U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NEXT_LSB 8U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NEXT_MASK 0xff00U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NEXT_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ODT_MASK_WR_CS5_NEXT_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ODT_MASK_WR_CS5_NEXT_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ODT_WR_CONTROL_63_32_NEXT_ADDR [ ODT_MASK_WR_CS6_NEXT ]  */
#define DMC520_ODT_MASK_WR_CS6_NEXT_ADDR 868U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NEXT_MSB 23U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NEXT_LSB 16U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NEXT_MASK 0xff0000U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NEXT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ODT_MASK_WR_CS6_NEXT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ODT_MASK_WR_CS6_NEXT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ODT_WR_CONTROL_63_32_NEXT_ADDR [ ODT_MASK_WR_CS7_NEXT ]  */
#define DMC520_ODT_MASK_WR_CS7_NEXT_ADDR 868U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NEXT_MSB 31U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NEXT_LSB 24U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NEXT_MASK 0xff000000U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NEXT_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_ODT_MASK_WR_CS7_NEXT_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_ODT_MASK_WR_CS7_NEXT_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  ODT_RD_CONTROL_31_00_NEXT_ADDR [ ODT_MASK_RD_CS0_NEXT ]  */
#define DMC520_ODT_MASK_RD_CS0_NEXT_ADDR 872U
#define FIELD_DMC520_ODT_MASK_RD_CS0_NEXT_MSB 7U
#define FIELD_DMC520_ODT_MASK_RD_CS0_NEXT_LSB 0U
#define FIELD_DMC520_ODT_MASK_RD_CS0_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS0_NEXT_MASK 0xffU
#define FIELD_DMC520_ODT_MASK_RD_CS0_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ODT_MASK_RD_CS0_NEXT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ODT_MASK_RD_CS0_NEXT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ODT_MASK_RD_CS0_NEXT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ODT_RD_CONTROL_31_00_NEXT_ADDR [ ODT_MASK_RD_CS1_NEXT ]  */
#define DMC520_ODT_MASK_RD_CS1_NEXT_ADDR 872U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NEXT_MSB 15U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NEXT_LSB 8U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NEXT_MASK 0xff00U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NEXT_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ODT_MASK_RD_CS1_NEXT_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ODT_MASK_RD_CS1_NEXT_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ODT_RD_CONTROL_31_00_NEXT_ADDR [ ODT_MASK_RD_CS2_NEXT ]  */
#define DMC520_ODT_MASK_RD_CS2_NEXT_ADDR 872U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NEXT_MSB 23U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NEXT_LSB 16U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NEXT_MASK 0xff0000U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NEXT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ODT_MASK_RD_CS2_NEXT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ODT_MASK_RD_CS2_NEXT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ODT_RD_CONTROL_31_00_NEXT_ADDR [ ODT_MASK_RD_CS3_NEXT ]  */
#define DMC520_ODT_MASK_RD_CS3_NEXT_ADDR 872U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NEXT_MSB 31U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NEXT_LSB 24U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NEXT_MASK 0xff000000U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NEXT_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_ODT_MASK_RD_CS3_NEXT_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_ODT_MASK_RD_CS3_NEXT_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  ODT_RD_CONTROL_63_32_NEXT_ADDR [ ODT_MASK_RD_CS4_NEXT ]  */
#define DMC520_ODT_MASK_RD_CS4_NEXT_ADDR 876U
#define FIELD_DMC520_ODT_MASK_RD_CS4_NEXT_MSB 7U
#define FIELD_DMC520_ODT_MASK_RD_CS4_NEXT_LSB 0U
#define FIELD_DMC520_ODT_MASK_RD_CS4_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS4_NEXT_MASK 0xffU
#define FIELD_DMC520_ODT_MASK_RD_CS4_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_ODT_MASK_RD_CS4_NEXT_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ODT_MASK_RD_CS4_NEXT_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ODT_MASK_RD_CS4_NEXT_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ODT_RD_CONTROL_63_32_NEXT_ADDR [ ODT_MASK_RD_CS5_NEXT ]  */
#define DMC520_ODT_MASK_RD_CS5_NEXT_ADDR 876U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NEXT_MSB 15U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NEXT_LSB 8U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NEXT_MASK 0xff00U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NEXT_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ODT_MASK_RD_CS5_NEXT_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ODT_MASK_RD_CS5_NEXT_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ODT_RD_CONTROL_63_32_NEXT_ADDR [ ODT_MASK_RD_CS6_NEXT ]  */
#define DMC520_ODT_MASK_RD_CS6_NEXT_ADDR 876U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NEXT_MSB 23U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NEXT_LSB 16U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NEXT_MASK 0xff0000U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NEXT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ODT_MASK_RD_CS6_NEXT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ODT_MASK_RD_CS6_NEXT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ODT_RD_CONTROL_63_32_NEXT_ADDR [ ODT_MASK_RD_CS7_NEXT ]  */
#define DMC520_ODT_MASK_RD_CS7_NEXT_ADDR 876U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NEXT_MSB 31U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NEXT_LSB 24U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NEXT_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NEXT_MASK 0xff000000U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NEXT_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_ODT_MASK_RD_CS7_NEXT_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_ODT_MASK_RD_CS7_NEXT_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  TEMPERATURE_READOUT_ADDR [ RANK0_TEMPERATURE ]  */
#define DMC520_RANK0_TEMPERATURE_ADDR 880U
#define FIELD_DMC520_RANK0_TEMPERATURE_MSB 1U
#define FIELD_DMC520_RANK0_TEMPERATURE_LSB 0U
#define FIELD_DMC520_RANK0_TEMPERATURE_WIDTH 2U
#define FIELD_DMC520_RANK0_TEMPERATURE_MASK 0x3U
#define FIELD_DMC520_RANK0_TEMPERATURE_SHIFT_MASK 0x0U
#define FIELD_DMC520_RANK0_TEMPERATURE_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RANK0_TEMPERATURE_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RANK0_TEMPERATURE_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  TEMPERATURE_READOUT_ADDR [ RANK0_TEMPERATURE_STATUS ]  */
#define DMC520_RANK0_TEMPERATURE_STATUS_ADDR 880U
#define FIELD_DMC520_RANK0_TEMPERATURE_STATUS_MSB 2U
#define FIELD_DMC520_RANK0_TEMPERATURE_STATUS_LSB 2U
#define FIELD_DMC520_RANK0_TEMPERATURE_STATUS_WIDTH 1U
#define FIELD_DMC520_RANK0_TEMPERATURE_STATUS_MASK 0x4U
#define FIELD_DMC520_RANK0_TEMPERATURE_STATUS_SHIFT_MASK 0x2U
#define FIELD_DMC520_RANK0_TEMPERATURE_STATUS_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_RANK0_TEMPERATURE_STATUS_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_RANK0_TEMPERATURE_STATUS_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  TEMPERATURE_READOUT_ADDR [ RANK1_TEMPERATURE ]  */
#define DMC520_RANK1_TEMPERATURE_ADDR 880U
#define FIELD_DMC520_RANK1_TEMPERATURE_MSB 5U
#define FIELD_DMC520_RANK1_TEMPERATURE_LSB 4U
#define FIELD_DMC520_RANK1_TEMPERATURE_WIDTH 2U
#define FIELD_DMC520_RANK1_TEMPERATURE_MASK 0x30U
#define FIELD_DMC520_RANK1_TEMPERATURE_SHIFT_MASK 0x4U
#define FIELD_DMC520_RANK1_TEMPERATURE_RD(src) ((0x30U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_RANK1_TEMPERATURE_WR(dst) (0x30U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_RANK1_TEMPERATURE_SET(dst, src) (((dst) & ~0x30U) | (((uint32_t)(src) << 4U) & 0x30U))

/*  TEMPERATURE_READOUT_ADDR [ RANK1_TEMPERATURE_STATUS ]  */
#define DMC520_RANK1_TEMPERATURE_STATUS_ADDR 880U
#define FIELD_DMC520_RANK1_TEMPERATURE_STATUS_MSB 6U
#define FIELD_DMC520_RANK1_TEMPERATURE_STATUS_LSB 6U
#define FIELD_DMC520_RANK1_TEMPERATURE_STATUS_WIDTH 1U
#define FIELD_DMC520_RANK1_TEMPERATURE_STATUS_MASK 0x40U
#define FIELD_DMC520_RANK1_TEMPERATURE_STATUS_SHIFT_MASK 0x6U
#define FIELD_DMC520_RANK1_TEMPERATURE_STATUS_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_RANK1_TEMPERATURE_STATUS_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_RANK1_TEMPERATURE_STATUS_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  TEMPERATURE_READOUT_ADDR [ RANK2_TEMPERATURE ]  */
#define DMC520_RANK2_TEMPERATURE_ADDR 880U
#define FIELD_DMC520_RANK2_TEMPERATURE_MSB 9U
#define FIELD_DMC520_RANK2_TEMPERATURE_LSB 8U
#define FIELD_DMC520_RANK2_TEMPERATURE_WIDTH 2U
#define FIELD_DMC520_RANK2_TEMPERATURE_MASK 0x300U
#define FIELD_DMC520_RANK2_TEMPERATURE_SHIFT_MASK 0x8U
#define FIELD_DMC520_RANK2_TEMPERATURE_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_RANK2_TEMPERATURE_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_RANK2_TEMPERATURE_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  TEMPERATURE_READOUT_ADDR [ RANK2_TEMPERATURE_STATUS ]  */
#define DMC520_RANK2_TEMPERATURE_STATUS_ADDR 880U
#define FIELD_DMC520_RANK2_TEMPERATURE_STATUS_MSB 10U
#define FIELD_DMC520_RANK2_TEMPERATURE_STATUS_LSB 10U
#define FIELD_DMC520_RANK2_TEMPERATURE_STATUS_WIDTH 1U
#define FIELD_DMC520_RANK2_TEMPERATURE_STATUS_MASK 0x400U
#define FIELD_DMC520_RANK2_TEMPERATURE_STATUS_SHIFT_MASK 0xaU
#define FIELD_DMC520_RANK2_TEMPERATURE_STATUS_RD(src) ((0x400U & (uint32_t)(src)) >> 10U)
#define FIELD_DMC520_RANK2_TEMPERATURE_STATUS_WR(dst) (0x400U & ((uint32_t)(dst) >> 10U))
#define FIELD_DMC520_RANK2_TEMPERATURE_STATUS_SET(dst, src) (((dst) & ~0x400U) | (((uint32_t)(src) << 10U) & 0x400U))

/*  TEMPERATURE_READOUT_ADDR [ RANK3_TEMPERATURE ]  */
#define DMC520_RANK3_TEMPERATURE_ADDR 880U
#define FIELD_DMC520_RANK3_TEMPERATURE_MSB 13U
#define FIELD_DMC520_RANK3_TEMPERATURE_LSB 12U
#define FIELD_DMC520_RANK3_TEMPERATURE_WIDTH 2U
#define FIELD_DMC520_RANK3_TEMPERATURE_MASK 0x3000U
#define FIELD_DMC520_RANK3_TEMPERATURE_SHIFT_MASK 0xcU
#define FIELD_DMC520_RANK3_TEMPERATURE_RD(src) ((0x3000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_RANK3_TEMPERATURE_WR(dst) (0x3000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_RANK3_TEMPERATURE_SET(dst, src) (((dst) & ~0x3000U) | (((uint32_t)(src) << 12U) & 0x3000U))

/*  TEMPERATURE_READOUT_ADDR [ RANK3_TEMPERATURE_STATUS ]  */
#define DMC520_RANK3_TEMPERATURE_STATUS_ADDR 880U
#define FIELD_DMC520_RANK3_TEMPERATURE_STATUS_MSB 14U
#define FIELD_DMC520_RANK3_TEMPERATURE_STATUS_LSB 14U
#define FIELD_DMC520_RANK3_TEMPERATURE_STATUS_WIDTH 1U
#define FIELD_DMC520_RANK3_TEMPERATURE_STATUS_MASK 0x4000U
#define FIELD_DMC520_RANK3_TEMPERATURE_STATUS_SHIFT_MASK 0xeU
#define FIELD_DMC520_RANK3_TEMPERATURE_STATUS_RD(src) ((0x4000U & (uint32_t)(src)) >> 14U)
#define FIELD_DMC520_RANK3_TEMPERATURE_STATUS_WR(dst) (0x4000U & ((uint32_t)(dst) >> 14U))
#define FIELD_DMC520_RANK3_TEMPERATURE_STATUS_SET(dst, src) (((dst) & ~0x4000U) | (((uint32_t)(src) << 14U) & 0x4000U))

/*  TEMPERATURE_READOUT_ADDR [ RANK4_TEMPERATURE ]  */
#define DMC520_RANK4_TEMPERATURE_ADDR 880U
#define FIELD_DMC520_RANK4_TEMPERATURE_MSB 17U
#define FIELD_DMC520_RANK4_TEMPERATURE_LSB 16U
#define FIELD_DMC520_RANK4_TEMPERATURE_WIDTH 2U
#define FIELD_DMC520_RANK4_TEMPERATURE_MASK 0x30000U
#define FIELD_DMC520_RANK4_TEMPERATURE_SHIFT_MASK 0x10U
#define FIELD_DMC520_RANK4_TEMPERATURE_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RANK4_TEMPERATURE_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RANK4_TEMPERATURE_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  TEMPERATURE_READOUT_ADDR [ RANK4_TEMPERATURE_STATUS ]  */
#define DMC520_RANK4_TEMPERATURE_STATUS_ADDR 880U
#define FIELD_DMC520_RANK4_TEMPERATURE_STATUS_MSB 18U
#define FIELD_DMC520_RANK4_TEMPERATURE_STATUS_LSB 18U
#define FIELD_DMC520_RANK4_TEMPERATURE_STATUS_WIDTH 1U
#define FIELD_DMC520_RANK4_TEMPERATURE_STATUS_MASK 0x40000U
#define FIELD_DMC520_RANK4_TEMPERATURE_STATUS_SHIFT_MASK 0x12U
#define FIELD_DMC520_RANK4_TEMPERATURE_STATUS_RD(src) ((0x40000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_RANK4_TEMPERATURE_STATUS_WR(dst) (0x40000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_RANK4_TEMPERATURE_STATUS_SET(dst, src) (((dst) & ~0x40000U) | (((uint32_t)(src) << 18U) & 0x40000U))

/*  TEMPERATURE_READOUT_ADDR [ RANK5_TEMPERATURE ]  */
#define DMC520_RANK5_TEMPERATURE_ADDR 880U
#define FIELD_DMC520_RANK5_TEMPERATURE_MSB 21U
#define FIELD_DMC520_RANK5_TEMPERATURE_LSB 20U
#define FIELD_DMC520_RANK5_TEMPERATURE_WIDTH 2U
#define FIELD_DMC520_RANK5_TEMPERATURE_MASK 0x300000U
#define FIELD_DMC520_RANK5_TEMPERATURE_SHIFT_MASK 0x14U
#define FIELD_DMC520_RANK5_TEMPERATURE_RD(src) ((0x300000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_RANK5_TEMPERATURE_WR(dst) (0x300000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_RANK5_TEMPERATURE_SET(dst, src) (((dst) & ~0x300000U) | (((uint32_t)(src) << 20U) & 0x300000U))

/*  TEMPERATURE_READOUT_ADDR [ RANK5_TEMPERATURE_STATUS ]  */
#define DMC520_RANK5_TEMPERATURE_STATUS_ADDR 880U
#define FIELD_DMC520_RANK5_TEMPERATURE_STATUS_MSB 22U
#define FIELD_DMC520_RANK5_TEMPERATURE_STATUS_LSB 22U
#define FIELD_DMC520_RANK5_TEMPERATURE_STATUS_WIDTH 1U
#define FIELD_DMC520_RANK5_TEMPERATURE_STATUS_MASK 0x400000U
#define FIELD_DMC520_RANK5_TEMPERATURE_STATUS_SHIFT_MASK 0x16U
#define FIELD_DMC520_RANK5_TEMPERATURE_STATUS_RD(src) ((0x400000U & (uint32_t)(src)) >> 22U)
#define FIELD_DMC520_RANK5_TEMPERATURE_STATUS_WR(dst) (0x400000U & ((uint32_t)(dst) >> 22U))
#define FIELD_DMC520_RANK5_TEMPERATURE_STATUS_SET(dst, src) (((dst) & ~0x400000U) | (((uint32_t)(src) << 22U) & 0x400000U))

/*  TEMPERATURE_READOUT_ADDR [ RANK6_TEMPERATURE ]  */
#define DMC520_RANK6_TEMPERATURE_ADDR 880U
#define FIELD_DMC520_RANK6_TEMPERATURE_MSB 25U
#define FIELD_DMC520_RANK6_TEMPERATURE_LSB 24U
#define FIELD_DMC520_RANK6_TEMPERATURE_WIDTH 2U
#define FIELD_DMC520_RANK6_TEMPERATURE_MASK 0x3000000U
#define FIELD_DMC520_RANK6_TEMPERATURE_SHIFT_MASK 0x18U
#define FIELD_DMC520_RANK6_TEMPERATURE_RD(src) ((0x3000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RANK6_TEMPERATURE_WR(dst) (0x3000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RANK6_TEMPERATURE_SET(dst, src) (((dst) & ~0x3000000U) | (((uint32_t)(src) << 24U) & 0x3000000U))

/*  TEMPERATURE_READOUT_ADDR [ RANK6_TEMPERATURE_STATUS ]  */
#define DMC520_RANK6_TEMPERATURE_STATUS_ADDR 880U
#define FIELD_DMC520_RANK6_TEMPERATURE_STATUS_MSB 26U
#define FIELD_DMC520_RANK6_TEMPERATURE_STATUS_LSB 26U
#define FIELD_DMC520_RANK6_TEMPERATURE_STATUS_WIDTH 1U
#define FIELD_DMC520_RANK6_TEMPERATURE_STATUS_MASK 0x4000000U
#define FIELD_DMC520_RANK6_TEMPERATURE_STATUS_SHIFT_MASK 0x1aU
#define FIELD_DMC520_RANK6_TEMPERATURE_STATUS_RD(src) ((0x4000000U & (uint32_t)(src)) >> 26U)
#define FIELD_DMC520_RANK6_TEMPERATURE_STATUS_WR(dst) (0x4000000U & ((uint32_t)(dst) >> 26U))
#define FIELD_DMC520_RANK6_TEMPERATURE_STATUS_SET(dst, src) (((dst) & ~0x4000000U) | (((uint32_t)(src) << 26U) & 0x4000000U))

/*  TEMPERATURE_READOUT_ADDR [ RANK7_TEMPERATURE ]  */
#define DMC520_RANK7_TEMPERATURE_ADDR 880U
#define FIELD_DMC520_RANK7_TEMPERATURE_MSB 29U
#define FIELD_DMC520_RANK7_TEMPERATURE_LSB 28U
#define FIELD_DMC520_RANK7_TEMPERATURE_WIDTH 2U
#define FIELD_DMC520_RANK7_TEMPERATURE_MASK 0x30000000U
#define FIELD_DMC520_RANK7_TEMPERATURE_SHIFT_MASK 0x1cU
#define FIELD_DMC520_RANK7_TEMPERATURE_RD(src) ((0x30000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_RANK7_TEMPERATURE_WR(dst) (0x30000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_RANK7_TEMPERATURE_SET(dst, src) (((dst) & ~0x30000000U) | (((uint32_t)(src) << 28U) & 0x30000000U))

/*  TEMPERATURE_READOUT_ADDR [ RANK7_TEMPERATURE_STATUS ]  */
#define DMC520_RANK7_TEMPERATURE_STATUS_ADDR 880U
#define FIELD_DMC520_RANK7_TEMPERATURE_STATUS_MSB 30U
#define FIELD_DMC520_RANK7_TEMPERATURE_STATUS_LSB 30U
#define FIELD_DMC520_RANK7_TEMPERATURE_STATUS_WIDTH 1U
#define FIELD_DMC520_RANK7_TEMPERATURE_STATUS_MASK 0x40000000U
#define FIELD_DMC520_RANK7_TEMPERATURE_STATUS_SHIFT_MASK 0x1eU
#define FIELD_DMC520_RANK7_TEMPERATURE_STATUS_RD(src) ((0x40000000U & (uint32_t)(src)) >> 30U)
#define FIELD_DMC520_RANK7_TEMPERATURE_STATUS_WR(dst) (0x40000000U & ((uint32_t)(dst) >> 30U))
#define FIELD_DMC520_RANK7_TEMPERATURE_STATUS_SET(dst, src) (((dst) & ~0x40000000U) | (((uint32_t)(src) << 30U) & 0x40000000U))

/*  TRAINING_STATUS_ADDR [ WRLVL_TRAINING_CHIP ]  */
#define DMC520_WRLVL_TRAINING_CHIP_ADDR 888U
#define FIELD_DMC520_WRLVL_TRAINING_CHIP_MSB 7U
#define FIELD_DMC520_WRLVL_TRAINING_CHIP_LSB 0U
#define FIELD_DMC520_WRLVL_TRAINING_CHIP_WIDTH 8U
#define FIELD_DMC520_WRLVL_TRAINING_CHIP_MASK 0xffU
#define FIELD_DMC520_WRLVL_TRAINING_CHIP_SHIFT_MASK 0x0U
#define FIELD_DMC520_WRLVL_TRAINING_CHIP_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_WRLVL_TRAINING_CHIP_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_WRLVL_TRAINING_CHIP_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  TRAINING_STATUS_ADDR [ RDLVL_GATE_TRAINING_CHIP ]  */
#define DMC520_RDLVL_GATE_TRAINING_CHIP_ADDR 888U
#define FIELD_DMC520_RDLVL_GATE_TRAINING_CHIP_MSB 15U
#define FIELD_DMC520_RDLVL_GATE_TRAINING_CHIP_LSB 8U
#define FIELD_DMC520_RDLVL_GATE_TRAINING_CHIP_WIDTH 8U
#define FIELD_DMC520_RDLVL_GATE_TRAINING_CHIP_MASK 0xff00U
#define FIELD_DMC520_RDLVL_GATE_TRAINING_CHIP_SHIFT_MASK 0x8U
#define FIELD_DMC520_RDLVL_GATE_TRAINING_CHIP_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_RDLVL_GATE_TRAINING_CHIP_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_RDLVL_GATE_TRAINING_CHIP_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  TRAINING_STATUS_ADDR [ RDLVL_TRAINING_CHIP ]  */
#define DMC520_RDLVL_TRAINING_CHIP_ADDR 888U
#define FIELD_DMC520_RDLVL_TRAINING_CHIP_MSB 23U
#define FIELD_DMC520_RDLVL_TRAINING_CHIP_LSB 16U
#define FIELD_DMC520_RDLVL_TRAINING_CHIP_WIDTH 8U
#define FIELD_DMC520_RDLVL_TRAINING_CHIP_MASK 0xff0000U
#define FIELD_DMC520_RDLVL_TRAINING_CHIP_SHIFT_MASK 0x10U
#define FIELD_DMC520_RDLVL_TRAINING_CHIP_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RDLVL_TRAINING_CHIP_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RDLVL_TRAINING_CHIP_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  TRAINING_STATUS_ADDR [ PHY_TRAINING_CHIP ]  */
#define DMC520_PHY_TRAINING_CHIP_ADDR 888U
#define FIELD_DMC520_PHY_TRAINING_CHIP_MSB 31U
#define FIELD_DMC520_PHY_TRAINING_CHIP_LSB 24U
#define FIELD_DMC520_PHY_TRAINING_CHIP_WIDTH 8U
#define FIELD_DMC520_PHY_TRAINING_CHIP_MASK 0xff000000U
#define FIELD_DMC520_PHY_TRAINING_CHIP_SHIFT_MASK 0x18U
#define FIELD_DMC520_PHY_TRAINING_CHIP_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_PHY_TRAINING_CHIP_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_PHY_TRAINING_CHIP_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  UPDATE_STATUS_ADDR [ PHYUPD_REQ ]  */
#define DMC520_PHYUPD_REQ_ADDR 892U
#define FIELD_DMC520_PHYUPD_REQ_MSB 0U
#define FIELD_DMC520_PHYUPD_REQ_LSB 0U
#define FIELD_DMC520_PHYUPD_REQ_WIDTH 1U
#define FIELD_DMC520_PHYUPD_REQ_MASK 0x1U
#define FIELD_DMC520_PHYUPD_REQ_SHIFT_MASK 0x0U
#define FIELD_DMC520_PHYUPD_REQ_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PHYUPD_REQ_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PHYUPD_REQ_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  UPDATE_STATUS_ADDR [ PHYUPD_TYPE ]  */
#define DMC520_PHYUPD_TYPE_ADDR 892U
#define FIELD_DMC520_PHYUPD_TYPE_MSB 2U
#define FIELD_DMC520_PHYUPD_TYPE_LSB 1U
#define FIELD_DMC520_PHYUPD_TYPE_WIDTH 2U
#define FIELD_DMC520_PHYUPD_TYPE_MASK 0x6U
#define FIELD_DMC520_PHYUPD_TYPE_SHIFT_MASK 0x1U
#define FIELD_DMC520_PHYUPD_TYPE_RD(src) ((0x6U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_PHYUPD_TYPE_WR(dst) (0x6U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_PHYUPD_TYPE_SET(dst, src) (((dst) & ~0x6U) | (((uint32_t)(src) << 1U) & 0x6U))

/*  DQ_MAP_CONTROL_15_00_NEXT_ADDR [ DQ_MAP_3_0_NEXT ]  */
#define DMC520_DQ_MAP_3_0_NEXT_ADDR 896U
#define FIELD_DMC520_DQ_MAP_3_0_NEXT_MSB 5U
#define FIELD_DMC520_DQ_MAP_3_0_NEXT_LSB 0U
#define FIELD_DMC520_DQ_MAP_3_0_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_3_0_NEXT_MASK 0x3fU
#define FIELD_DMC520_DQ_MAP_3_0_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_DQ_MAP_3_0_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DQ_MAP_3_0_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DQ_MAP_3_0_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DQ_MAP_CONTROL_15_00_NEXT_ADDR [ DQ_MAP_7_4_NEXT ]  */
#define DMC520_DQ_MAP_7_4_NEXT_ADDR 896U
#define FIELD_DMC520_DQ_MAP_7_4_NEXT_MSB 13U
#define FIELD_DMC520_DQ_MAP_7_4_NEXT_LSB 8U
#define FIELD_DMC520_DQ_MAP_7_4_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_7_4_NEXT_MASK 0x3f00U
#define FIELD_DMC520_DQ_MAP_7_4_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_DQ_MAP_7_4_NEXT_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DQ_MAP_7_4_NEXT_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DQ_MAP_7_4_NEXT_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  DQ_MAP_CONTROL_15_00_NEXT_ADDR [ DQ_MAP_11_8_NEXT ]  */
#define DMC520_DQ_MAP_11_8_NEXT_ADDR 896U
#define FIELD_DMC520_DQ_MAP_11_8_NEXT_MSB 21U
#define FIELD_DMC520_DQ_MAP_11_8_NEXT_LSB 16U
#define FIELD_DMC520_DQ_MAP_11_8_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_11_8_NEXT_MASK 0x3f0000U
#define FIELD_DMC520_DQ_MAP_11_8_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_DQ_MAP_11_8_NEXT_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_DQ_MAP_11_8_NEXT_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_DQ_MAP_11_8_NEXT_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DQ_MAP_CONTROL_15_00_NEXT_ADDR [ DQ_MAP_15_12_NEXT ]  */
#define DMC520_DQ_MAP_15_12_NEXT_ADDR 896U
#define FIELD_DMC520_DQ_MAP_15_12_NEXT_MSB 29U
#define FIELD_DMC520_DQ_MAP_15_12_NEXT_LSB 24U
#define FIELD_DMC520_DQ_MAP_15_12_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_15_12_NEXT_MASK 0x3f000000U
#define FIELD_DMC520_DQ_MAP_15_12_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_DQ_MAP_15_12_NEXT_RD(src) ((0x3f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_DQ_MAP_15_12_NEXT_WR(dst) (0x3f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_DQ_MAP_15_12_NEXT_SET(dst, src) (((dst) & ~0x3f000000U) | (((uint32_t)(src) << 24U) & 0x3f000000U))

/*  DQ_MAP_CONTROL_31_16_NEXT_ADDR [ DQ_MAP_19_16_NEXT ]  */
#define DMC520_DQ_MAP_19_16_NEXT_ADDR 900U
#define FIELD_DMC520_DQ_MAP_19_16_NEXT_MSB 5U
#define FIELD_DMC520_DQ_MAP_19_16_NEXT_LSB 0U
#define FIELD_DMC520_DQ_MAP_19_16_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_19_16_NEXT_MASK 0x3fU
#define FIELD_DMC520_DQ_MAP_19_16_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_DQ_MAP_19_16_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DQ_MAP_19_16_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DQ_MAP_19_16_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DQ_MAP_CONTROL_31_16_NEXT_ADDR [ DQ_MAP_23_20_NEXT ]  */
#define DMC520_DQ_MAP_23_20_NEXT_ADDR 900U
#define FIELD_DMC520_DQ_MAP_23_20_NEXT_MSB 13U
#define FIELD_DMC520_DQ_MAP_23_20_NEXT_LSB 8U
#define FIELD_DMC520_DQ_MAP_23_20_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_23_20_NEXT_MASK 0x3f00U
#define FIELD_DMC520_DQ_MAP_23_20_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_DQ_MAP_23_20_NEXT_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DQ_MAP_23_20_NEXT_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DQ_MAP_23_20_NEXT_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  DQ_MAP_CONTROL_31_16_NEXT_ADDR [ DQ_MAP_27_24_NEXT ]  */
#define DMC520_DQ_MAP_27_24_NEXT_ADDR 900U
#define FIELD_DMC520_DQ_MAP_27_24_NEXT_MSB 21U
#define FIELD_DMC520_DQ_MAP_27_24_NEXT_LSB 16U
#define FIELD_DMC520_DQ_MAP_27_24_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_27_24_NEXT_MASK 0x3f0000U
#define FIELD_DMC520_DQ_MAP_27_24_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_DQ_MAP_27_24_NEXT_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_DQ_MAP_27_24_NEXT_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_DQ_MAP_27_24_NEXT_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DQ_MAP_CONTROL_31_16_NEXT_ADDR [ DQ_MAP_31_28_NEXT ]  */
#define DMC520_DQ_MAP_31_28_NEXT_ADDR 900U
#define FIELD_DMC520_DQ_MAP_31_28_NEXT_MSB 29U
#define FIELD_DMC520_DQ_MAP_31_28_NEXT_LSB 24U
#define FIELD_DMC520_DQ_MAP_31_28_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_31_28_NEXT_MASK 0x3f000000U
#define FIELD_DMC520_DQ_MAP_31_28_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_DQ_MAP_31_28_NEXT_RD(src) ((0x3f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_DQ_MAP_31_28_NEXT_WR(dst) (0x3f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_DQ_MAP_31_28_NEXT_SET(dst, src) (((dst) & ~0x3f000000U) | (((uint32_t)(src) << 24U) & 0x3f000000U))

/*  DQ_MAP_CONTROL_47_32_NEXT_ADDR [ DQ_MAP_35_32_NEXT ]  */
#define DMC520_DQ_MAP_35_32_NEXT_ADDR 904U
#define FIELD_DMC520_DQ_MAP_35_32_NEXT_MSB 5U
#define FIELD_DMC520_DQ_MAP_35_32_NEXT_LSB 0U
#define FIELD_DMC520_DQ_MAP_35_32_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_35_32_NEXT_MASK 0x3fU
#define FIELD_DMC520_DQ_MAP_35_32_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_DQ_MAP_35_32_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DQ_MAP_35_32_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DQ_MAP_35_32_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DQ_MAP_CONTROL_47_32_NEXT_ADDR [ DQ_MAP_39_36_NEXT ]  */
#define DMC520_DQ_MAP_39_36_NEXT_ADDR 904U
#define FIELD_DMC520_DQ_MAP_39_36_NEXT_MSB 13U
#define FIELD_DMC520_DQ_MAP_39_36_NEXT_LSB 8U
#define FIELD_DMC520_DQ_MAP_39_36_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_39_36_NEXT_MASK 0x3f00U
#define FIELD_DMC520_DQ_MAP_39_36_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_DQ_MAP_39_36_NEXT_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DQ_MAP_39_36_NEXT_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DQ_MAP_39_36_NEXT_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  DQ_MAP_CONTROL_47_32_NEXT_ADDR [ DQ_MAP_43_40_NEXT ]  */
#define DMC520_DQ_MAP_43_40_NEXT_ADDR 904U
#define FIELD_DMC520_DQ_MAP_43_40_NEXT_MSB 21U
#define FIELD_DMC520_DQ_MAP_43_40_NEXT_LSB 16U
#define FIELD_DMC520_DQ_MAP_43_40_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_43_40_NEXT_MASK 0x3f0000U
#define FIELD_DMC520_DQ_MAP_43_40_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_DQ_MAP_43_40_NEXT_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_DQ_MAP_43_40_NEXT_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_DQ_MAP_43_40_NEXT_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DQ_MAP_CONTROL_47_32_NEXT_ADDR [ DQ_MAP_47_44_NEXT ]  */
#define DMC520_DQ_MAP_47_44_NEXT_ADDR 904U
#define FIELD_DMC520_DQ_MAP_47_44_NEXT_MSB 29U
#define FIELD_DMC520_DQ_MAP_47_44_NEXT_LSB 24U
#define FIELD_DMC520_DQ_MAP_47_44_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_47_44_NEXT_MASK 0x3f000000U
#define FIELD_DMC520_DQ_MAP_47_44_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_DQ_MAP_47_44_NEXT_RD(src) ((0x3f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_DQ_MAP_47_44_NEXT_WR(dst) (0x3f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_DQ_MAP_47_44_NEXT_SET(dst, src) (((dst) & ~0x3f000000U) | (((uint32_t)(src) << 24U) & 0x3f000000U))

/*  DQ_MAP_CONTROL_63_48_NEXT_ADDR [ DQ_MAP_51_48_NEXT ]  */
#define DMC520_DQ_MAP_51_48_NEXT_ADDR 908U
#define FIELD_DMC520_DQ_MAP_51_48_NEXT_MSB 5U
#define FIELD_DMC520_DQ_MAP_51_48_NEXT_LSB 0U
#define FIELD_DMC520_DQ_MAP_51_48_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_51_48_NEXT_MASK 0x3fU
#define FIELD_DMC520_DQ_MAP_51_48_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_DQ_MAP_51_48_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DQ_MAP_51_48_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DQ_MAP_51_48_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DQ_MAP_CONTROL_63_48_NEXT_ADDR [ DQ_MAP_55_52_NEXT ]  */
#define DMC520_DQ_MAP_55_52_NEXT_ADDR 908U
#define FIELD_DMC520_DQ_MAP_55_52_NEXT_MSB 13U
#define FIELD_DMC520_DQ_MAP_55_52_NEXT_LSB 8U
#define FIELD_DMC520_DQ_MAP_55_52_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_55_52_NEXT_MASK 0x3f00U
#define FIELD_DMC520_DQ_MAP_55_52_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_DQ_MAP_55_52_NEXT_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DQ_MAP_55_52_NEXT_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DQ_MAP_55_52_NEXT_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  DQ_MAP_CONTROL_63_48_NEXT_ADDR [ DQ_MAP_59_56_NEXT ]  */
#define DMC520_DQ_MAP_59_56_NEXT_ADDR 908U
#define FIELD_DMC520_DQ_MAP_59_56_NEXT_MSB 21U
#define FIELD_DMC520_DQ_MAP_59_56_NEXT_LSB 16U
#define FIELD_DMC520_DQ_MAP_59_56_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_59_56_NEXT_MASK 0x3f0000U
#define FIELD_DMC520_DQ_MAP_59_56_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_DQ_MAP_59_56_NEXT_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_DQ_MAP_59_56_NEXT_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_DQ_MAP_59_56_NEXT_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DQ_MAP_CONTROL_63_48_NEXT_ADDR [ DQ_MAP_63_60_NEXT ]  */
#define DMC520_DQ_MAP_63_60_NEXT_ADDR 908U
#define FIELD_DMC520_DQ_MAP_63_60_NEXT_MSB 29U
#define FIELD_DMC520_DQ_MAP_63_60_NEXT_LSB 24U
#define FIELD_DMC520_DQ_MAP_63_60_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_63_60_NEXT_MASK 0x3f000000U
#define FIELD_DMC520_DQ_MAP_63_60_NEXT_SHIFT_MASK 0x18U
#define FIELD_DMC520_DQ_MAP_63_60_NEXT_RD(src) ((0x3f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_DQ_MAP_63_60_NEXT_WR(dst) (0x3f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_DQ_MAP_63_60_NEXT_SET(dst, src) (((dst) & ~0x3f000000U) | (((uint32_t)(src) << 24U) & 0x3f000000U))

/*  DQ_MAP_CONTROL_71_64_NEXT_ADDR [ DQ_MAP_67_64_NEXT ]  */
#define DMC520_DQ_MAP_67_64_NEXT_ADDR 912U
#define FIELD_DMC520_DQ_MAP_67_64_NEXT_MSB 5U
#define FIELD_DMC520_DQ_MAP_67_64_NEXT_LSB 0U
#define FIELD_DMC520_DQ_MAP_67_64_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_67_64_NEXT_MASK 0x3fU
#define FIELD_DMC520_DQ_MAP_67_64_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_DQ_MAP_67_64_NEXT_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DQ_MAP_67_64_NEXT_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DQ_MAP_67_64_NEXT_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DQ_MAP_CONTROL_71_64_NEXT_ADDR [ DQ_MAP_71_68_NEXT ]  */
#define DMC520_DQ_MAP_71_68_NEXT_ADDR 912U
#define FIELD_DMC520_DQ_MAP_71_68_NEXT_MSB 13U
#define FIELD_DMC520_DQ_MAP_71_68_NEXT_LSB 8U
#define FIELD_DMC520_DQ_MAP_71_68_NEXT_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_71_68_NEXT_MASK 0x3f00U
#define FIELD_DMC520_DQ_MAP_71_68_NEXT_SHIFT_MASK 0x8U
#define FIELD_DMC520_DQ_MAP_71_68_NEXT_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DQ_MAP_71_68_NEXT_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DQ_MAP_71_68_NEXT_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  DQ_MAP_CONTROL_71_64_NEXT_ADDR [ RANK_DQ_BIT_SWAP_NEXT ]  */
#define DMC520_RANK_DQ_BIT_SWAP_NEXT_ADDR 912U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NEXT_MSB 23U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NEXT_LSB 16U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NEXT_WIDTH 8U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NEXT_MASK 0xff0000U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NEXT_SHIFT_MASK 0x10U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NEXT_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NEXT_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NEXT_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  RANK_STATUS_ADDR [ M0_RANK_GEARDOWN_MODE ]  */
#define DMC520_M0_RANK_GEARDOWN_MODE_ADDR 920U
#define FIELD_DMC520_M0_RANK_GEARDOWN_MODE_MSB 7U
#define FIELD_DMC520_M0_RANK_GEARDOWN_MODE_LSB 0U
#define FIELD_DMC520_M0_RANK_GEARDOWN_MODE_WIDTH 8U
#define FIELD_DMC520_M0_RANK_GEARDOWN_MODE_MASK 0xffU
#define FIELD_DMC520_M0_RANK_GEARDOWN_MODE_SHIFT_MASK 0x0U
#define FIELD_DMC520_M0_RANK_GEARDOWN_MODE_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_M0_RANK_GEARDOWN_MODE_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_M0_RANK_GEARDOWN_MODE_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  RANK_STATUS_ADDR [ M0_RANK_MPD_MODE ]  */
#define DMC520_M0_RANK_MPD_MODE_ADDR 920U
#define FIELD_DMC520_M0_RANK_MPD_MODE_MSB 15U
#define FIELD_DMC520_M0_RANK_MPD_MODE_LSB 8U
#define FIELD_DMC520_M0_RANK_MPD_MODE_WIDTH 8U
#define FIELD_DMC520_M0_RANK_MPD_MODE_MASK 0xff00U
#define FIELD_DMC520_M0_RANK_MPD_MODE_SHIFT_MASK 0x8U
#define FIELD_DMC520_M0_RANK_MPD_MODE_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_M0_RANK_MPD_MODE_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_M0_RANK_MPD_MODE_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  RANK_STATUS_ADDR [ M0_RANK_CAL_MODE ]  */
#define DMC520_M0_RANK_CAL_MODE_ADDR 920U
#define FIELD_DMC520_M0_RANK_CAL_MODE_MSB 23U
#define FIELD_DMC520_M0_RANK_CAL_MODE_LSB 16U
#define FIELD_DMC520_M0_RANK_CAL_MODE_WIDTH 8U
#define FIELD_DMC520_M0_RANK_CAL_MODE_MASK 0xff0000U
#define FIELD_DMC520_M0_RANK_CAL_MODE_SHIFT_MASK 0x10U
#define FIELD_DMC520_M0_RANK_CAL_MODE_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_M0_RANK_CAL_MODE_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_M0_RANK_CAL_MODE_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  MODE_CHANGE_STATUS_ADDR [ M0_MODE_CHANGE_CMD ]  */
#define DMC520_M0_MODE_CHANGE_CMD_ADDR 924U
#define FIELD_DMC520_M0_MODE_CHANGE_CMD_MSB 2U
#define FIELD_DMC520_M0_MODE_CHANGE_CMD_LSB 0U
#define FIELD_DMC520_M0_MODE_CHANGE_CMD_WIDTH 3U
#define FIELD_DMC520_M0_MODE_CHANGE_CMD_MASK 0x7U
#define FIELD_DMC520_M0_MODE_CHANGE_CMD_SHIFT_MASK 0x0U
#define FIELD_DMC520_M0_MODE_CHANGE_CMD_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_M0_MODE_CHANGE_CMD_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_M0_MODE_CHANGE_CMD_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  MODE_CHANGE_STATUS_ADDR [ M0_MODE_CHANGE_RANKS ]  */
#define DMC520_M0_MODE_CHANGE_RANKS_ADDR 924U
#define FIELD_DMC520_M0_MODE_CHANGE_RANKS_MSB 11U
#define FIELD_DMC520_M0_MODE_CHANGE_RANKS_LSB 4U
#define FIELD_DMC520_M0_MODE_CHANGE_RANKS_WIDTH 8U
#define FIELD_DMC520_M0_MODE_CHANGE_RANKS_MASK 0xff0U
#define FIELD_DMC520_M0_MODE_CHANGE_RANKS_SHIFT_MASK 0x4U
#define FIELD_DMC520_M0_MODE_CHANGE_RANKS_RD(src) ((0xff0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_M0_MODE_CHANGE_RANKS_WR(dst) (0xff0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_M0_MODE_CHANGE_RANKS_SET(dst, src) (((dst) & ~0xff0U) | (((uint32_t)(src) << 4U) & 0xff0U))

/*  MODE_CHANGE_STATUS_ADDR [ M0_MODE_CHANGE_SEQ ]  */
#define DMC520_M0_MODE_CHANGE_SEQ_ADDR 924U
#define FIELD_DMC520_M0_MODE_CHANGE_SEQ_MSB 17U
#define FIELD_DMC520_M0_MODE_CHANGE_SEQ_LSB 16U
#define FIELD_DMC520_M0_MODE_CHANGE_SEQ_WIDTH 2U
#define FIELD_DMC520_M0_MODE_CHANGE_SEQ_MASK 0x30000U
#define FIELD_DMC520_M0_MODE_CHANGE_SEQ_SHIFT_MASK 0x10U
#define FIELD_DMC520_M0_MODE_CHANGE_SEQ_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_M0_MODE_CHANGE_SEQ_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_M0_MODE_CHANGE_SEQ_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  PHY_RDWRDATA_CS_MASK_31_00_ADDR [ PHY_RDWRDATA_CS_MASK_CS0 ]  */
#define DMC520_PHY_RDWRDATA_CS_MASK_CS0_ADDR 928U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS0_MSB 7U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS0_LSB 0U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS0_WIDTH 8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS0_MASK 0xffU
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS0_SHIFT_MASK 0x0U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS0_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS0_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS0_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  PHY_RDWRDATA_CS_MASK_31_00_ADDR [ PHY_RDWRDATA_CS_MASK_CS1 ]  */
#define DMC520_PHY_RDWRDATA_CS_MASK_CS1_ADDR 928U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS1_MSB 15U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS1_LSB 8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS1_WIDTH 8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS1_MASK 0xff00U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS1_SHIFT_MASK 0x8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS1_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS1_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS1_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  PHY_RDWRDATA_CS_MASK_31_00_ADDR [ PHY_RDWRDATA_CS_MASK_CS2 ]  */
#define DMC520_PHY_RDWRDATA_CS_MASK_CS2_ADDR 928U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS2_MSB 23U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS2_LSB 16U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS2_WIDTH 8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS2_MASK 0xff0000U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS2_SHIFT_MASK 0x10U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS2_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS2_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS2_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  PHY_RDWRDATA_CS_MASK_31_00_ADDR [ PHY_RDWRDATA_CS_MASK_CS3 ]  */
#define DMC520_PHY_RDWRDATA_CS_MASK_CS3_ADDR 928U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS3_MSB 31U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS3_LSB 24U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS3_WIDTH 8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS3_MASK 0xff000000U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS3_SHIFT_MASK 0x18U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS3_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS3_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS3_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  PHY_RDWRDATA_CS_MASK_63_32_ADDR [ PHY_RDWRDATA_CS_MASK_CS4 ]  */
#define DMC520_PHY_RDWRDATA_CS_MASK_CS4_ADDR 932U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS4_MSB 7U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS4_LSB 0U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS4_WIDTH 8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS4_MASK 0xffU
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS4_SHIFT_MASK 0x0U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS4_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS4_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS4_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  PHY_RDWRDATA_CS_MASK_63_32_ADDR [ PHY_RDWRDATA_CS_MASK_CS5 ]  */
#define DMC520_PHY_RDWRDATA_CS_MASK_CS5_ADDR 932U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS5_MSB 15U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS5_LSB 8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS5_WIDTH 8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS5_MASK 0xff00U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS5_SHIFT_MASK 0x8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS5_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS5_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS5_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  PHY_RDWRDATA_CS_MASK_63_32_ADDR [ PHY_RDWRDATA_CS_MASK_CS6 ]  */
#define DMC520_PHY_RDWRDATA_CS_MASK_CS6_ADDR 932U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS6_MSB 23U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS6_LSB 16U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS6_WIDTH 8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS6_MASK 0xff0000U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS6_SHIFT_MASK 0x10U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS6_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS6_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS6_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  PHY_RDWRDATA_CS_MASK_63_32_ADDR [ PHY_RDWRDATA_CS_MASK_CS7 ]  */
#define DMC520_PHY_RDWRDATA_CS_MASK_CS7_ADDR 932U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS7_MSB 31U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS7_LSB 24U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS7_WIDTH 8U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS7_MASK 0xff000000U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS7_SHIFT_MASK 0x18U
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS7_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS7_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_PHY_RDWRDATA_CS_MASK_CS7_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  PHY_REQUEST_CS_REMAP_ADDR [ PHY_REQUEST_CS_REMAP_CS0 ]  */
#define DMC520_PHY_REQUEST_CS_REMAP_CS0_ADDR 936U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS0_MSB 2U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS0_LSB 0U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS0_WIDTH 3U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS0_MASK 0x7U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS0_SHIFT_MASK 0x0U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS0_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS0_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS0_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  PHY_REQUEST_CS_REMAP_ADDR [ PHY_REQUEST_CS_REMAP_CS1 ]  */
#define DMC520_PHY_REQUEST_CS_REMAP_CS1_ADDR 936U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS1_MSB 6U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS1_LSB 4U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS1_WIDTH 3U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS1_MASK 0x70U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS1_SHIFT_MASK 0x4U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS1_RD(src) ((0x70U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS1_WR(dst) (0x70U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS1_SET(dst, src) (((dst) & ~0x70U) | (((uint32_t)(src) << 4U) & 0x70U))

/*  PHY_REQUEST_CS_REMAP_ADDR [ PHY_REQUEST_CS_REMAP_CS2 ]  */
#define DMC520_PHY_REQUEST_CS_REMAP_CS2_ADDR 936U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS2_MSB 10U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS2_LSB 8U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS2_WIDTH 3U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS2_MASK 0x700U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS2_SHIFT_MASK 0x8U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS2_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS2_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS2_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  PHY_REQUEST_CS_REMAP_ADDR [ PHY_REQUEST_CS_REMAP_CS3 ]  */
#define DMC520_PHY_REQUEST_CS_REMAP_CS3_ADDR 936U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS3_MSB 14U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS3_LSB 12U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS3_WIDTH 3U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS3_MASK 0x7000U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS3_SHIFT_MASK 0xcU
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS3_RD(src) ((0x7000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS3_WR(dst) (0x7000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS3_SET(dst, src) (((dst) & ~0x7000U) | (((uint32_t)(src) << 12U) & 0x7000U))

/*  PHY_REQUEST_CS_REMAP_ADDR [ PHY_REQUEST_CS_REMAP_CS4 ]  */
#define DMC520_PHY_REQUEST_CS_REMAP_CS4_ADDR 936U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS4_MSB 18U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS4_LSB 16U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS4_WIDTH 3U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS4_MASK 0x70000U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS4_SHIFT_MASK 0x10U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS4_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS4_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS4_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  PHY_REQUEST_CS_REMAP_ADDR [ PHY_REQUEST_CS_REMAP_CS5 ]  */
#define DMC520_PHY_REQUEST_CS_REMAP_CS5_ADDR 936U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS5_MSB 22U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS5_LSB 20U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS5_WIDTH 3U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS5_MASK 0x700000U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS5_SHIFT_MASK 0x14U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS5_RD(src) ((0x700000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS5_WR(dst) (0x700000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS5_SET(dst, src) (((dst) & ~0x700000U) | (((uint32_t)(src) << 20U) & 0x700000U))

/*  PHY_REQUEST_CS_REMAP_ADDR [ PHY_REQUEST_CS_REMAP_CS6 ]  */
#define DMC520_PHY_REQUEST_CS_REMAP_CS6_ADDR 936U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS6_MSB 26U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS6_LSB 24U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS6_WIDTH 3U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS6_MASK 0x7000000U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS6_SHIFT_MASK 0x18U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS6_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS6_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS6_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  PHY_REQUEST_CS_REMAP_ADDR [ PHY_REQUEST_CS_REMAP_CS7 ]  */
#define DMC520_PHY_REQUEST_CS_REMAP_CS7_ADDR 936U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS7_MSB 30U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS7_LSB 28U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS7_WIDTH 3U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS7_MASK 0x70000000U
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS7_SHIFT_MASK 0x1cU
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS7_RD(src) ((0x70000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS7_WR(dst) (0x70000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_PHY_REQUEST_CS_REMAP_CS7_SET(dst, src) (((dst) & ~0x70000000U) | (((uint32_t)(src) << 28U) & 0x70000000U))

/*  USER_STATUS_ADDR [ USER_STATUS ]  */
#define DMC520_USER_STATUS_ADDR 1024U
#define FIELD_DMC520_USER_STATUS_MSB 31U
#define FIELD_DMC520_USER_STATUS_LSB 0U
#define FIELD_DMC520_USER_STATUS_WIDTH 32U
#define FIELD_DMC520_USER_STATUS_MASK 0xffffffffU
#define FIELD_DMC520_USER_STATUS_SHIFT_MASK 0x0U
#define FIELD_DMC520_USER_STATUS_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_USER_STATUS_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_USER_STATUS_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  USER_CONFIG0_NEXT_ADDR [ USER_CONFIG0_NEXT ]  */
#define DMC520_USER_CONFIG0_NEXT_ADDR 1032U
#define FIELD_DMC520_USER_CONFIG0_NEXT_MSB 31U
#define FIELD_DMC520_USER_CONFIG0_NEXT_LSB 0U
#define FIELD_DMC520_USER_CONFIG0_NEXT_WIDTH 32U
#define FIELD_DMC520_USER_CONFIG0_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_USER_CONFIG0_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_USER_CONFIG0_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_USER_CONFIG0_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_USER_CONFIG0_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  USER_CONFIG1_NEXT_ADDR [ USER_CONFIG1_NEXT ]  */
#define DMC520_USER_CONFIG1_NEXT_ADDR 1036U
#define FIELD_DMC520_USER_CONFIG1_NEXT_MSB 31U
#define FIELD_DMC520_USER_CONFIG1_NEXT_LSB 0U
#define FIELD_DMC520_USER_CONFIG1_NEXT_WIDTH 32U
#define FIELD_DMC520_USER_CONFIG1_NEXT_MASK 0xffffffffU
#define FIELD_DMC520_USER_CONFIG1_NEXT_SHIFT_MASK 0x0U
#define FIELD_DMC520_USER_CONFIG1_NEXT_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_USER_CONFIG1_NEXT_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_USER_CONFIG1_NEXT_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  USER_CONFIG2_ADDR [ USER_CONFIG2 ]  */
#define DMC520_USER_CONFIG2_ADDR 1040U
#define FIELD_DMC520_USER_CONFIG2_MSB 31U
#define FIELD_DMC520_USER_CONFIG2_LSB 0U
#define FIELD_DMC520_USER_CONFIG2_WIDTH 32U
#define FIELD_DMC520_USER_CONFIG2_MASK 0xffffffffU
#define FIELD_DMC520_USER_CONFIG2_SHIFT_MASK 0x0U
#define FIELD_DMC520_USER_CONFIG2_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_USER_CONFIG2_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_USER_CONFIG2_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  USER_CONFIG3_ADDR [ USER_CONFIG3 ]  */
#define DMC520_USER_CONFIG3_ADDR 1044U
#define FIELD_DMC520_USER_CONFIG3_MSB 31U
#define FIELD_DMC520_USER_CONFIG3_LSB 0U
#define FIELD_DMC520_USER_CONFIG3_WIDTH 32U
#define FIELD_DMC520_USER_CONFIG3_MASK 0xffffffffU
#define FIELD_DMC520_USER_CONFIG3_SHIFT_MASK 0x0U
#define FIELD_DMC520_USER_CONFIG3_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_USER_CONFIG3_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_USER_CONFIG3_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  INTERRUPT_CONTROL_ADDR [ RAM_ECC_ERRC_INT_EN ]  */
#define DMC520_RAM_ECC_ERRC_INT_EN_ADDR 1280U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_EN_MSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_EN_LSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_EN_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_EN_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_EN_SHIFT_MASK 0x0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_EN_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_EN_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_EN_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  INTERRUPT_CONTROL_ADDR [ RAM_ECC_ERRD_INT_EN ]  */
#define DMC520_RAM_ECC_ERRD_INT_EN_ADDR 1280U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_EN_MSB 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_EN_LSB 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_EN_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_EN_MASK 0x2U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_EN_SHIFT_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_EN_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_EN_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_EN_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  INTERRUPT_CONTROL_ADDR [ DRAM_ECC_ERRC_INT_EN ]  */
#define DMC520_DRAM_ECC_ERRC_INT_EN_ADDR 1280U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_EN_MSB 2U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_EN_LSB 2U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_EN_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_EN_MASK 0x4U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_EN_SHIFT_MASK 0x2U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_EN_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_EN_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_EN_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  INTERRUPT_CONTROL_ADDR [ DRAM_ECC_ERRD_INT_EN ]  */
#define DMC520_DRAM_ECC_ERRD_INT_EN_ADDR 1280U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_EN_MSB 3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_EN_LSB 3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_EN_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_EN_MASK 0x8U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_EN_SHIFT_MASK 0x3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_EN_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_EN_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_EN_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  INTERRUPT_CONTROL_ADDR [ FAILED_ACCESS_INT_EN ]  */
#define DMC520_FAILED_ACCESS_INT_EN_ADDR 1280U
#define FIELD_DMC520_FAILED_ACCESS_INT_EN_MSB 4U
#define FIELD_DMC520_FAILED_ACCESS_INT_EN_LSB 4U
#define FIELD_DMC520_FAILED_ACCESS_INT_EN_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_EN_MASK 0x10U
#define FIELD_DMC520_FAILED_ACCESS_INT_EN_SHIFT_MASK 0x4U
#define FIELD_DMC520_FAILED_ACCESS_INT_EN_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_FAILED_ACCESS_INT_EN_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_FAILED_ACCESS_INT_EN_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  INTERRUPT_CONTROL_ADDR [ FAILED_PROG_INT_EN ]  */
#define DMC520_FAILED_PROG_INT_EN_ADDR 1280U
#define FIELD_DMC520_FAILED_PROG_INT_EN_MSB 5U
#define FIELD_DMC520_FAILED_PROG_INT_EN_LSB 5U
#define FIELD_DMC520_FAILED_PROG_INT_EN_WIDTH 1U
#define FIELD_DMC520_FAILED_PROG_INT_EN_MASK 0x20U
#define FIELD_DMC520_FAILED_PROG_INT_EN_SHIFT_MASK 0x5U
#define FIELD_DMC520_FAILED_PROG_INT_EN_RD(src) ((0x20U & (uint32_t)(src)) >> 5U)
#define FIELD_DMC520_FAILED_PROG_INT_EN_WR(dst) (0x20U & ((uint32_t)(dst) >> 5U))
#define FIELD_DMC520_FAILED_PROG_INT_EN_SET(dst, src) (((dst) & ~0x20U) | (((uint32_t)(src) << 5U) & 0x20U))

/*  INTERRUPT_CONTROL_ADDR [ LINK_ERR_INT_EN ]  */
#define DMC520_LINK_ERR_INT_EN_ADDR 1280U
#define FIELD_DMC520_LINK_ERR_INT_EN_MSB 6U
#define FIELD_DMC520_LINK_ERR_INT_EN_LSB 6U
#define FIELD_DMC520_LINK_ERR_INT_EN_WIDTH 1U
#define FIELD_DMC520_LINK_ERR_INT_EN_MASK 0x40U
#define FIELD_DMC520_LINK_ERR_INT_EN_SHIFT_MASK 0x6U
#define FIELD_DMC520_LINK_ERR_INT_EN_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_LINK_ERR_INT_EN_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_LINK_ERR_INT_EN_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  INTERRUPT_CONTROL_ADDR [ TEMPERATURE_EVENT_INT_EN ]  */
#define DMC520_TEMPERATURE_EVENT_INT_EN_ADDR 1280U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_EN_MSB 7U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_EN_LSB 7U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_EN_WIDTH 1U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_EN_MASK 0x80U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_EN_SHIFT_MASK 0x7U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_EN_RD(src) ((0x80U & (uint32_t)(src)) >> 7U)
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_EN_WR(dst) (0x80U & ((uint32_t)(dst) >> 7U))
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_EN_SET(dst, src) (((dst) & ~0x80U) | (((uint32_t)(src) << 7U) & 0x80U))

/*  INTERRUPT_CONTROL_ADDR [ ARCH_FSM_INT_EN ]  */
#define DMC520_ARCH_FSM_INT_EN_ADDR 1280U
#define FIELD_DMC520_ARCH_FSM_INT_EN_MSB 8U
#define FIELD_DMC520_ARCH_FSM_INT_EN_LSB 8U
#define FIELD_DMC520_ARCH_FSM_INT_EN_WIDTH 1U
#define FIELD_DMC520_ARCH_FSM_INT_EN_MASK 0x100U
#define FIELD_DMC520_ARCH_FSM_INT_EN_SHIFT_MASK 0x8U
#define FIELD_DMC520_ARCH_FSM_INT_EN_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ARCH_FSM_INT_EN_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ARCH_FSM_INT_EN_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  INTERRUPT_CONTROL_ADDR [ PHY_REQUEST_INT_EN ]  */
#define DMC520_PHY_REQUEST_INT_EN_ADDR 1280U
#define FIELD_DMC520_PHY_REQUEST_INT_EN_MSB 9U
#define FIELD_DMC520_PHY_REQUEST_INT_EN_LSB 9U
#define FIELD_DMC520_PHY_REQUEST_INT_EN_WIDTH 1U
#define FIELD_DMC520_PHY_REQUEST_INT_EN_MASK 0x200U
#define FIELD_DMC520_PHY_REQUEST_INT_EN_SHIFT_MASK 0x9U
#define FIELD_DMC520_PHY_REQUEST_INT_EN_RD(src) ((0x200U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_PHY_REQUEST_INT_EN_WR(dst) (0x200U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_PHY_REQUEST_INT_EN_SET(dst, src) (((dst) & ~0x200U) | (((uint32_t)(src) << 9U) & 0x200U))

/*  INTERRUPT_CLR_ADDR [ RAM_ECC_ERRC_INT_CLR ]  */
#define DMC520_RAM_ECC_ERRC_INT_CLR_ADDR 1288U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_CLR_MSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_CLR_LSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_CLR_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_CLR_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_CLR_SHIFT_MASK 0x0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_CLR_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_CLR_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_CLR_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  INTERRUPT_CLR_ADDR [ RAM_ECC_ERRD_INT_CLR ]  */
#define DMC520_RAM_ECC_ERRD_INT_CLR_ADDR 1288U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_CLR_MSB 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_CLR_LSB 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_CLR_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_CLR_MASK 0x2U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_CLR_SHIFT_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_CLR_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_CLR_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_CLR_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  INTERRUPT_CLR_ADDR [ DRAM_ECC_ERRC_INT_CLR ]  */
#define DMC520_DRAM_ECC_ERRC_INT_CLR_ADDR 1288U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_CLR_MSB 2U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_CLR_LSB 2U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_CLR_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_CLR_MASK 0x4U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_CLR_SHIFT_MASK 0x2U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_CLR_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_CLR_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_CLR_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  INTERRUPT_CLR_ADDR [ DRAM_ECC_ERRD_INT_CLR ]  */
#define DMC520_DRAM_ECC_ERRD_INT_CLR_ADDR 1288U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_CLR_MSB 3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_CLR_LSB 3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_CLR_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_CLR_MASK 0x8U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_CLR_SHIFT_MASK 0x3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_CLR_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_CLR_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_CLR_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  INTERRUPT_CLR_ADDR [ FAILED_ACCESS_INT_CLR ]  */
#define DMC520_FAILED_ACCESS_INT_CLR_ADDR 1288U
#define FIELD_DMC520_FAILED_ACCESS_INT_CLR_MSB 4U
#define FIELD_DMC520_FAILED_ACCESS_INT_CLR_LSB 4U
#define FIELD_DMC520_FAILED_ACCESS_INT_CLR_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_CLR_MASK 0x10U
#define FIELD_DMC520_FAILED_ACCESS_INT_CLR_SHIFT_MASK 0x4U
#define FIELD_DMC520_FAILED_ACCESS_INT_CLR_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_FAILED_ACCESS_INT_CLR_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_FAILED_ACCESS_INT_CLR_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  INTERRUPT_CLR_ADDR [ FAILED_PROG_INT_CLR ]  */
#define DMC520_FAILED_PROG_INT_CLR_ADDR 1288U
#define FIELD_DMC520_FAILED_PROG_INT_CLR_MSB 5U
#define FIELD_DMC520_FAILED_PROG_INT_CLR_LSB 5U
#define FIELD_DMC520_FAILED_PROG_INT_CLR_WIDTH 1U
#define FIELD_DMC520_FAILED_PROG_INT_CLR_MASK 0x20U
#define FIELD_DMC520_FAILED_PROG_INT_CLR_SHIFT_MASK 0x5U
#define FIELD_DMC520_FAILED_PROG_INT_CLR_RD(src) ((0x20U & (uint32_t)(src)) >> 5U)
#define FIELD_DMC520_FAILED_PROG_INT_CLR_WR(dst) (0x20U & ((uint32_t)(dst) >> 5U))
#define FIELD_DMC520_FAILED_PROG_INT_CLR_SET(dst, src) (((dst) & ~0x20U) | (((uint32_t)(src) << 5U) & 0x20U))

/*  INTERRUPT_CLR_ADDR [ LINK_ERR_INT_CLR ]  */
#define DMC520_LINK_ERR_INT_CLR_ADDR 1288U
#define FIELD_DMC520_LINK_ERR_INT_CLR_MSB 6U
#define FIELD_DMC520_LINK_ERR_INT_CLR_LSB 6U
#define FIELD_DMC520_LINK_ERR_INT_CLR_WIDTH 1U
#define FIELD_DMC520_LINK_ERR_INT_CLR_MASK 0x40U
#define FIELD_DMC520_LINK_ERR_INT_CLR_SHIFT_MASK 0x6U
#define FIELD_DMC520_LINK_ERR_INT_CLR_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_LINK_ERR_INT_CLR_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_LINK_ERR_INT_CLR_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  INTERRUPT_CLR_ADDR [ TEMPERATURE_EVENT_INT_CLR ]  */
#define DMC520_TEMPERATURE_EVENT_INT_CLR_ADDR 1288U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_CLR_MSB 7U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_CLR_LSB 7U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_CLR_WIDTH 1U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_CLR_MASK 0x80U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_CLR_SHIFT_MASK 0x7U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_CLR_RD(src) ((0x80U & (uint32_t)(src)) >> 7U)
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_CLR_WR(dst) (0x80U & ((uint32_t)(dst) >> 7U))
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_CLR_SET(dst, src) (((dst) & ~0x80U) | (((uint32_t)(src) << 7U) & 0x80U))

/*  INTERRUPT_CLR_ADDR [ ARCH_FSM_INT_CLR ]  */
#define DMC520_ARCH_FSM_INT_CLR_ADDR 1288U
#define FIELD_DMC520_ARCH_FSM_INT_CLR_MSB 8U
#define FIELD_DMC520_ARCH_FSM_INT_CLR_LSB 8U
#define FIELD_DMC520_ARCH_FSM_INT_CLR_WIDTH 1U
#define FIELD_DMC520_ARCH_FSM_INT_CLR_MASK 0x100U
#define FIELD_DMC520_ARCH_FSM_INT_CLR_SHIFT_MASK 0x8U
#define FIELD_DMC520_ARCH_FSM_INT_CLR_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ARCH_FSM_INT_CLR_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ARCH_FSM_INT_CLR_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  INTERRUPT_CLR_ADDR [ PHY_REQUEST_INT_CLR ]  */
#define DMC520_PHY_REQUEST_INT_CLR_ADDR 1288U
#define FIELD_DMC520_PHY_REQUEST_INT_CLR_MSB 9U
#define FIELD_DMC520_PHY_REQUEST_INT_CLR_LSB 9U
#define FIELD_DMC520_PHY_REQUEST_INT_CLR_WIDTH 1U
#define FIELD_DMC520_PHY_REQUEST_INT_CLR_MASK 0x200U
#define FIELD_DMC520_PHY_REQUEST_INT_CLR_SHIFT_MASK 0x9U
#define FIELD_DMC520_PHY_REQUEST_INT_CLR_RD(src) ((0x200U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_PHY_REQUEST_INT_CLR_WR(dst) (0x200U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_PHY_REQUEST_INT_CLR_SET(dst, src) (((dst) & ~0x200U) | (((uint32_t)(src) << 9U) & 0x200U))

/*  INTERRUPT_STATUS_ADDR [ RAM_ECC_ERRC_INT_STATUS ]  */
#define DMC520_RAM_ECC_ERRC_INT_STATUS_ADDR 1296U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_STATUS_MSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_STATUS_LSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_STATUS_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_STATUS_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_STATUS_SHIFT_MASK 0x0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_STATUS_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_STATUS_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_STATUS_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  INTERRUPT_STATUS_ADDR [ RAM_ECC_ERRD_INT_STATUS ]  */
#define DMC520_RAM_ECC_ERRD_INT_STATUS_ADDR 1296U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_STATUS_MSB 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_STATUS_LSB 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_STATUS_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_STATUS_MASK 0x2U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_STATUS_SHIFT_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_STATUS_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_STATUS_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_STATUS_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  INTERRUPT_STATUS_ADDR [ DRAM_ECC_ERRC_INT_STATUS ]  */
#define DMC520_DRAM_ECC_ERRC_INT_STATUS_ADDR 1296U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_STATUS_MSB 2U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_STATUS_LSB 2U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_STATUS_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_STATUS_MASK 0x4U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_STATUS_SHIFT_MASK 0x2U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_STATUS_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_STATUS_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_STATUS_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  INTERRUPT_STATUS_ADDR [ DRAM_ECC_ERRD_INT_STATUS ]  */
#define DMC520_DRAM_ECC_ERRD_INT_STATUS_ADDR 1296U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_STATUS_MSB 3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_STATUS_LSB 3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_STATUS_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_STATUS_MASK 0x8U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_STATUS_SHIFT_MASK 0x3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_STATUS_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_STATUS_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_STATUS_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  INTERRUPT_STATUS_ADDR [ FAILED_ACCESS_INT_STATUS ]  */
#define DMC520_FAILED_ACCESS_INT_STATUS_ADDR 1296U
#define FIELD_DMC520_FAILED_ACCESS_INT_STATUS_MSB 4U
#define FIELD_DMC520_FAILED_ACCESS_INT_STATUS_LSB 4U
#define FIELD_DMC520_FAILED_ACCESS_INT_STATUS_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_STATUS_MASK 0x10U
#define FIELD_DMC520_FAILED_ACCESS_INT_STATUS_SHIFT_MASK 0x4U
#define FIELD_DMC520_FAILED_ACCESS_INT_STATUS_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_FAILED_ACCESS_INT_STATUS_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_FAILED_ACCESS_INT_STATUS_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  INTERRUPT_STATUS_ADDR [ FAILED_PROG_INT_STATUS ]  */
#define DMC520_FAILED_PROG_INT_STATUS_ADDR 1296U
#define FIELD_DMC520_FAILED_PROG_INT_STATUS_MSB 5U
#define FIELD_DMC520_FAILED_PROG_INT_STATUS_LSB 5U
#define FIELD_DMC520_FAILED_PROG_INT_STATUS_WIDTH 1U
#define FIELD_DMC520_FAILED_PROG_INT_STATUS_MASK 0x20U
#define FIELD_DMC520_FAILED_PROG_INT_STATUS_SHIFT_MASK 0x5U
#define FIELD_DMC520_FAILED_PROG_INT_STATUS_RD(src) ((0x20U & (uint32_t)(src)) >> 5U)
#define FIELD_DMC520_FAILED_PROG_INT_STATUS_WR(dst) (0x20U & ((uint32_t)(dst) >> 5U))
#define FIELD_DMC520_FAILED_PROG_INT_STATUS_SET(dst, src) (((dst) & ~0x20U) | (((uint32_t)(src) << 5U) & 0x20U))

/*  INTERRUPT_STATUS_ADDR [ LINK_ERR_INT_STATUS ]  */
#define DMC520_LINK_ERR_INT_STATUS_ADDR 1296U
#define FIELD_DMC520_LINK_ERR_INT_STATUS_MSB 6U
#define FIELD_DMC520_LINK_ERR_INT_STATUS_LSB 6U
#define FIELD_DMC520_LINK_ERR_INT_STATUS_WIDTH 1U
#define FIELD_DMC520_LINK_ERR_INT_STATUS_MASK 0x40U
#define FIELD_DMC520_LINK_ERR_INT_STATUS_SHIFT_MASK 0x6U
#define FIELD_DMC520_LINK_ERR_INT_STATUS_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_LINK_ERR_INT_STATUS_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_LINK_ERR_INT_STATUS_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  INTERRUPT_STATUS_ADDR [ TEMPERATURE_EVENT_INT_STATUS ]  */
#define DMC520_TEMPERATURE_EVENT_INT_STATUS_ADDR 1296U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_STATUS_MSB 7U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_STATUS_LSB 7U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_STATUS_WIDTH 1U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_STATUS_MASK 0x80U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_STATUS_SHIFT_MASK 0x7U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_STATUS_RD(src) ((0x80U & (uint32_t)(src)) >> 7U)
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_STATUS_WR(dst) (0x80U & ((uint32_t)(dst) >> 7U))
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_STATUS_SET(dst, src) (((dst) & ~0x80U) | (((uint32_t)(src) << 7U) & 0x80U))

/*  INTERRUPT_STATUS_ADDR [ ARCH_FSM_INT_STATUS ]  */
#define DMC520_ARCH_FSM_INT_STATUS_ADDR 1296U
#define FIELD_DMC520_ARCH_FSM_INT_STATUS_MSB 8U
#define FIELD_DMC520_ARCH_FSM_INT_STATUS_LSB 8U
#define FIELD_DMC520_ARCH_FSM_INT_STATUS_WIDTH 1U
#define FIELD_DMC520_ARCH_FSM_INT_STATUS_MASK 0x100U
#define FIELD_DMC520_ARCH_FSM_INT_STATUS_SHIFT_MASK 0x8U
#define FIELD_DMC520_ARCH_FSM_INT_STATUS_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ARCH_FSM_INT_STATUS_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ARCH_FSM_INT_STATUS_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  INTERRUPT_STATUS_ADDR [ PHY_REQUEST_INT_STATUS ]  */
#define DMC520_PHY_REQUEST_INT_STATUS_ADDR 1296U
#define FIELD_DMC520_PHY_REQUEST_INT_STATUS_MSB 9U
#define FIELD_DMC520_PHY_REQUEST_INT_STATUS_LSB 9U
#define FIELD_DMC520_PHY_REQUEST_INT_STATUS_WIDTH 1U
#define FIELD_DMC520_PHY_REQUEST_INT_STATUS_MASK 0x200U
#define FIELD_DMC520_PHY_REQUEST_INT_STATUS_SHIFT_MASK 0x9U
#define FIELD_DMC520_PHY_REQUEST_INT_STATUS_RD(src) ((0x200U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_PHY_REQUEST_INT_STATUS_WR(dst) (0x200U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_PHY_REQUEST_INT_STATUS_SET(dst, src) (((dst) & ~0x200U) | (((uint32_t)(src) << 9U) & 0x200U))

/*  INTERRUPT_STATUS_ADDR [ RAM_ECC_ERRC_INT_OVERFLOW_STATUS ]  */
#define DMC520_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_ADDR 1296U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_MSB 16U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_LSB 16U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_MASK 0x10000U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_SHIFT_MASK 0x10U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  INTERRUPT_STATUS_ADDR [ RAM_ECC_ERRD_INT_OVERFLOW_STATUS ]  */
#define DMC520_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_ADDR 1296U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_MSB 17U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_LSB 17U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_MASK 0x20000U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_SHIFT_MASK 0x11U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_RD(src) ((0x20000U & (uint32_t)(src)) >> 17U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_WR(dst) (0x20000U & ((uint32_t)(dst) >> 17U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_SET(dst, src) (((dst) & ~0x20000U) | (((uint32_t)(src) << 17U) & 0x20000U))

/*  INTERRUPT_STATUS_ADDR [ DRAM_ECC_ERRC_INT_OVERFLOW_STATUS ]  */
#define DMC520_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_ADDR 1296U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_MSB 18U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_LSB 18U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_MASK 0x40000U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_SHIFT_MASK 0x12U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_RD(src) ((0x40000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_WR(dst) (0x40000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_SET(dst, src) (((dst) & ~0x40000U) | (((uint32_t)(src) << 18U) & 0x40000U))

/*  INTERRUPT_STATUS_ADDR [ DRAM_ECC_ERRD_INT_OVERFLOW_STATUS ]  */
#define DMC520_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_ADDR 1296U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_MSB 19U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_LSB 19U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_MASK 0x80000U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_SHIFT_MASK 0x13U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_RD(src) ((0x80000U & (uint32_t)(src)) >> 19U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_WR(dst) (0x80000U & ((uint32_t)(dst) >> 19U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_SET(dst, src) (((dst) & ~0x80000U) | (((uint32_t)(src) << 19U) & 0x80000U))

/*  INTERRUPT_STATUS_ADDR [ FAILED_ACCESS_INT_OVERFLOW_STATUS ]  */
#define DMC520_FAILED_ACCESS_INT_OVERFLOW_STATUS_ADDR 1296U
#define FIELD_DMC520_FAILED_ACCESS_INT_OVERFLOW_STATUS_MSB 20U
#define FIELD_DMC520_FAILED_ACCESS_INT_OVERFLOW_STATUS_LSB 20U
#define FIELD_DMC520_FAILED_ACCESS_INT_OVERFLOW_STATUS_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_OVERFLOW_STATUS_MASK 0x100000U
#define FIELD_DMC520_FAILED_ACCESS_INT_OVERFLOW_STATUS_SHIFT_MASK 0x14U
#define FIELD_DMC520_FAILED_ACCESS_INT_OVERFLOW_STATUS_RD(src) ((0x100000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_FAILED_ACCESS_INT_OVERFLOW_STATUS_WR(dst) (0x100000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_FAILED_ACCESS_INT_OVERFLOW_STATUS_SET(dst, src) (((dst) & ~0x100000U) | (((uint32_t)(src) << 20U) & 0x100000U))

/*  INTERRUPT_STATUS_ADDR [ FAILED_PROG_INT_OVERFLOW_STATUS ]  */
#define DMC520_FAILED_PROG_INT_OVERFLOW_STATUS_ADDR 1296U
#define FIELD_DMC520_FAILED_PROG_INT_OVERFLOW_STATUS_MSB 21U
#define FIELD_DMC520_FAILED_PROG_INT_OVERFLOW_STATUS_LSB 21U
#define FIELD_DMC520_FAILED_PROG_INT_OVERFLOW_STATUS_WIDTH 1U
#define FIELD_DMC520_FAILED_PROG_INT_OVERFLOW_STATUS_MASK 0x200000U
#define FIELD_DMC520_FAILED_PROG_INT_OVERFLOW_STATUS_SHIFT_MASK 0x15U
#define FIELD_DMC520_FAILED_PROG_INT_OVERFLOW_STATUS_RD(src) ((0x200000U & (uint32_t)(src)) >> 21U)
#define FIELD_DMC520_FAILED_PROG_INT_OVERFLOW_STATUS_WR(dst) (0x200000U & ((uint32_t)(dst) >> 21U))
#define FIELD_DMC520_FAILED_PROG_INT_OVERFLOW_STATUS_SET(dst, src) (((dst) & ~0x200000U) | (((uint32_t)(src) << 21U) & 0x200000U))

/*  INTERRUPT_STATUS_ADDR [ LINK_ERR_INT_OVERFLOW_STATUS ]  */
#define DMC520_LINK_ERR_INT_OVERFLOW_STATUS_ADDR 1296U
#define FIELD_DMC520_LINK_ERR_INT_OVERFLOW_STATUS_MSB 22U
#define FIELD_DMC520_LINK_ERR_INT_OVERFLOW_STATUS_LSB 22U
#define FIELD_DMC520_LINK_ERR_INT_OVERFLOW_STATUS_WIDTH 1U
#define FIELD_DMC520_LINK_ERR_INT_OVERFLOW_STATUS_MASK 0x400000U
#define FIELD_DMC520_LINK_ERR_INT_OVERFLOW_STATUS_SHIFT_MASK 0x16U
#define FIELD_DMC520_LINK_ERR_INT_OVERFLOW_STATUS_RD(src) ((0x400000U & (uint32_t)(src)) >> 22U)
#define FIELD_DMC520_LINK_ERR_INT_OVERFLOW_STATUS_WR(dst) (0x400000U & ((uint32_t)(dst) >> 22U))
#define FIELD_DMC520_LINK_ERR_INT_OVERFLOW_STATUS_SET(dst, src) (((dst) & ~0x400000U) | (((uint32_t)(src) << 22U) & 0x400000U))

/*  INTERRUPT_STATUS_ADDR [ TEMPERATURE_EVENT_INT_OVERFLOW_STATUS ]  */
#define DMC520_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_ADDR 1296U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_MSB 23U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_LSB 23U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_WIDTH 1U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_MASK 0x800000U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_SHIFT_MASK 0x17U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  INTERRUPT_STATUS_ADDR [ ARCH_FSM_INT_OVERFLOW_STATUS ]  */
#define DMC520_ARCH_FSM_INT_OVERFLOW_STATUS_ADDR 1296U
#define FIELD_DMC520_ARCH_FSM_INT_OVERFLOW_STATUS_MSB 24U
#define FIELD_DMC520_ARCH_FSM_INT_OVERFLOW_STATUS_LSB 24U
#define FIELD_DMC520_ARCH_FSM_INT_OVERFLOW_STATUS_WIDTH 1U
#define FIELD_DMC520_ARCH_FSM_INT_OVERFLOW_STATUS_MASK 0x1000000U
#define FIELD_DMC520_ARCH_FSM_INT_OVERFLOW_STATUS_SHIFT_MASK 0x18U
#define FIELD_DMC520_ARCH_FSM_INT_OVERFLOW_STATUS_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_ARCH_FSM_INT_OVERFLOW_STATUS_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_ARCH_FSM_INT_OVERFLOW_STATUS_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  INTERRUPT_STATUS_ADDR [ PHY_REQUEST_INT_OVERFLOW_STATUS ]  */
#define DMC520_PHY_REQUEST_INT_OVERFLOW_STATUS_ADDR 1296U
#define FIELD_DMC520_PHY_REQUEST_INT_OVERFLOW_STATUS_MSB 25U
#define FIELD_DMC520_PHY_REQUEST_INT_OVERFLOW_STATUS_LSB 25U
#define FIELD_DMC520_PHY_REQUEST_INT_OVERFLOW_STATUS_WIDTH 1U
#define FIELD_DMC520_PHY_REQUEST_INT_OVERFLOW_STATUS_MASK 0x2000000U
#define FIELD_DMC520_PHY_REQUEST_INT_OVERFLOW_STATUS_SHIFT_MASK 0x19U
#define FIELD_DMC520_PHY_REQUEST_INT_OVERFLOW_STATUS_RD(src) ((0x2000000U & (uint32_t)(src)) >> 25U)
#define FIELD_DMC520_PHY_REQUEST_INT_OVERFLOW_STATUS_WR(dst) (0x2000000U & ((uint32_t)(dst) >> 25U))
#define FIELD_DMC520_PHY_REQUEST_INT_OVERFLOW_STATUS_SET(dst, src) (((dst) & ~0x2000000U) | (((uint32_t)(src) << 25U) & 0x2000000U))

/*  RAM_ECC_ERRC_INT_INFO_31_00_ADDR [ RAM_ECC_ERRC_INT_INFO_30_00_VALID ]  */
#define DMC520_RAM_ECC_ERRC_INT_INFO_30_00_VALID_ADDR 1304U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_30_00_VALID_MSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_30_00_VALID_LSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_30_00_VALID_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_30_00_VALID_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_30_00_VALID_SHIFT_MASK 0x0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_30_00_VALID_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_30_00_VALID_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_30_00_VALID_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  RAM_ECC_ERRC_INT_INFO_31_00_ADDR [ RAM_ECC_ERRC_INT_INFO_COLUMN ]  */
#define DMC520_RAM_ECC_ERRC_INT_INFO_COLUMN_ADDR 1304U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_COLUMN_MSB 10U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_COLUMN_LSB 1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_COLUMN_WIDTH 10U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_COLUMN_MASK 0x7feU
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_COLUMN_SHIFT_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_COLUMN_RD(src) ((0x7feU & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_COLUMN_WR(dst) (0x7feU & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_COLUMN_SET(dst, src) (((dst) & ~0x7feU) | (((uint32_t)(src) << 1U) & 0x7feU))

/*  RAM_ECC_ERRC_INT_INFO_31_00_ADDR [ RAM_ECC_ERRC_INT_INFO_ROW ]  */
#define DMC520_RAM_ECC_ERRC_INT_INFO_ROW_ADDR 1304U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_ROW_MSB 28U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_ROW_LSB 11U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_ROW_WIDTH 18U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_ROW_MASK 0x1ffff800U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_ROW_SHIFT_MASK 0xbU
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_ROW_RD(src) ((0x1ffff800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_ROW_WR(dst) (0x1ffff800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_ROW_SET(dst, src) (((dst) & ~0x1ffff800U) | (((uint32_t)(src) << 11U) & 0x1ffff800U))

/*  RAM_ECC_ERRC_INT_INFO_31_00_ADDR [ RAM_ECC_ERRC_INT_INFO_RANK ]  */
#define DMC520_RAM_ECC_ERRC_INT_INFO_RANK_ADDR 1304U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_RANK_MSB 31U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_RANK_LSB 29U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_RANK_WIDTH 3U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_RANK_MASK 0xe0000000U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_RANK_SHIFT_MASK 0x1dU
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_RANK_RD(src) ((0xe0000000U & (uint32_t)(src)) >> 29U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_RANK_WR(dst) (0xe0000000U & ((uint32_t)(dst) >> 29U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_RANK_SET(dst, src) (((dst) & ~0xe0000000U) | (((uint32_t)(src) << 29U) & 0xe0000000U))

/*  RAM_ECC_ERRC_INT_INFO_63_32_ADDR [ RAM_ECC_ERRC_INT_INFO_BANK ]  */
#define DMC520_RAM_ECC_ERRC_INT_INFO_BANK_ADDR 1308U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_BANK_MSB 3U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_BANK_LSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_BANK_WIDTH 4U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_BANK_MASK 0xfU
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_BANK_SHIFT_MASK 0x0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_BANK_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_BANK_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_BANK_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  RAM_ECC_ERRC_INT_INFO_63_32_ADDR [ RAM_ECC_ERRC_INT_INFO_DBID ]  */
#define DMC520_RAM_ECC_ERRC_INT_INFO_DBID_ADDR 1308U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_DBID_MSB 10U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_DBID_LSB 4U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_DBID_WIDTH 7U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_DBID_MASK 0x7f0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_DBID_SHIFT_MASK 0x4U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_DBID_RD(src) ((0x7f0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_DBID_WR(dst) (0x7f0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_DBID_SET(dst, src) (((dst) & ~0x7f0U) | (((uint32_t)(src) << 4U) & 0x7f0U))

/*  RAM_ECC_ERRC_INT_INFO_63_32_ADDR [ RAM_ECC_ERRC_INT_INFO_61_31_VALID ]  */
#define DMC520_RAM_ECC_ERRC_INT_INFO_61_31_VALID_ADDR 1308U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_61_31_VALID_MSB 31U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_61_31_VALID_LSB 31U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_61_31_VALID_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_61_31_VALID_MASK 0x80000000U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_61_31_VALID_SHIFT_MASK 0x1fU
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_61_31_VALID_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_61_31_VALID_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INFO_61_31_VALID_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  RAM_ECC_ERRD_INT_INFO_31_00_ADDR [ RAM_ECC_ERRD_INT_INFO_30_00_VALID ]  */
#define DMC520_RAM_ECC_ERRD_INT_INFO_30_00_VALID_ADDR 1312U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_30_00_VALID_MSB 0U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_30_00_VALID_LSB 0U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_30_00_VALID_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_30_00_VALID_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_30_00_VALID_SHIFT_MASK 0x0U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_30_00_VALID_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_30_00_VALID_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_30_00_VALID_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  RAM_ECC_ERRD_INT_INFO_31_00_ADDR [ RAM_ECC_ERRD_INT_INFO_COLUMN ]  */
#define DMC520_RAM_ECC_ERRD_INT_INFO_COLUMN_ADDR 1312U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_COLUMN_MSB 10U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_COLUMN_LSB 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_COLUMN_WIDTH 10U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_COLUMN_MASK 0x7feU
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_COLUMN_SHIFT_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_COLUMN_RD(src) ((0x7feU & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_COLUMN_WR(dst) (0x7feU & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_COLUMN_SET(dst, src) (((dst) & ~0x7feU) | (((uint32_t)(src) << 1U) & 0x7feU))

/*  RAM_ECC_ERRD_INT_INFO_31_00_ADDR [ RAM_ECC_ERRD_INT_INFO_ROW ]  */
#define DMC520_RAM_ECC_ERRD_INT_INFO_ROW_ADDR 1312U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_ROW_MSB 28U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_ROW_LSB 11U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_ROW_WIDTH 18U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_ROW_MASK 0x1ffff800U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_ROW_SHIFT_MASK 0xbU
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_ROW_RD(src) ((0x1ffff800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_ROW_WR(dst) (0x1ffff800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_ROW_SET(dst, src) (((dst) & ~0x1ffff800U) | (((uint32_t)(src) << 11U) & 0x1ffff800U))

/*  RAM_ECC_ERRD_INT_INFO_31_00_ADDR [ RAM_ECC_ERRD_INT_INFO_RANK ]  */
#define DMC520_RAM_ECC_ERRD_INT_INFO_RANK_ADDR 1312U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_RANK_MSB 31U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_RANK_LSB 29U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_RANK_WIDTH 3U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_RANK_MASK 0xe0000000U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_RANK_SHIFT_MASK 0x1dU
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_RANK_RD(src) ((0xe0000000U & (uint32_t)(src)) >> 29U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_RANK_WR(dst) (0xe0000000U & ((uint32_t)(dst) >> 29U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_RANK_SET(dst, src) (((dst) & ~0xe0000000U) | (((uint32_t)(src) << 29U) & 0xe0000000U))

/*  RAM_ECC_ERRD_INT_INFO_63_32_ADDR [ RAM_ECC_ERRD_INT_INFO_BANK ]  */
#define DMC520_RAM_ECC_ERRD_INT_INFO_BANK_ADDR 1316U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_BANK_MSB 3U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_BANK_LSB 0U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_BANK_WIDTH 4U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_BANK_MASK 0xfU
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_BANK_SHIFT_MASK 0x0U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_BANK_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_BANK_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_BANK_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  RAM_ECC_ERRD_INT_INFO_63_32_ADDR [ RAM_ECC_ERRD_INT_INFO_DBID ]  */
#define DMC520_RAM_ECC_ERRD_INT_INFO_DBID_ADDR 1316U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_DBID_MSB 10U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_DBID_LSB 4U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_DBID_WIDTH 7U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_DBID_MASK 0x7f0U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_DBID_SHIFT_MASK 0x4U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_DBID_RD(src) ((0x7f0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_DBID_WR(dst) (0x7f0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_DBID_SET(dst, src) (((dst) & ~0x7f0U) | (((uint32_t)(src) << 4U) & 0x7f0U))

/*  RAM_ECC_ERRD_INT_INFO_63_32_ADDR [ RAM_ECC_ERRD_INT_INFO_61_31_VALID ]  */
#define DMC520_RAM_ECC_ERRD_INT_INFO_61_31_VALID_ADDR 1316U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_61_31_VALID_MSB 31U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_61_31_VALID_LSB 31U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_61_31_VALID_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_61_31_VALID_MASK 0x80000000U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_61_31_VALID_SHIFT_MASK 0x1fU
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_61_31_VALID_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_61_31_VALID_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INFO_61_31_VALID_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  DRAM_ECC_ERRC_INT_INFO_31_00_ADDR [ DRAM_ECC_ERRC_INT_INFO_30_00_VALID ]  */
#define DMC520_DRAM_ECC_ERRC_INT_INFO_30_00_VALID_ADDR 1320U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_30_00_VALID_MSB 0U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_30_00_VALID_LSB 0U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_30_00_VALID_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_30_00_VALID_MASK 0x1U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_30_00_VALID_SHIFT_MASK 0x0U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_30_00_VALID_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_30_00_VALID_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_30_00_VALID_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DRAM_ECC_ERRC_INT_INFO_31_00_ADDR [ DRAM_ECC_ERRC_INT_INFO_COLUMN ]  */
#define DMC520_DRAM_ECC_ERRC_INT_INFO_COLUMN_ADDR 1320U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_COLUMN_MSB 10U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_COLUMN_LSB 1U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_COLUMN_WIDTH 10U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_COLUMN_MASK 0x7feU
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_COLUMN_SHIFT_MASK 0x1U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_COLUMN_RD(src) ((0x7feU & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_COLUMN_WR(dst) (0x7feU & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_COLUMN_SET(dst, src) (((dst) & ~0x7feU) | (((uint32_t)(src) << 1U) & 0x7feU))

/*  DRAM_ECC_ERRC_INT_INFO_31_00_ADDR [ DRAM_ECC_ERRC_INT_INFO_ROW ]  */
#define DMC520_DRAM_ECC_ERRC_INT_INFO_ROW_ADDR 1320U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ROW_MSB 28U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ROW_LSB 11U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ROW_WIDTH 18U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ROW_MASK 0x1ffff800U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ROW_SHIFT_MASK 0xbU
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ROW_RD(src) ((0x1ffff800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ROW_WR(dst) (0x1ffff800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ROW_SET(dst, src) (((dst) & ~0x1ffff800U) | (((uint32_t)(src) << 11U) & 0x1ffff800U))

/*  DRAM_ECC_ERRC_INT_INFO_31_00_ADDR [ DRAM_ECC_ERRC_INT_INFO_RANK ]  */
#define DMC520_DRAM_ECC_ERRC_INT_INFO_RANK_ADDR 1320U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_RANK_MSB 31U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_RANK_LSB 29U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_RANK_WIDTH 3U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_RANK_MASK 0xe0000000U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_RANK_SHIFT_MASK 0x1dU
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_RANK_RD(src) ((0xe0000000U & (uint32_t)(src)) >> 29U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_RANK_WR(dst) (0xe0000000U & ((uint32_t)(dst) >> 29U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_RANK_SET(dst, src) (((dst) & ~0xe0000000U) | (((uint32_t)(src) << 29U) & 0xe0000000U))

/*  DRAM_ECC_ERRC_INT_INFO_63_32_ADDR [ DRAM_ECC_ERRC_INT_INFO_BANK ]  */
#define DMC520_DRAM_ECC_ERRC_INT_INFO_BANK_ADDR 1324U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_BANK_MSB 3U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_BANK_LSB 0U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_BANK_WIDTH 4U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_BANK_MASK 0xfU
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_BANK_SHIFT_MASK 0x0U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_BANK_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_BANK_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_BANK_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DRAM_ECC_ERRC_INT_INFO_63_32_ADDR [ DRAM_ECC_ERRC_INT_INFO_ERR_LOC ]  */
#define DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_ADDR 1324U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_MSB 23U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_LSB 4U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_WIDTH 20U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_MASK 0xfffff0U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_SHIFT_MASK 0x4U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_RD(src) ((0xfffff0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_WR(dst) (0xfffff0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_SET(dst, src) (((dst) & ~0xfffff0U) | (((uint32_t)(src) << 4U) & 0xfffff0U))

/*  DRAM_ECC_ERRC_INT_INFO_63_32_ADDR [ DRAM_ECC_ERRC_INT_INFO_ERR_LOC_VALID ]  */
#define DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_VALID_ADDR 1324U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_VALID_MSB 27U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_VALID_LSB 24U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_VALID_WIDTH 4U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_VALID_MASK 0xf000000U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_VALID_SHIFT_MASK 0x18U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_VALID_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_VALID_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_ERR_LOC_VALID_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  DRAM_ECC_ERRC_INT_INFO_63_32_ADDR [ DRAM_ECC_ERRC_INT_INFO_61_31_VALID ]  */
#define DMC520_DRAM_ECC_ERRC_INT_INFO_61_31_VALID_ADDR 1324U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_61_31_VALID_MSB 31U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_61_31_VALID_LSB 31U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_61_31_VALID_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_61_31_VALID_MASK 0x80000000U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_61_31_VALID_SHIFT_MASK 0x1fU
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_61_31_VALID_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_61_31_VALID_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INFO_61_31_VALID_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  DRAM_ECC_ERRD_INT_INFO_31_00_ADDR [ DRAM_ECC_ERRD_INT_INFO_30_00_VALID ]  */
#define DMC520_DRAM_ECC_ERRD_INT_INFO_30_00_VALID_ADDR 1328U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_30_00_VALID_MSB 0U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_30_00_VALID_LSB 0U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_30_00_VALID_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_30_00_VALID_MASK 0x1U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_30_00_VALID_SHIFT_MASK 0x0U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_30_00_VALID_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_30_00_VALID_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_30_00_VALID_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  DRAM_ECC_ERRD_INT_INFO_31_00_ADDR [ DRAM_ECC_ERRD_INT_INFO_COLUMN ]  */
#define DMC520_DRAM_ECC_ERRD_INT_INFO_COLUMN_ADDR 1328U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_COLUMN_MSB 10U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_COLUMN_LSB 1U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_COLUMN_WIDTH 10U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_COLUMN_MASK 0x7feU
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_COLUMN_SHIFT_MASK 0x1U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_COLUMN_RD(src) ((0x7feU & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_COLUMN_WR(dst) (0x7feU & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_COLUMN_SET(dst, src) (((dst) & ~0x7feU) | (((uint32_t)(src) << 1U) & 0x7feU))

/*  DRAM_ECC_ERRD_INT_INFO_31_00_ADDR [ DRAM_ECC_ERRD_INT_INFO_ROW ]  */
#define DMC520_DRAM_ECC_ERRD_INT_INFO_ROW_ADDR 1328U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_ROW_MSB 28U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_ROW_LSB 11U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_ROW_WIDTH 18U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_ROW_MASK 0x1ffff800U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_ROW_SHIFT_MASK 0xbU
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_ROW_RD(src) ((0x1ffff800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_ROW_WR(dst) (0x1ffff800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_ROW_SET(dst, src) (((dst) & ~0x1ffff800U) | (((uint32_t)(src) << 11U) & 0x1ffff800U))

/*  DRAM_ECC_ERRD_INT_INFO_31_00_ADDR [ DRAM_ECC_ERRD_INT_INFO_RANK ]  */
#define DMC520_DRAM_ECC_ERRD_INT_INFO_RANK_ADDR 1328U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_RANK_MSB 31U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_RANK_LSB 29U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_RANK_WIDTH 3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_RANK_MASK 0xe0000000U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_RANK_SHIFT_MASK 0x1dU
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_RANK_RD(src) ((0xe0000000U & (uint32_t)(src)) >> 29U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_RANK_WR(dst) (0xe0000000U & ((uint32_t)(dst) >> 29U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_RANK_SET(dst, src) (((dst) & ~0xe0000000U) | (((uint32_t)(src) << 29U) & 0xe0000000U))

/*  DRAM_ECC_ERRD_INT_INFO_63_32_ADDR [ DRAM_ECC_ERRD_INT_INFO_BANK ]  */
#define DMC520_DRAM_ECC_ERRD_INT_INFO_BANK_ADDR 1332U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_BANK_MSB 3U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_BANK_LSB 0U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_BANK_WIDTH 4U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_BANK_MASK 0xfU
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_BANK_SHIFT_MASK 0x0U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_BANK_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_BANK_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_BANK_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  DRAM_ECC_ERRD_INT_INFO_63_32_ADDR [ DRAM_ECC_ERRD_INT_INFO_61_31_VALID ]  */
#define DMC520_DRAM_ECC_ERRD_INT_INFO_61_31_VALID_ADDR 1332U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_61_31_VALID_MSB 31U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_61_31_VALID_LSB 31U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_61_31_VALID_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_61_31_VALID_MASK 0x80000000U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_61_31_VALID_SHIFT_MASK 0x1fU
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_61_31_VALID_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_61_31_VALID_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INFO_61_31_VALID_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  FAILED_ACCESS_INT_INFO_31_00_ADDR [ FAILED_ACCESS_INT_INFO_30_00_VALID ]  */
#define DMC520_FAILED_ACCESS_INT_INFO_30_00_VALID_ADDR 1336U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_30_00_VALID_MSB 0U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_30_00_VALID_LSB 0U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_30_00_VALID_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_30_00_VALID_MASK 0x1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_30_00_VALID_SHIFT_MASK 0x0U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_30_00_VALID_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_30_00_VALID_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_30_00_VALID_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  FAILED_ACCESS_INT_INFO_31_00_ADDR [ FAILED_ACCESS_INT_INFO_SOURCE_ID ]  */
#define DMC520_FAILED_ACCESS_INT_INFO_SOURCE_ID_ADDR 1336U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_ID_MSB 7U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_ID_LSB 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_ID_WIDTH 7U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_ID_MASK 0xfeU
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_ID_SHIFT_MASK 0x1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_ID_RD(src) ((0xfeU & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_ID_WR(dst) (0xfeU & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_ID_SET(dst, src) (((dst) & ~0xfeU) | (((uint32_t)(src) << 1U) & 0xfeU))

/*  FAILED_ACCESS_INT_INFO_31_00_ADDR [ FAILED_ACCESS_INT_INFO_NS ]  */
#define DMC520_FAILED_ACCESS_INT_INFO_NS_ADDR 1336U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_NS_MSB 8U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_NS_LSB 8U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_NS_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_NS_MASK 0x100U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_NS_SHIFT_MASK 0x8U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_NS_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_NS_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_NS_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  FAILED_ACCESS_INT_INFO_31_00_ADDR [ FAILED_ACCESS_INT_INFO_WRITE ]  */
#define DMC520_FAILED_ACCESS_INT_INFO_WRITE_ADDR 1336U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_WRITE_MSB 9U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_WRITE_LSB 9U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_WRITE_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_WRITE_MASK 0x200U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_WRITE_SHIFT_MASK 0x9U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_WRITE_RD(src) ((0x200U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_WRITE_WR(dst) (0x200U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_WRITE_SET(dst, src) (((dst) & ~0x200U) | (((uint32_t)(src) << 9U) & 0x200U))

/*  FAILED_ACCESS_INT_INFO_31_00_ADDR [ FAILED_ACCESS_INT_INFO_SOURCE_REGION ]  */
#define DMC520_FAILED_ACCESS_INT_INFO_SOURCE_REGION_ADDR 1336U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_REGION_MSB 18U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_REGION_LSB 10U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_REGION_WIDTH 9U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_REGION_MASK 0x7fc00U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_REGION_SHIFT_MASK 0xaU
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_REGION_RD(src) ((0x7fc00U & (uint32_t)(src)) >> 10U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_REGION_WR(dst) (0x7fc00U & ((uint32_t)(dst) >> 10U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_SOURCE_REGION_SET(dst, src) (((dst) & ~0x7fc00U) | (((uint32_t)(src) << 10U) & 0x7fc00U))

/*  FAILED_ACCESS_INT_INFO_31_00_ADDR [ FAILED_ACCESS_INT_INFO_OUTSIDE_DEFAULT ]  */
#define DMC520_FAILED_ACCESS_INT_INFO_OUTSIDE_DEFAULT_ADDR 1336U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_OUTSIDE_DEFAULT_MSB 19U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_OUTSIDE_DEFAULT_LSB 19U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_OUTSIDE_DEFAULT_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_OUTSIDE_DEFAULT_MASK 0x80000U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_OUTSIDE_DEFAULT_SHIFT_MASK 0x13U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_OUTSIDE_DEFAULT_RD(src) ((0x80000U & (uint32_t)(src)) >> 19U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_OUTSIDE_DEFAULT_WR(dst) (0x80000U & ((uint32_t)(dst) >> 19U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_OUTSIDE_DEFAULT_SET(dst, src) (((dst) & ~0x80000U) | (((uint32_t)(src) << 19U) & 0x80000U))

/*  FAILED_ACCESS_INT_INFO_31_00_ADDR [ FAILED_ACCESS_INT_TZ_FAIL ]  */
#define DMC520_FAILED_ACCESS_INT_TZ_FAIL_ADDR 1336U
#define FIELD_DMC520_FAILED_ACCESS_INT_TZ_FAIL_MSB 20U
#define FIELD_DMC520_FAILED_ACCESS_INT_TZ_FAIL_LSB 20U
#define FIELD_DMC520_FAILED_ACCESS_INT_TZ_FAIL_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_TZ_FAIL_MASK 0x100000U
#define FIELD_DMC520_FAILED_ACCESS_INT_TZ_FAIL_SHIFT_MASK 0x14U
#define FIELD_DMC520_FAILED_ACCESS_INT_TZ_FAIL_RD(src) ((0x100000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_FAILED_ACCESS_INT_TZ_FAIL_WR(dst) (0x100000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_FAILED_ACCESS_INT_TZ_FAIL_SET(dst, src) (((dst) & ~0x100000U) | (((uint32_t)(src) << 20U) & 0x100000U))

/*  FAILED_ACCESS_INT_INFO_31_00_ADDR [ FAILED_ACCESS_INT_INFO_UNMAPPED ]  */
#define DMC520_FAILED_ACCESS_INT_INFO_UNMAPPED_ADDR 1336U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_UNMAPPED_MSB 21U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_UNMAPPED_LSB 21U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_UNMAPPED_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_UNMAPPED_MASK 0x200000U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_UNMAPPED_SHIFT_MASK 0x15U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_UNMAPPED_RD(src) ((0x200000U & (uint32_t)(src)) >> 21U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_UNMAPPED_WR(dst) (0x200000U & ((uint32_t)(dst) >> 21U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_UNMAPPED_SET(dst, src) (((dst) & ~0x200000U) | (((uint32_t)(src) << 21U) & 0x200000U))

/*  FAILED_ACCESS_INT_INFO_31_00_ADDR [ FAILED_ACCESS_INT_INFO_RANK_MASKED ]  */
#define DMC520_FAILED_ACCESS_INT_INFO_RANK_MASKED_ADDR 1336U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_RANK_MASKED_MSB 22U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_RANK_MASKED_LSB 22U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_RANK_MASKED_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_RANK_MASKED_MASK 0x400000U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_RANK_MASKED_SHIFT_MASK 0x16U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_RANK_MASKED_RD(src) ((0x400000U & (uint32_t)(src)) >> 22U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_RANK_MASKED_WR(dst) (0x400000U & ((uint32_t)(dst) >> 22U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_RANK_MASKED_SET(dst, src) (((dst) & ~0x400000U) | (((uint32_t)(src) << 22U) & 0x400000U))

/*  FAILED_ACCESS_INT_INFO_63_32_ADDR [ FAILED_ACCESS_INT_INFO_ADDR ]  */
#define DMC520_FAILED_ACCESS_INT_INFO_ADDR_ADDR 1340U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_ADDR_MSB 27U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_ADDR_LSB 0U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_ADDR_WIDTH 28U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_ADDR_MASK 0xfffffffU
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_ADDR_SHIFT_MASK 0x0U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_ADDR_RD(src) ((0xfffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_ADDR_WR(dst) (0xfffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_ADDR_SET(dst, src) (((dst) & ~0xfffffffU) | (((uint32_t)(src) << 0U) & 0xfffffffU))

/*  FAILED_ACCESS_INT_INFO_63_32_ADDR [ FAILED_ACCESS_INT_INFO_61_31_VALID ]  */
#define DMC520_FAILED_ACCESS_INT_INFO_61_31_VALID_ADDR 1340U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_61_31_VALID_MSB 31U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_61_31_VALID_LSB 31U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_61_31_VALID_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_61_31_VALID_MASK 0x80000000U
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_61_31_VALID_SHIFT_MASK 0x1fU
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_61_31_VALID_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_61_31_VALID_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INFO_61_31_VALID_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  FAILED_PROG_INT_INFO_31_00_ADDR [ FAILED_PROG_INT_INFO_30_00_VALID ]  */
#define DMC520_FAILED_PROG_INT_INFO_30_00_VALID_ADDR 1344U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_30_00_VALID_MSB 0U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_30_00_VALID_LSB 0U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_30_00_VALID_WIDTH 1U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_30_00_VALID_MASK 0x1U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_30_00_VALID_SHIFT_MASK 0x0U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_30_00_VALID_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_FAILED_PROG_INT_INFO_30_00_VALID_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_FAILED_PROG_INT_INFO_30_00_VALID_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  FAILED_PROG_INT_INFO_31_00_ADDR [ FAILED_PROG_INT_INFO_ADDRESS ]  */
#define DMC520_FAILED_PROG_INT_INFO_ADDRESS_ADDR 1344U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_ADDRESS_MSB 13U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_ADDRESS_LSB 1U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_ADDRESS_WIDTH 13U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_ADDRESS_MASK 0x3ffeU
#define FIELD_DMC520_FAILED_PROG_INT_INFO_ADDRESS_SHIFT_MASK 0x1U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_ADDRESS_RD(src) ((0x3ffeU & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_FAILED_PROG_INT_INFO_ADDRESS_WR(dst) (0x3ffeU & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_FAILED_PROG_INT_INFO_ADDRESS_SET(dst, src) (((dst) & ~0x3ffeU) | (((uint32_t)(src) << 1U) & 0x3ffeU))

/*  FAILED_PROG_INT_INFO_63_32_ADDR [ FAILED_PROG_INT_INFO_61_31_VALID ]  */
#define DMC520_FAILED_PROG_INT_INFO_61_31_VALID_ADDR 1348U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_61_31_VALID_MSB 31U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_61_31_VALID_LSB 31U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_61_31_VALID_WIDTH 1U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_61_31_VALID_MASK 0x80000000U
#define FIELD_DMC520_FAILED_PROG_INT_INFO_61_31_VALID_SHIFT_MASK 0x1fU
#define FIELD_DMC520_FAILED_PROG_INT_INFO_61_31_VALID_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_FAILED_PROG_INT_INFO_61_31_VALID_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_FAILED_PROG_INT_INFO_61_31_VALID_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  LINK_ERR_INT_INFO_31_00_ADDR [ LINK_ERR_INT_INFO_30_00_VALID ]  */
#define DMC520_LINK_ERR_INT_INFO_30_00_VALID_ADDR 1352U
#define FIELD_DMC520_LINK_ERR_INT_INFO_30_00_VALID_MSB 0U
#define FIELD_DMC520_LINK_ERR_INT_INFO_30_00_VALID_LSB 0U
#define FIELD_DMC520_LINK_ERR_INT_INFO_30_00_VALID_WIDTH 1U
#define FIELD_DMC520_LINK_ERR_INT_INFO_30_00_VALID_MASK 0x1U
#define FIELD_DMC520_LINK_ERR_INT_INFO_30_00_VALID_SHIFT_MASK 0x0U
#define FIELD_DMC520_LINK_ERR_INT_INFO_30_00_VALID_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_LINK_ERR_INT_INFO_30_00_VALID_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_LINK_ERR_INT_INFO_30_00_VALID_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  LINK_ERR_INT_INFO_31_00_ADDR [ LINK_ERR_INT_INFO ]  */
#define DMC520_LINK_ERR_INT_INFO_ADDR 1352U
#define FIELD_DMC520_LINK_ERR_INT_INFO_MSB 4U
#define FIELD_DMC520_LINK_ERR_INT_INFO_LSB 1U
#define FIELD_DMC520_LINK_ERR_INT_INFO_WIDTH 4U
#define FIELD_DMC520_LINK_ERR_INT_INFO_MASK 0x1eU
#define FIELD_DMC520_LINK_ERR_INT_INFO_SHIFT_MASK 0x1U
#define FIELD_DMC520_LINK_ERR_INT_INFO_RD(src) ((0x1eU & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_LINK_ERR_INT_INFO_WR(dst) (0x1eU & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_LINK_ERR_INT_INFO_SET(dst, src) (((dst) & ~0x1eU) | (((uint32_t)(src) << 1U) & 0x1eU))

/*  LINK_ERR_INT_INFO_31_00_ADDR [ LINK_ERR_INT_INFO_ERR ]  */
#define DMC520_LINK_ERR_INT_INFO_ERR_ADDR 1352U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ERR_MSB 5U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ERR_LSB 5U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ERR_WIDTH 1U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ERR_MASK 0x20U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ERR_SHIFT_MASK 0x5U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ERR_RD(src) ((0x20U & (uint32_t)(src)) >> 5U)
#define FIELD_DMC520_LINK_ERR_INT_INFO_ERR_WR(dst) (0x20U & ((uint32_t)(dst) >> 5U))
#define FIELD_DMC520_LINK_ERR_INT_INFO_ERR_SET(dst, src) (((dst) & ~0x20U) | (((uint32_t)(src) << 5U) & 0x20U))

/*  LINK_ERR_INT_INFO_31_00_ADDR [ LINK_ERR_INT_INFO_ALERT_N ]  */
#define DMC520_LINK_ERR_INT_INFO_ALERT_N_ADDR 1352U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ALERT_N_MSB 6U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ALERT_N_LSB 6U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ALERT_N_WIDTH 1U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ALERT_N_MASK 0x40U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ALERT_N_SHIFT_MASK 0x6U
#define FIELD_DMC520_LINK_ERR_INT_INFO_ALERT_N_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_LINK_ERR_INT_INFO_ALERT_N_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_LINK_ERR_INT_INFO_ALERT_N_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  LINK_ERR_INT_INFO_63_32_ADDR [ LINK_ERR_INT_INFO_61_31_VALID ]  */
#define DMC520_LINK_ERR_INT_INFO_61_31_VALID_ADDR 1356U
#define FIELD_DMC520_LINK_ERR_INT_INFO_61_31_VALID_MSB 31U
#define FIELD_DMC520_LINK_ERR_INT_INFO_61_31_VALID_LSB 31U
#define FIELD_DMC520_LINK_ERR_INT_INFO_61_31_VALID_WIDTH 1U
#define FIELD_DMC520_LINK_ERR_INT_INFO_61_31_VALID_MASK 0x80000000U
#define FIELD_DMC520_LINK_ERR_INT_INFO_61_31_VALID_SHIFT_MASK 0x1fU
#define FIELD_DMC520_LINK_ERR_INT_INFO_61_31_VALID_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_LINK_ERR_INT_INFO_61_31_VALID_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_LINK_ERR_INT_INFO_61_31_VALID_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  ARCH_FSM_INT_INFO_31_00_ADDR [ ARCH_FSM_INT_INFO_30_00_VALID ]  */
#define DMC520_ARCH_FSM_INT_INFO_30_00_VALID_ADDR 1360U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_30_00_VALID_MSB 0U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_30_00_VALID_LSB 0U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_30_00_VALID_WIDTH 1U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_30_00_VALID_MASK 0x1U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_30_00_VALID_SHIFT_MASK 0x0U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_30_00_VALID_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ARCH_FSM_INT_INFO_30_00_VALID_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ARCH_FSM_INT_INFO_30_00_VALID_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ARCH_FSM_INT_INFO_31_00_ADDR [ ARCH_FSM_INT_INFO_ABORTED ]  */
#define DMC520_ARCH_FSM_INT_INFO_ABORTED_ADDR 1360U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_ABORTED_MSB 1U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_ABORTED_LSB 1U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_ABORTED_WIDTH 1U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_ABORTED_MASK 0x2U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_ABORTED_SHIFT_MASK 0x1U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_ABORTED_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_ARCH_FSM_INT_INFO_ABORTED_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_ARCH_FSM_INT_INFO_ABORTED_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ARCH_FSM_INT_INFO_31_00_ADDR [ ARCH_FSM_INT_INFO_MGR_DCI_FAILED ]  */
#define DMC520_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_ADDR 1360U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_MSB 2U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_LSB 2U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_WIDTH 1U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_MASK 0x4U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_SHIFT_MASK 0x2U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ARCH_FSM_INT_INFO_63_32_ADDR [ ARCH_FSM_INT_INFO_61_31_VALID ]  */
#define DMC520_ARCH_FSM_INT_INFO_61_31_VALID_ADDR 1364U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_61_31_VALID_MSB 31U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_61_31_VALID_LSB 31U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_61_31_VALID_WIDTH 1U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_61_31_VALID_MASK 0x80000000U
#define FIELD_DMC520_ARCH_FSM_INT_INFO_61_31_VALID_SHIFT_MASK 0x1fU
#define FIELD_DMC520_ARCH_FSM_INT_INFO_61_31_VALID_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_ARCH_FSM_INT_INFO_61_31_VALID_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_ARCH_FSM_INT_INFO_61_31_VALID_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  INTEG_CFG_ADDR [ INTEG_TEST_EN ]  */
#define DMC520_INTEG_TEST_EN_ADDR 3584U
#define FIELD_DMC520_INTEG_TEST_EN_MSB 0U
#define FIELD_DMC520_INTEG_TEST_EN_LSB 0U
#define FIELD_DMC520_INTEG_TEST_EN_WIDTH 1U
#define FIELD_DMC520_INTEG_TEST_EN_MASK 0x1U
#define FIELD_DMC520_INTEG_TEST_EN_SHIFT_MASK 0x0U
#define FIELD_DMC520_INTEG_TEST_EN_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_INTEG_TEST_EN_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_INTEG_TEST_EN_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  INTEG_OUTPUTS_ADDR [ RAM_ECC_ERRC_INT_INTEG ]  */
#define DMC520_RAM_ECC_ERRC_INT_INTEG_ADDR 3592U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INTEG_MSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INTEG_LSB 0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INTEG_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INTEG_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INTEG_SHIFT_MASK 0x0U
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INTEG_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INTEG_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RAM_ECC_ERRC_INT_INTEG_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  INTEG_OUTPUTS_ADDR [ RAM_ECC_ERRC_OFLOW_INTEG ]  */
#define DMC520_RAM_ECC_ERRC_OFLOW_INTEG_ADDR 3592U
#define FIELD_DMC520_RAM_ECC_ERRC_OFLOW_INTEG_MSB 1U
#define FIELD_DMC520_RAM_ECC_ERRC_OFLOW_INTEG_LSB 1U
#define FIELD_DMC520_RAM_ECC_ERRC_OFLOW_INTEG_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRC_OFLOW_INTEG_MASK 0x2U
#define FIELD_DMC520_RAM_ECC_ERRC_OFLOW_INTEG_SHIFT_MASK 0x1U
#define FIELD_DMC520_RAM_ECC_ERRC_OFLOW_INTEG_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_RAM_ECC_ERRC_OFLOW_INTEG_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_RAM_ECC_ERRC_OFLOW_INTEG_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  INTEG_OUTPUTS_ADDR [ RAM_ECC_ERRD_INT_INTEG ]  */
#define DMC520_RAM_ECC_ERRD_INT_INTEG_ADDR 3592U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INTEG_MSB 2U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INTEG_LSB 2U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INTEG_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INTEG_MASK 0x4U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INTEG_SHIFT_MASK 0x2U
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INTEG_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INTEG_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_RAM_ECC_ERRD_INT_INTEG_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  INTEG_OUTPUTS_ADDR [ RAM_ECC_ERRD_OFLOW_INTEG ]  */
#define DMC520_RAM_ECC_ERRD_OFLOW_INTEG_ADDR 3592U
#define FIELD_DMC520_RAM_ECC_ERRD_OFLOW_INTEG_MSB 3U
#define FIELD_DMC520_RAM_ECC_ERRD_OFLOW_INTEG_LSB 3U
#define FIELD_DMC520_RAM_ECC_ERRD_OFLOW_INTEG_WIDTH 1U
#define FIELD_DMC520_RAM_ECC_ERRD_OFLOW_INTEG_MASK 0x8U
#define FIELD_DMC520_RAM_ECC_ERRD_OFLOW_INTEG_SHIFT_MASK 0x3U
#define FIELD_DMC520_RAM_ECC_ERRD_OFLOW_INTEG_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_RAM_ECC_ERRD_OFLOW_INTEG_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_RAM_ECC_ERRD_OFLOW_INTEG_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  INTEG_OUTPUTS_ADDR [ DRAM_ECC_ERRC_INT_INTEG ]  */
#define DMC520_DRAM_ECC_ERRC_INT_INTEG_ADDR 3592U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INTEG_MSB 4U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INTEG_LSB 4U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INTEG_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INTEG_MASK 0x10U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INTEG_SHIFT_MASK 0x4U
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INTEG_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INTEG_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_DRAM_ECC_ERRC_INT_INTEG_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  INTEG_OUTPUTS_ADDR [ DRAM_ECC_ERRC_OFLOW_INTEG ]  */
#define DMC520_DRAM_ECC_ERRC_OFLOW_INTEG_ADDR 3592U
#define FIELD_DMC520_DRAM_ECC_ERRC_OFLOW_INTEG_MSB 5U
#define FIELD_DMC520_DRAM_ECC_ERRC_OFLOW_INTEG_LSB 5U
#define FIELD_DMC520_DRAM_ECC_ERRC_OFLOW_INTEG_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRC_OFLOW_INTEG_MASK 0x20U
#define FIELD_DMC520_DRAM_ECC_ERRC_OFLOW_INTEG_SHIFT_MASK 0x5U
#define FIELD_DMC520_DRAM_ECC_ERRC_OFLOW_INTEG_RD(src) ((0x20U & (uint32_t)(src)) >> 5U)
#define FIELD_DMC520_DRAM_ECC_ERRC_OFLOW_INTEG_WR(dst) (0x20U & ((uint32_t)(dst) >> 5U))
#define FIELD_DMC520_DRAM_ECC_ERRC_OFLOW_INTEG_SET(dst, src) (((dst) & ~0x20U) | (((uint32_t)(src) << 5U) & 0x20U))

/*  INTEG_OUTPUTS_ADDR [ DRAM_ECC_ERRD_INT_INTEG ]  */
#define DMC520_DRAM_ECC_ERRD_INT_INTEG_ADDR 3592U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INTEG_MSB 6U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INTEG_LSB 6U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INTEG_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INTEG_MASK 0x40U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INTEG_SHIFT_MASK 0x6U
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INTEG_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INTEG_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_DRAM_ECC_ERRD_INT_INTEG_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  INTEG_OUTPUTS_ADDR [ DRAM_ECC_ERRD_OFLOW_INTEG ]  */
#define DMC520_DRAM_ECC_ERRD_OFLOW_INTEG_ADDR 3592U
#define FIELD_DMC520_DRAM_ECC_ERRD_OFLOW_INTEG_MSB 7U
#define FIELD_DMC520_DRAM_ECC_ERRD_OFLOW_INTEG_LSB 7U
#define FIELD_DMC520_DRAM_ECC_ERRD_OFLOW_INTEG_WIDTH 1U
#define FIELD_DMC520_DRAM_ECC_ERRD_OFLOW_INTEG_MASK 0x80U
#define FIELD_DMC520_DRAM_ECC_ERRD_OFLOW_INTEG_SHIFT_MASK 0x7U
#define FIELD_DMC520_DRAM_ECC_ERRD_OFLOW_INTEG_RD(src) ((0x80U & (uint32_t)(src)) >> 7U)
#define FIELD_DMC520_DRAM_ECC_ERRD_OFLOW_INTEG_WR(dst) (0x80U & ((uint32_t)(dst) >> 7U))
#define FIELD_DMC520_DRAM_ECC_ERRD_OFLOW_INTEG_SET(dst, src) (((dst) & ~0x80U) | (((uint32_t)(src) << 7U) & 0x80U))

/*  INTEG_OUTPUTS_ADDR [ FAILED_ACCESS_INT_INTEG ]  */
#define DMC520_FAILED_ACCESS_INT_INTEG_ADDR 3592U
#define FIELD_DMC520_FAILED_ACCESS_INT_INTEG_MSB 8U
#define FIELD_DMC520_FAILED_ACCESS_INT_INTEG_LSB 8U
#define FIELD_DMC520_FAILED_ACCESS_INT_INTEG_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_INT_INTEG_MASK 0x100U
#define FIELD_DMC520_FAILED_ACCESS_INT_INTEG_SHIFT_MASK 0x8U
#define FIELD_DMC520_FAILED_ACCESS_INT_INTEG_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_FAILED_ACCESS_INT_INTEG_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_FAILED_ACCESS_INT_INTEG_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  INTEG_OUTPUTS_ADDR [ FAILED_ACCESS_OFLOW_INTEG ]  */
#define DMC520_FAILED_ACCESS_OFLOW_INTEG_ADDR 3592U
#define FIELD_DMC520_FAILED_ACCESS_OFLOW_INTEG_MSB 9U
#define FIELD_DMC520_FAILED_ACCESS_OFLOW_INTEG_LSB 9U
#define FIELD_DMC520_FAILED_ACCESS_OFLOW_INTEG_WIDTH 1U
#define FIELD_DMC520_FAILED_ACCESS_OFLOW_INTEG_MASK 0x200U
#define FIELD_DMC520_FAILED_ACCESS_OFLOW_INTEG_SHIFT_MASK 0x9U
#define FIELD_DMC520_FAILED_ACCESS_OFLOW_INTEG_RD(src) ((0x200U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_FAILED_ACCESS_OFLOW_INTEG_WR(dst) (0x200U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_FAILED_ACCESS_OFLOW_INTEG_SET(dst, src) (((dst) & ~0x200U) | (((uint32_t)(src) << 9U) & 0x200U))

/*  INTEG_OUTPUTS_ADDR [ FAILED_PROG_INT_INTEG ]  */
#define DMC520_FAILED_PROG_INT_INTEG_ADDR 3592U
#define FIELD_DMC520_FAILED_PROG_INT_INTEG_MSB 10U
#define FIELD_DMC520_FAILED_PROG_INT_INTEG_LSB 10U
#define FIELD_DMC520_FAILED_PROG_INT_INTEG_WIDTH 1U
#define FIELD_DMC520_FAILED_PROG_INT_INTEG_MASK 0x400U
#define FIELD_DMC520_FAILED_PROG_INT_INTEG_SHIFT_MASK 0xaU
#define FIELD_DMC520_FAILED_PROG_INT_INTEG_RD(src) ((0x400U & (uint32_t)(src)) >> 10U)
#define FIELD_DMC520_FAILED_PROG_INT_INTEG_WR(dst) (0x400U & ((uint32_t)(dst) >> 10U))
#define FIELD_DMC520_FAILED_PROG_INT_INTEG_SET(dst, src) (((dst) & ~0x400U) | (((uint32_t)(src) << 10U) & 0x400U))

/*  INTEG_OUTPUTS_ADDR [ FAILED_PROG_OFLOW_INTEG ]  */
#define DMC520_FAILED_PROG_OFLOW_INTEG_ADDR 3592U
#define FIELD_DMC520_FAILED_PROG_OFLOW_INTEG_MSB 11U
#define FIELD_DMC520_FAILED_PROG_OFLOW_INTEG_LSB 11U
#define FIELD_DMC520_FAILED_PROG_OFLOW_INTEG_WIDTH 1U
#define FIELD_DMC520_FAILED_PROG_OFLOW_INTEG_MASK 0x800U
#define FIELD_DMC520_FAILED_PROG_OFLOW_INTEG_SHIFT_MASK 0xbU
#define FIELD_DMC520_FAILED_PROG_OFLOW_INTEG_RD(src) ((0x800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_FAILED_PROG_OFLOW_INTEG_WR(dst) (0x800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_FAILED_PROG_OFLOW_INTEG_SET(dst, src) (((dst) & ~0x800U) | (((uint32_t)(src) << 11U) & 0x800U))

/*  INTEG_OUTPUTS_ADDR [ LINK_ERR_INT_INTEG ]  */
#define DMC520_LINK_ERR_INT_INTEG_ADDR 3592U
#define FIELD_DMC520_LINK_ERR_INT_INTEG_MSB 12U
#define FIELD_DMC520_LINK_ERR_INT_INTEG_LSB 12U
#define FIELD_DMC520_LINK_ERR_INT_INTEG_WIDTH 1U
#define FIELD_DMC520_LINK_ERR_INT_INTEG_MASK 0x1000U
#define FIELD_DMC520_LINK_ERR_INT_INTEG_SHIFT_MASK 0xcU
#define FIELD_DMC520_LINK_ERR_INT_INTEG_RD(src) ((0x1000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_LINK_ERR_INT_INTEG_WR(dst) (0x1000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_LINK_ERR_INT_INTEG_SET(dst, src) (((dst) & ~0x1000U) | (((uint32_t)(src) << 12U) & 0x1000U))

/*  INTEG_OUTPUTS_ADDR [ LINK_ERR_OFLOW_INTEG ]  */
#define DMC520_LINK_ERR_OFLOW_INTEG_ADDR 3592U
#define FIELD_DMC520_LINK_ERR_OFLOW_INTEG_MSB 13U
#define FIELD_DMC520_LINK_ERR_OFLOW_INTEG_LSB 13U
#define FIELD_DMC520_LINK_ERR_OFLOW_INTEG_WIDTH 1U
#define FIELD_DMC520_LINK_ERR_OFLOW_INTEG_MASK 0x2000U
#define FIELD_DMC520_LINK_ERR_OFLOW_INTEG_SHIFT_MASK 0xdU
#define FIELD_DMC520_LINK_ERR_OFLOW_INTEG_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_LINK_ERR_OFLOW_INTEG_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_LINK_ERR_OFLOW_INTEG_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  INTEG_OUTPUTS_ADDR [ TEMPERATURE_EVENT_INT_INTEG ]  */
#define DMC520_TEMPERATURE_EVENT_INT_INTEG_ADDR 3592U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_INTEG_MSB 14U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_INTEG_LSB 14U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_INTEG_WIDTH 1U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_INTEG_MASK 0x4000U
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_INTEG_SHIFT_MASK 0xeU
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_INTEG_RD(src) ((0x4000U & (uint32_t)(src)) >> 14U)
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_INTEG_WR(dst) (0x4000U & ((uint32_t)(dst) >> 14U))
#define FIELD_DMC520_TEMPERATURE_EVENT_INT_INTEG_SET(dst, src) (((dst) & ~0x4000U) | (((uint32_t)(src) << 14U) & 0x4000U))

/*  INTEG_OUTPUTS_ADDR [ TEMPERATURE_EVENT_OFLOW_INTEG ]  */
#define DMC520_TEMPERATURE_EVENT_OFLOW_INTEG_ADDR 3592U
#define FIELD_DMC520_TEMPERATURE_EVENT_OFLOW_INTEG_MSB 15U
#define FIELD_DMC520_TEMPERATURE_EVENT_OFLOW_INTEG_LSB 15U
#define FIELD_DMC520_TEMPERATURE_EVENT_OFLOW_INTEG_WIDTH 1U
#define FIELD_DMC520_TEMPERATURE_EVENT_OFLOW_INTEG_MASK 0x8000U
#define FIELD_DMC520_TEMPERATURE_EVENT_OFLOW_INTEG_SHIFT_MASK 0xfU
#define FIELD_DMC520_TEMPERATURE_EVENT_OFLOW_INTEG_RD(src) ((0x8000U & (uint32_t)(src)) >> 15U)
#define FIELD_DMC520_TEMPERATURE_EVENT_OFLOW_INTEG_WR(dst) (0x8000U & ((uint32_t)(dst) >> 15U))
#define FIELD_DMC520_TEMPERATURE_EVENT_OFLOW_INTEG_SET(dst, src) (((dst) & ~0x8000U) | (((uint32_t)(src) << 15U) & 0x8000U))

/*  INTEG_OUTPUTS_ADDR [ ARCH_FSM_INT_INTEG ]  */
#define DMC520_ARCH_FSM_INT_INTEG_ADDR 3592U
#define FIELD_DMC520_ARCH_FSM_INT_INTEG_MSB 16U
#define FIELD_DMC520_ARCH_FSM_INT_INTEG_LSB 16U
#define FIELD_DMC520_ARCH_FSM_INT_INTEG_WIDTH 1U
#define FIELD_DMC520_ARCH_FSM_INT_INTEG_MASK 0x10000U
#define FIELD_DMC520_ARCH_FSM_INT_INTEG_SHIFT_MASK 0x10U
#define FIELD_DMC520_ARCH_FSM_INT_INTEG_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ARCH_FSM_INT_INTEG_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ARCH_FSM_INT_INTEG_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  INTEG_OUTPUTS_ADDR [ ARCH_FSM_OFLOW_INTEG ]  */
#define DMC520_ARCH_FSM_OFLOW_INTEG_ADDR 3592U
#define FIELD_DMC520_ARCH_FSM_OFLOW_INTEG_MSB 17U
#define FIELD_DMC520_ARCH_FSM_OFLOW_INTEG_LSB 17U
#define FIELD_DMC520_ARCH_FSM_OFLOW_INTEG_WIDTH 1U
#define FIELD_DMC520_ARCH_FSM_OFLOW_INTEG_MASK 0x20000U
#define FIELD_DMC520_ARCH_FSM_OFLOW_INTEG_SHIFT_MASK 0x11U
#define FIELD_DMC520_ARCH_FSM_OFLOW_INTEG_RD(src) ((0x20000U & (uint32_t)(src)) >> 17U)
#define FIELD_DMC520_ARCH_FSM_OFLOW_INTEG_WR(dst) (0x20000U & ((uint32_t)(dst) >> 17U))
#define FIELD_DMC520_ARCH_FSM_OFLOW_INTEG_SET(dst, src) (((dst) & ~0x20000U) | (((uint32_t)(src) << 17U) & 0x20000U))

/*  INTEG_OUTPUTS_ADDR [ PHY_REQUEST_INT_INTEG ]  */
#define DMC520_PHY_REQUEST_INT_INTEG_ADDR 3592U
#define FIELD_DMC520_PHY_REQUEST_INT_INTEG_MSB 18U
#define FIELD_DMC520_PHY_REQUEST_INT_INTEG_LSB 18U
#define FIELD_DMC520_PHY_REQUEST_INT_INTEG_WIDTH 1U
#define FIELD_DMC520_PHY_REQUEST_INT_INTEG_MASK 0x40000U
#define FIELD_DMC520_PHY_REQUEST_INT_INTEG_SHIFT_MASK 0x12U
#define FIELD_DMC520_PHY_REQUEST_INT_INTEG_RD(src) ((0x40000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_PHY_REQUEST_INT_INTEG_WR(dst) (0x40000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_PHY_REQUEST_INT_INTEG_SET(dst, src) (((dst) & ~0x40000U) | (((uint32_t)(src) << 18U) & 0x40000U))

/*  INTEG_OUTPUTS_ADDR [ PHY_REQUEST_OFLOW_INTEG ]  */
#define DMC520_PHY_REQUEST_OFLOW_INTEG_ADDR 3592U
#define FIELD_DMC520_PHY_REQUEST_OFLOW_INTEG_MSB 19U
#define FIELD_DMC520_PHY_REQUEST_OFLOW_INTEG_LSB 19U
#define FIELD_DMC520_PHY_REQUEST_OFLOW_INTEG_WIDTH 1U
#define FIELD_DMC520_PHY_REQUEST_OFLOW_INTEG_MASK 0x80000U
#define FIELD_DMC520_PHY_REQUEST_OFLOW_INTEG_SHIFT_MASK 0x13U
#define FIELD_DMC520_PHY_REQUEST_OFLOW_INTEG_RD(src) ((0x80000U & (uint32_t)(src)) >> 19U)
#define FIELD_DMC520_PHY_REQUEST_OFLOW_INTEG_WR(dst) (0x80000U & ((uint32_t)(dst) >> 19U))
#define FIELD_DMC520_PHY_REQUEST_OFLOW_INTEG_SET(dst, src) (((dst) & ~0x80000U) | (((uint32_t)(src) << 19U) & 0x80000U))

/*  INTEG_OUTPUTS_ADDR [ DIRECT_CMD_EVENT_OUT0_INTEG ]  */
#define DMC520_DIRECT_CMD_EVENT_OUT0_INTEG_ADDR 3592U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT0_INTEG_MSB 20U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT0_INTEG_LSB 20U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT0_INTEG_WIDTH 1U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT0_INTEG_MASK 0x100000U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT0_INTEG_SHIFT_MASK 0x14U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT0_INTEG_RD(src) ((0x100000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT0_INTEG_WR(dst) (0x100000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT0_INTEG_SET(dst, src) (((dst) & ~0x100000U) | (((uint32_t)(src) << 20U) & 0x100000U))

/*  INTEG_OUTPUTS_ADDR [ DIRECT_CMD_EVENT_OUT1_INTEG ]  */
#define DMC520_DIRECT_CMD_EVENT_OUT1_INTEG_ADDR 3592U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT1_INTEG_MSB 21U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT1_INTEG_LSB 21U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT1_INTEG_WIDTH 1U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT1_INTEG_MASK 0x200000U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT1_INTEG_SHIFT_MASK 0x15U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT1_INTEG_RD(src) ((0x200000U & (uint32_t)(src)) >> 21U)
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT1_INTEG_WR(dst) (0x200000U & ((uint32_t)(dst) >> 21U))
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT1_INTEG_SET(dst, src) (((dst) & ~0x200000U) | (((uint32_t)(src) << 21U) & 0x200000U))

/*  INTEG_OUTPUTS_ADDR [ DIRECT_CMD_EVENT_OUT2_INTEG ]  */
#define DMC520_DIRECT_CMD_EVENT_OUT2_INTEG_ADDR 3592U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT2_INTEG_MSB 22U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT2_INTEG_LSB 22U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT2_INTEG_WIDTH 1U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT2_INTEG_MASK 0x400000U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT2_INTEG_SHIFT_MASK 0x16U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT2_INTEG_RD(src) ((0x400000U & (uint32_t)(src)) >> 22U)
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT2_INTEG_WR(dst) (0x400000U & ((uint32_t)(dst) >> 22U))
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT2_INTEG_SET(dst, src) (((dst) & ~0x400000U) | (((uint32_t)(src) << 22U) & 0x400000U))

/*  INTEG_OUTPUTS_ADDR [ DIRECT_CMD_EVENT_OUT3_INTEG ]  */
#define DMC520_DIRECT_CMD_EVENT_OUT3_INTEG_ADDR 3592U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT3_INTEG_MSB 23U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT3_INTEG_LSB 23U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT3_INTEG_WIDTH 1U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT3_INTEG_MASK 0x800000U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT3_INTEG_SHIFT_MASK 0x17U
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT3_INTEG_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT3_INTEG_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_DIRECT_CMD_EVENT_OUT3_INTEG_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  INTEG_OUTPUTS_ADDR [ SCRUB_EVENT_OUT0_INTEG ]  */
#define DMC520_SCRUB_EVENT_OUT0_INTEG_ADDR 3592U
#define FIELD_DMC520_SCRUB_EVENT_OUT0_INTEG_MSB 24U
#define FIELD_DMC520_SCRUB_EVENT_OUT0_INTEG_LSB 24U
#define FIELD_DMC520_SCRUB_EVENT_OUT0_INTEG_WIDTH 1U
#define FIELD_DMC520_SCRUB_EVENT_OUT0_INTEG_MASK 0x1000000U
#define FIELD_DMC520_SCRUB_EVENT_OUT0_INTEG_SHIFT_MASK 0x18U
#define FIELD_DMC520_SCRUB_EVENT_OUT0_INTEG_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_SCRUB_EVENT_OUT0_INTEG_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_SCRUB_EVENT_OUT0_INTEG_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  INTEG_OUTPUTS_ADDR [ SCRUB_EVENT_OUT1_INTEG ]  */
#define DMC520_SCRUB_EVENT_OUT1_INTEG_ADDR 3592U
#define FIELD_DMC520_SCRUB_EVENT_OUT1_INTEG_MSB 25U
#define FIELD_DMC520_SCRUB_EVENT_OUT1_INTEG_LSB 25U
#define FIELD_DMC520_SCRUB_EVENT_OUT1_INTEG_WIDTH 1U
#define FIELD_DMC520_SCRUB_EVENT_OUT1_INTEG_MASK 0x2000000U
#define FIELD_DMC520_SCRUB_EVENT_OUT1_INTEG_SHIFT_MASK 0x19U
#define FIELD_DMC520_SCRUB_EVENT_OUT1_INTEG_RD(src) ((0x2000000U & (uint32_t)(src)) >> 25U)
#define FIELD_DMC520_SCRUB_EVENT_OUT1_INTEG_WR(dst) (0x2000000U & ((uint32_t)(dst) >> 25U))
#define FIELD_DMC520_SCRUB_EVENT_OUT1_INTEG_SET(dst, src) (((dst) & ~0x2000000U) | (((uint32_t)(src) << 25U) & 0x2000000U))

/*  INTEG_OUTPUTS_ADDR [ SCRUB_EVENT_OUT2_INTEG ]  */
#define DMC520_SCRUB_EVENT_OUT2_INTEG_ADDR 3592U
#define FIELD_DMC520_SCRUB_EVENT_OUT2_INTEG_MSB 26U
#define FIELD_DMC520_SCRUB_EVENT_OUT2_INTEG_LSB 26U
#define FIELD_DMC520_SCRUB_EVENT_OUT2_INTEG_WIDTH 1U
#define FIELD_DMC520_SCRUB_EVENT_OUT2_INTEG_MASK 0x4000000U
#define FIELD_DMC520_SCRUB_EVENT_OUT2_INTEG_SHIFT_MASK 0x1aU
#define FIELD_DMC520_SCRUB_EVENT_OUT2_INTEG_RD(src) ((0x4000000U & (uint32_t)(src)) >> 26U)
#define FIELD_DMC520_SCRUB_EVENT_OUT2_INTEG_WR(dst) (0x4000000U & ((uint32_t)(dst) >> 26U))
#define FIELD_DMC520_SCRUB_EVENT_OUT2_INTEG_SET(dst, src) (((dst) & ~0x4000000U) | (((uint32_t)(src) << 26U) & 0x4000000U))

/*  INTEG_OUTPUTS_ADDR [ SCRUB_EVENT_OUT3_INTEG ]  */
#define DMC520_SCRUB_EVENT_OUT3_INTEG_ADDR 3592U
#define FIELD_DMC520_SCRUB_EVENT_OUT3_INTEG_MSB 27U
#define FIELD_DMC520_SCRUB_EVENT_OUT3_INTEG_LSB 27U
#define FIELD_DMC520_SCRUB_EVENT_OUT3_INTEG_WIDTH 1U
#define FIELD_DMC520_SCRUB_EVENT_OUT3_INTEG_MASK 0x8000000U
#define FIELD_DMC520_SCRUB_EVENT_OUT3_INTEG_SHIFT_MASK 0x1bU
#define FIELD_DMC520_SCRUB_EVENT_OUT3_INTEG_RD(src) ((0x8000000U & (uint32_t)(src)) >> 27U)
#define FIELD_DMC520_SCRUB_EVENT_OUT3_INTEG_WR(dst) (0x8000000U & ((uint32_t)(dst) >> 27U))
#define FIELD_DMC520_SCRUB_EVENT_OUT3_INTEG_SET(dst, src) (((dst) & ~0x8000000U) | (((uint32_t)(src) << 27U) & 0x8000000U))

/*  INTEG_OUTPUTS_ADDR [ SCRUB_EVENT_OUT4_INTEG ]  */
#define DMC520_SCRUB_EVENT_OUT4_INTEG_ADDR 3592U
#define FIELD_DMC520_SCRUB_EVENT_OUT4_INTEG_MSB 28U
#define FIELD_DMC520_SCRUB_EVENT_OUT4_INTEG_LSB 28U
#define FIELD_DMC520_SCRUB_EVENT_OUT4_INTEG_WIDTH 1U
#define FIELD_DMC520_SCRUB_EVENT_OUT4_INTEG_MASK 0x10000000U
#define FIELD_DMC520_SCRUB_EVENT_OUT4_INTEG_SHIFT_MASK 0x1cU
#define FIELD_DMC520_SCRUB_EVENT_OUT4_INTEG_RD(src) ((0x10000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_SCRUB_EVENT_OUT4_INTEG_WR(dst) (0x10000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_SCRUB_EVENT_OUT4_INTEG_SET(dst, src) (((dst) & ~0x10000000U) | (((uint32_t)(src) << 28U) & 0x10000000U))

/*  INTEG_OUTPUTS_ADDR [ SCRUB_EVENT_OUT5_INTEG ]  */
#define DMC520_SCRUB_EVENT_OUT5_INTEG_ADDR 3592U
#define FIELD_DMC520_SCRUB_EVENT_OUT5_INTEG_MSB 29U
#define FIELD_DMC520_SCRUB_EVENT_OUT5_INTEG_LSB 29U
#define FIELD_DMC520_SCRUB_EVENT_OUT5_INTEG_WIDTH 1U
#define FIELD_DMC520_SCRUB_EVENT_OUT5_INTEG_MASK 0x20000000U
#define FIELD_DMC520_SCRUB_EVENT_OUT5_INTEG_SHIFT_MASK 0x1dU
#define FIELD_DMC520_SCRUB_EVENT_OUT5_INTEG_RD(src) ((0x20000000U & (uint32_t)(src)) >> 29U)
#define FIELD_DMC520_SCRUB_EVENT_OUT5_INTEG_WR(dst) (0x20000000U & ((uint32_t)(dst) >> 29U))
#define FIELD_DMC520_SCRUB_EVENT_OUT5_INTEG_SET(dst, src) (((dst) & ~0x20000000U) | (((uint32_t)(src) << 29U) & 0x20000000U))

/*  INTEG_OUTPUTS_ADDR [ SCRUB_EVENT_OUT6_INTEG ]  */
#define DMC520_SCRUB_EVENT_OUT6_INTEG_ADDR 3592U
#define FIELD_DMC520_SCRUB_EVENT_OUT6_INTEG_MSB 30U
#define FIELD_DMC520_SCRUB_EVENT_OUT6_INTEG_LSB 30U
#define FIELD_DMC520_SCRUB_EVENT_OUT6_INTEG_WIDTH 1U
#define FIELD_DMC520_SCRUB_EVENT_OUT6_INTEG_MASK 0x40000000U
#define FIELD_DMC520_SCRUB_EVENT_OUT6_INTEG_SHIFT_MASK 0x1eU
#define FIELD_DMC520_SCRUB_EVENT_OUT6_INTEG_RD(src) ((0x40000000U & (uint32_t)(src)) >> 30U)
#define FIELD_DMC520_SCRUB_EVENT_OUT6_INTEG_WR(dst) (0x40000000U & ((uint32_t)(dst) >> 30U))
#define FIELD_DMC520_SCRUB_EVENT_OUT6_INTEG_SET(dst, src) (((dst) & ~0x40000000U) | (((uint32_t)(src) << 30U) & 0x40000000U))

/*  INTEG_OUTPUTS_ADDR [ SCRUB_EVENT_OUT7_INTEG ]  */
#define DMC520_SCRUB_EVENT_OUT7_INTEG_ADDR 3592U
#define FIELD_DMC520_SCRUB_EVENT_OUT7_INTEG_MSB 31U
#define FIELD_DMC520_SCRUB_EVENT_OUT7_INTEG_LSB 31U
#define FIELD_DMC520_SCRUB_EVENT_OUT7_INTEG_WIDTH 1U
#define FIELD_DMC520_SCRUB_EVENT_OUT7_INTEG_MASK 0x80000000U
#define FIELD_DMC520_SCRUB_EVENT_OUT7_INTEG_SHIFT_MASK 0x1fU
#define FIELD_DMC520_SCRUB_EVENT_OUT7_INTEG_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_SCRUB_EVENT_OUT7_INTEG_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_SCRUB_EVENT_OUT7_INTEG_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  ADDRESS_CONTROL_NOW_ADDR [ COLUMN_BITS_NOW ]  */
#define DMC520_COLUMN_BITS_NOW_ADDR 4112U
#define FIELD_DMC520_COLUMN_BITS_NOW_MSB 2U
#define FIELD_DMC520_COLUMN_BITS_NOW_LSB 0U
#define FIELD_DMC520_COLUMN_BITS_NOW_WIDTH 3U
#define FIELD_DMC520_COLUMN_BITS_NOW_MASK 0x7U
#define FIELD_DMC520_COLUMN_BITS_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_COLUMN_BITS_NOW_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_COLUMN_BITS_NOW_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_COLUMN_BITS_NOW_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  ADDRESS_CONTROL_NOW_ADDR [ ROW_BITS_NOW ]  */
#define DMC520_ROW_BITS_NOW_ADDR 4112U
#define FIELD_DMC520_ROW_BITS_NOW_MSB 10U
#define FIELD_DMC520_ROW_BITS_NOW_LSB 8U
#define FIELD_DMC520_ROW_BITS_NOW_WIDTH 3U
#define FIELD_DMC520_ROW_BITS_NOW_MASK 0x700U
#define FIELD_DMC520_ROW_BITS_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_ROW_BITS_NOW_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ROW_BITS_NOW_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ROW_BITS_NOW_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  ADDRESS_CONTROL_NOW_ADDR [ BANK_BITS_NOW ]  */
#define DMC520_BANK_BITS_NOW_ADDR 4112U
#define FIELD_DMC520_BANK_BITS_NOW_MSB 18U
#define FIELD_DMC520_BANK_BITS_NOW_LSB 16U
#define FIELD_DMC520_BANK_BITS_NOW_WIDTH 3U
#define FIELD_DMC520_BANK_BITS_NOW_MASK 0x70000U
#define FIELD_DMC520_BANK_BITS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_BANK_BITS_NOW_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_BANK_BITS_NOW_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_BANK_BITS_NOW_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  ADDRESS_CONTROL_NOW_ADDR [ RANK_BITS_NOW ]  */
#define DMC520_RANK_BITS_NOW_ADDR 4112U
#define FIELD_DMC520_RANK_BITS_NOW_MSB 25U
#define FIELD_DMC520_RANK_BITS_NOW_LSB 24U
#define FIELD_DMC520_RANK_BITS_NOW_WIDTH 2U
#define FIELD_DMC520_RANK_BITS_NOW_MASK 0x3000000U
#define FIELD_DMC520_RANK_BITS_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_RANK_BITS_NOW_RD(src) ((0x3000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RANK_BITS_NOW_WR(dst) (0x3000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RANK_BITS_NOW_SET(dst, src) (((dst) & ~0x3000000U) | (((uint32_t)(src) << 24U) & 0x3000000U))

/*  ADDRESS_CONTROL_NOW_ADDR [ BANK_HASH_ENABLE_NOW ]  */
#define DMC520_BANK_HASH_ENABLE_NOW_ADDR 4112U
#define FIELD_DMC520_BANK_HASH_ENABLE_NOW_MSB 28U
#define FIELD_DMC520_BANK_HASH_ENABLE_NOW_LSB 28U
#define FIELD_DMC520_BANK_HASH_ENABLE_NOW_WIDTH 1U
#define FIELD_DMC520_BANK_HASH_ENABLE_NOW_MASK 0x10000000U
#define FIELD_DMC520_BANK_HASH_ENABLE_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_BANK_HASH_ENABLE_NOW_RD(src) ((0x10000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_BANK_HASH_ENABLE_NOW_WR(dst) (0x10000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_BANK_HASH_ENABLE_NOW_SET(dst, src) (((dst) & ~0x10000000U) | (((uint32_t)(src) << 28U) & 0x10000000U))

/*  DECODE_CONTROL_NOW_ADDR [ ADDRESS_DECODE_NOW ]  */
#define DMC520_ADDRESS_DECODE_NOW_ADDR 4116U
#define FIELD_DMC520_ADDRESS_DECODE_NOW_MSB 1U
#define FIELD_DMC520_ADDRESS_DECODE_NOW_LSB 0U
#define FIELD_DMC520_ADDRESS_DECODE_NOW_WIDTH 2U
#define FIELD_DMC520_ADDRESS_DECODE_NOW_MASK 0x3U
#define FIELD_DMC520_ADDRESS_DECODE_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ADDRESS_DECODE_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ADDRESS_DECODE_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ADDRESS_DECODE_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  DECODE_CONTROL_NOW_ADDR [ STRIPE_DECODE_NOW ]  */
#define DMC520_STRIPE_DECODE_NOW_ADDR 4116U
#define FIELD_DMC520_STRIPE_DECODE_NOW_MSB 6U
#define FIELD_DMC520_STRIPE_DECODE_NOW_LSB 4U
#define FIELD_DMC520_STRIPE_DECODE_NOW_WIDTH 3U
#define FIELD_DMC520_STRIPE_DECODE_NOW_MASK 0x70U
#define FIELD_DMC520_STRIPE_DECODE_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_STRIPE_DECODE_NOW_RD(src) ((0x70U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_STRIPE_DECODE_NOW_WR(dst) (0x70U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_STRIPE_DECODE_NOW_SET(dst, src) (((dst) & ~0x70U) | (((uint32_t)(src) << 4U) & 0x70U))

/*  ADDRESS_MAP_NOW_ADDR [ ADDR_MAP_MODE_NOW ]  */
#define DMC520_ADDR_MAP_MODE_NOW_ADDR 4124U
#define FIELD_DMC520_ADDR_MAP_MODE_NOW_MSB 2U
#define FIELD_DMC520_ADDR_MAP_MODE_NOW_LSB 0U
#define FIELD_DMC520_ADDR_MAP_MODE_NOW_WIDTH 3U
#define FIELD_DMC520_ADDR_MAP_MODE_NOW_MASK 0x7U
#define FIELD_DMC520_ADDR_MAP_MODE_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ADDR_MAP_MODE_NOW_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ADDR_MAP_MODE_NOW_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ADDR_MAP_MODE_NOW_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  ADDRESS_MAP_NOW_ADDR [ ADDR_MAP_MASK_NOW ]  */
#define DMC520_ADDR_MAP_MASK_NOW_ADDR 4124U
#define FIELD_DMC520_ADDR_MAP_MASK_NOW_MSB 31U
#define FIELD_DMC520_ADDR_MAP_MASK_NOW_LSB 16U
#define FIELD_DMC520_ADDR_MAP_MASK_NOW_WIDTH 16U
#define FIELD_DMC520_ADDR_MAP_MASK_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ADDR_MAP_MASK_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ADDR_MAP_MASK_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ADDR_MAP_MASK_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ADDR_MAP_MASK_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  LOW_POWER_CONTROL_NOW_ADDR [ STOP_MEM_CLOCK_SREF_NOW ]  */
#define DMC520_STOP_MEM_CLOCK_SREF_NOW_ADDR 4128U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NOW_MSB 1U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NOW_LSB 1U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NOW_WIDTH 1U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NOW_MASK 0x2U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_STOP_MEM_CLOCK_SREF_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  LOW_POWER_CONTROL_NOW_ADDR [ AUTO_POWER_DOWN_NOW ]  */
#define DMC520_AUTO_POWER_DOWN_NOW_ADDR 4128U
#define FIELD_DMC520_AUTO_POWER_DOWN_NOW_MSB 2U
#define FIELD_DMC520_AUTO_POWER_DOWN_NOW_LSB 2U
#define FIELD_DMC520_AUTO_POWER_DOWN_NOW_WIDTH 1U
#define FIELD_DMC520_AUTO_POWER_DOWN_NOW_MASK 0x4U
#define FIELD_DMC520_AUTO_POWER_DOWN_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_AUTO_POWER_DOWN_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_AUTO_POWER_DOWN_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_AUTO_POWER_DOWN_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  LOW_POWER_CONTROL_NOW_ADDR [ AUTO_SELF_REFRESH_NOW ]  */
#define DMC520_AUTO_SELF_REFRESH_NOW_ADDR 4128U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NOW_MSB 3U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NOW_LSB 3U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NOW_WIDTH 1U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NOW_MASK 0x8U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_AUTO_SELF_REFRESH_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_AUTO_SELF_REFRESH_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_AUTO_SELF_REFRESH_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  LOW_POWER_CONTROL_NOW_ADDR [ ASR_PERIOD_NOW ]  */
#define DMC520_ASR_PERIOD_NOW_ADDR 4128U
#define FIELD_DMC520_ASR_PERIOD_NOW_MSB 7U
#define FIELD_DMC520_ASR_PERIOD_NOW_LSB 4U
#define FIELD_DMC520_ASR_PERIOD_NOW_WIDTH 4U
#define FIELD_DMC520_ASR_PERIOD_NOW_MASK 0xf0U
#define FIELD_DMC520_ASR_PERIOD_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_ASR_PERIOD_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_ASR_PERIOD_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_ASR_PERIOD_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  TURNAROUND_CONTROL_NOW_ADDR [ TURNAROUND_LIMIT_L_NOW ]  */
#define DMC520_TURNAROUND_LIMIT_L_NOW_ADDR 4136U
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NOW_MSB 3U
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NOW_LSB 0U
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NOW_WIDTH 4U
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NOW_MASK 0xfU
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TURNAROUND_LIMIT_L_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  TURNAROUND_CONTROL_NOW_ADDR [ TURNAROUND_LIMIT_M_NOW ]  */
#define DMC520_TURNAROUND_LIMIT_M_NOW_ADDR 4136U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NOW_MSB 11U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NOW_LSB 8U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NOW_WIDTH 4U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NOW_MASK 0xf00U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_TURNAROUND_LIMIT_M_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  TURNAROUND_CONTROL_NOW_ADDR [ TURNAROUND_LIMIT_H_NOW ]  */
#define DMC520_TURNAROUND_LIMIT_H_NOW_ADDR 4136U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NOW_MSB 19U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NOW_LSB 16U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NOW_WIDTH 4U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NOW_MASK 0xf0000U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_TURNAROUND_LIMIT_H_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  TURNAROUND_CONTROL_NOW_ADDR [ TURNAROUND_LIMIT_HH_NOW ]  */
#define DMC520_TURNAROUND_LIMIT_HH_NOW_ADDR 4136U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NOW_MSB 27U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NOW_LSB 24U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NOW_WIDTH 4U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NOW_MASK 0xf000000U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NOW_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NOW_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_TURNAROUND_LIMIT_HH_NOW_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  TURNAROUND_CONTROL_NOW_ADDR [ TURNAROUND_PRESCALAR_NOW ]  */
#define DMC520_TURNAROUND_PRESCALAR_NOW_ADDR 4136U
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NOW_MSB 31U
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NOW_LSB 30U
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NOW_WIDTH 2U
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NOW_MASK 0xc0000000U
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NOW_SHIFT_MASK 0x1eU
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NOW_RD(src) ((0xc0000000U & (uint32_t)(src)) >> 30U)
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NOW_WR(dst) (0xc0000000U & ((uint32_t)(dst) >> 30U))
#define FIELD_DMC520_TURNAROUND_PRESCALAR_NOW_SET(dst, src) (((dst) & ~0xc0000000U) | (((uint32_t)(src) << 30U) & 0xc0000000U))

/*  HIT_TURNAROUND_CONTROL_NOW_ADDR [ HIT_TURNAROUND_LIMIT_L_NOW ]  */
#define DMC520_HIT_TURNAROUND_LIMIT_L_NOW_ADDR 4140U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NOW_MSB 5U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NOW_LSB 0U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NOW_WIDTH 6U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NOW_MASK 0x3fU
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_L_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  HIT_TURNAROUND_CONTROL_NOW_ADDR [ HITS_MASK_L_NOW ]  */
#define DMC520_HITS_MASK_L_NOW_ADDR 4140U
#define FIELD_DMC520_HITS_MASK_L_NOW_MSB 7U
#define FIELD_DMC520_HITS_MASK_L_NOW_LSB 7U
#define FIELD_DMC520_HITS_MASK_L_NOW_WIDTH 1U
#define FIELD_DMC520_HITS_MASK_L_NOW_MASK 0x80U
#define FIELD_DMC520_HITS_MASK_L_NOW_SHIFT_MASK 0x7U
#define FIELD_DMC520_HITS_MASK_L_NOW_RD(src) ((0x80U & (uint32_t)(src)) >> 7U)
#define FIELD_DMC520_HITS_MASK_L_NOW_WR(dst) (0x80U & ((uint32_t)(dst) >> 7U))
#define FIELD_DMC520_HITS_MASK_L_NOW_SET(dst, src) (((dst) & ~0x80U) | (((uint32_t)(src) << 7U) & 0x80U))

/*  HIT_TURNAROUND_CONTROL_NOW_ADDR [ HIT_TURNAROUND_LIMIT_M_NOW ]  */
#define DMC520_HIT_TURNAROUND_LIMIT_M_NOW_ADDR 4140U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NOW_MSB 13U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NOW_LSB 8U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NOW_WIDTH 6U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NOW_MASK 0x3f00U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NOW_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NOW_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_M_NOW_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  HIT_TURNAROUND_CONTROL_NOW_ADDR [ HITS_MASK_M_NOW ]  */
#define DMC520_HITS_MASK_M_NOW_ADDR 4140U
#define FIELD_DMC520_HITS_MASK_M_NOW_MSB 15U
#define FIELD_DMC520_HITS_MASK_M_NOW_LSB 15U
#define FIELD_DMC520_HITS_MASK_M_NOW_WIDTH 1U
#define FIELD_DMC520_HITS_MASK_M_NOW_MASK 0x8000U
#define FIELD_DMC520_HITS_MASK_M_NOW_SHIFT_MASK 0xfU
#define FIELD_DMC520_HITS_MASK_M_NOW_RD(src) ((0x8000U & (uint32_t)(src)) >> 15U)
#define FIELD_DMC520_HITS_MASK_M_NOW_WR(dst) (0x8000U & ((uint32_t)(dst) >> 15U))
#define FIELD_DMC520_HITS_MASK_M_NOW_SET(dst, src) (((dst) & ~0x8000U) | (((uint32_t)(src) << 15U) & 0x8000U))

/*  HIT_TURNAROUND_CONTROL_NOW_ADDR [ HIT_TURNAROUND_LIMIT_H_NOW ]  */
#define DMC520_HIT_TURNAROUND_LIMIT_H_NOW_ADDR 4140U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NOW_MSB 21U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NOW_LSB 16U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NOW_WIDTH 6U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NOW_MASK 0x3f0000U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NOW_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NOW_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_H_NOW_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  HIT_TURNAROUND_CONTROL_NOW_ADDR [ HITS_MASK_H_NOW ]  */
#define DMC520_HITS_MASK_H_NOW_ADDR 4140U
#define FIELD_DMC520_HITS_MASK_H_NOW_MSB 23U
#define FIELD_DMC520_HITS_MASK_H_NOW_LSB 23U
#define FIELD_DMC520_HITS_MASK_H_NOW_WIDTH 1U
#define FIELD_DMC520_HITS_MASK_H_NOW_MASK 0x800000U
#define FIELD_DMC520_HITS_MASK_H_NOW_SHIFT_MASK 0x17U
#define FIELD_DMC520_HITS_MASK_H_NOW_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_HITS_MASK_H_NOW_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_HITS_MASK_H_NOW_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  HIT_TURNAROUND_CONTROL_NOW_ADDR [ HIT_TURNAROUND_LIMIT_HH_NOW ]  */
#define DMC520_HIT_TURNAROUND_LIMIT_HH_NOW_ADDR 4140U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NOW_MSB 29U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NOW_LSB 24U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NOW_WIDTH 6U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NOW_MASK 0x3f000000U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NOW_RD(src) ((0x3f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NOW_WR(dst) (0x3f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_HIT_TURNAROUND_LIMIT_HH_NOW_SET(dst, src) (((dst) & ~0x3f000000U) | (((uint32_t)(src) << 24U) & 0x3f000000U))

/*  HIT_TURNAROUND_CONTROL_NOW_ADDR [ HITS_MASK_HH_NOW ]  */
#define DMC520_HITS_MASK_HH_NOW_ADDR 4140U
#define FIELD_DMC520_HITS_MASK_HH_NOW_MSB 31U
#define FIELD_DMC520_HITS_MASK_HH_NOW_LSB 31U
#define FIELD_DMC520_HITS_MASK_HH_NOW_WIDTH 1U
#define FIELD_DMC520_HITS_MASK_HH_NOW_MASK 0x80000000U
#define FIELD_DMC520_HITS_MASK_HH_NOW_SHIFT_MASK 0x1fU
#define FIELD_DMC520_HITS_MASK_HH_NOW_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_HITS_MASK_HH_NOW_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_HITS_MASK_HH_NOW_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  QOS_CLASS_CONTROL_NOW_ADDR [ MEDIUM_QOS_START_NOW ]  */
#define DMC520_MEDIUM_QOS_START_NOW_ADDR 4144U
#define FIELD_DMC520_MEDIUM_QOS_START_NOW_MSB 3U
#define FIELD_DMC520_MEDIUM_QOS_START_NOW_LSB 0U
#define FIELD_DMC520_MEDIUM_QOS_START_NOW_WIDTH 4U
#define FIELD_DMC520_MEDIUM_QOS_START_NOW_MASK 0xfU
#define FIELD_DMC520_MEDIUM_QOS_START_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_MEDIUM_QOS_START_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_MEDIUM_QOS_START_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_MEDIUM_QOS_START_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  QOS_CLASS_CONTROL_NOW_ADDR [ HIGH_QOS_START_NOW ]  */
#define DMC520_HIGH_QOS_START_NOW_ADDR 4144U
#define FIELD_DMC520_HIGH_QOS_START_NOW_MSB 7U
#define FIELD_DMC520_HIGH_QOS_START_NOW_LSB 4U
#define FIELD_DMC520_HIGH_QOS_START_NOW_WIDTH 4U
#define FIELD_DMC520_HIGH_QOS_START_NOW_MASK 0xf0U
#define FIELD_DMC520_HIGH_QOS_START_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_HIGH_QOS_START_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_HIGH_QOS_START_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_HIGH_QOS_START_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  QOS_CLASS_CONTROL_NOW_ADDR [ HIGH_HIGH_QOS_START_NOW ]  */
#define DMC520_HIGH_HIGH_QOS_START_NOW_ADDR 4144U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NOW_MSB 11U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NOW_LSB 8U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NOW_WIDTH 4U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NOW_MASK 0xf00U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_HIGH_HIGH_QOS_START_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  ESCALATION_CONTROL_NOW_ADDR [ ESCALATION_PRESCALAR_NOW ]  */
#define DMC520_ESCALATION_PRESCALAR_NOW_ADDR 4148U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NOW_MSB 1U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NOW_LSB 0U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NOW_WIDTH 2U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NOW_MASK 0x3U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ESCALATION_PRESCALAR_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ESCALATION_PRESCALAR_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ESCALATION_PRESCALAR_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  ESCALATION_CONTROL_NOW_ADDR [ ESCALATION_COUNT_NOW ]  */
#define DMC520_ESCALATION_COUNT_NOW_ADDR 4148U
#define FIELD_DMC520_ESCALATION_COUNT_NOW_MSB 11U
#define FIELD_DMC520_ESCALATION_COUNT_NOW_LSB 8U
#define FIELD_DMC520_ESCALATION_COUNT_NOW_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_NOW_MASK 0xf00U
#define FIELD_DMC520_ESCALATION_COUNT_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_ESCALATION_COUNT_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ESCALATION_COUNT_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ESCALATION_COUNT_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  ESCALATION_CONTROL_NOW_ADDR [ READ_BACKLOG_SUPPRESSION_NOW ]  */
#define DMC520_READ_BACKLOG_SUPPRESSION_NOW_ADDR 4148U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NOW_MSB 19U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NOW_LSB 16U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NOW_WIDTH 4U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NOW_MASK 0xf0000U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_READ_BACKLOG_SUPPRESSION_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  QV_CONTROL_31_00_NOW_ADDR [ QOS0_PRIORITY_NOW ]  */
#define DMC520_QOS0_PRIORITY_NOW_ADDR 4152U
#define FIELD_DMC520_QOS0_PRIORITY_NOW_MSB 3U
#define FIELD_DMC520_QOS0_PRIORITY_NOW_LSB 0U
#define FIELD_DMC520_QOS0_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS0_PRIORITY_NOW_MASK 0xfU
#define FIELD_DMC520_QOS0_PRIORITY_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_QOS0_PRIORITY_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QOS0_PRIORITY_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QOS0_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  QV_CONTROL_31_00_NOW_ADDR [ QOS1_PRIORITY_NOW ]  */
#define DMC520_QOS1_PRIORITY_NOW_ADDR 4152U
#define FIELD_DMC520_QOS1_PRIORITY_NOW_MSB 7U
#define FIELD_DMC520_QOS1_PRIORITY_NOW_LSB 4U
#define FIELD_DMC520_QOS1_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS1_PRIORITY_NOW_MASK 0xf0U
#define FIELD_DMC520_QOS1_PRIORITY_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_QOS1_PRIORITY_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QOS1_PRIORITY_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QOS1_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  QV_CONTROL_31_00_NOW_ADDR [ QOS2_PRIORITY_NOW ]  */
#define DMC520_QOS2_PRIORITY_NOW_ADDR 4152U
#define FIELD_DMC520_QOS2_PRIORITY_NOW_MSB 11U
#define FIELD_DMC520_QOS2_PRIORITY_NOW_LSB 8U
#define FIELD_DMC520_QOS2_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS2_PRIORITY_NOW_MASK 0xf00U
#define FIELD_DMC520_QOS2_PRIORITY_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_QOS2_PRIORITY_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QOS2_PRIORITY_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QOS2_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  QV_CONTROL_31_00_NOW_ADDR [ QOS3_PRIORITY_NOW ]  */
#define DMC520_QOS3_PRIORITY_NOW_ADDR 4152U
#define FIELD_DMC520_QOS3_PRIORITY_NOW_MSB 15U
#define FIELD_DMC520_QOS3_PRIORITY_NOW_LSB 12U
#define FIELD_DMC520_QOS3_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS3_PRIORITY_NOW_MASK 0xf000U
#define FIELD_DMC520_QOS3_PRIORITY_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_QOS3_PRIORITY_NOW_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QOS3_PRIORITY_NOW_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QOS3_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  QV_CONTROL_31_00_NOW_ADDR [ QOS4_PRIORITY_NOW ]  */
#define DMC520_QOS4_PRIORITY_NOW_ADDR 4152U
#define FIELD_DMC520_QOS4_PRIORITY_NOW_MSB 19U
#define FIELD_DMC520_QOS4_PRIORITY_NOW_LSB 16U
#define FIELD_DMC520_QOS4_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS4_PRIORITY_NOW_MASK 0xf0000U
#define FIELD_DMC520_QOS4_PRIORITY_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_QOS4_PRIORITY_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QOS4_PRIORITY_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QOS4_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  QV_CONTROL_31_00_NOW_ADDR [ QOS5_PRIORITY_NOW ]  */
#define DMC520_QOS5_PRIORITY_NOW_ADDR 4152U
#define FIELD_DMC520_QOS5_PRIORITY_NOW_MSB 23U
#define FIELD_DMC520_QOS5_PRIORITY_NOW_LSB 20U
#define FIELD_DMC520_QOS5_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS5_PRIORITY_NOW_MASK 0xf00000U
#define FIELD_DMC520_QOS5_PRIORITY_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_QOS5_PRIORITY_NOW_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QOS5_PRIORITY_NOW_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QOS5_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  QV_CONTROL_31_00_NOW_ADDR [ QOS6_PRIORITY_NOW ]  */
#define DMC520_QOS6_PRIORITY_NOW_ADDR 4152U
#define FIELD_DMC520_QOS6_PRIORITY_NOW_MSB 27U
#define FIELD_DMC520_QOS6_PRIORITY_NOW_LSB 24U
#define FIELD_DMC520_QOS6_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS6_PRIORITY_NOW_MASK 0xf000000U
#define FIELD_DMC520_QOS6_PRIORITY_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_QOS6_PRIORITY_NOW_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QOS6_PRIORITY_NOW_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QOS6_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  QV_CONTROL_31_00_NOW_ADDR [ QOS7_PRIORITY_NOW ]  */
#define DMC520_QOS7_PRIORITY_NOW_ADDR 4152U
#define FIELD_DMC520_QOS7_PRIORITY_NOW_MSB 31U
#define FIELD_DMC520_QOS7_PRIORITY_NOW_LSB 28U
#define FIELD_DMC520_QOS7_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS7_PRIORITY_NOW_MASK 0xf0000000U
#define FIELD_DMC520_QOS7_PRIORITY_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QOS7_PRIORITY_NOW_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QOS7_PRIORITY_NOW_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QOS7_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  QV_CONTROL_63_32_NOW_ADDR [ QOS8_PRIORITY_NOW ]  */
#define DMC520_QOS8_PRIORITY_NOW_ADDR 4156U
#define FIELD_DMC520_QOS8_PRIORITY_NOW_MSB 3U
#define FIELD_DMC520_QOS8_PRIORITY_NOW_LSB 0U
#define FIELD_DMC520_QOS8_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS8_PRIORITY_NOW_MASK 0xfU
#define FIELD_DMC520_QOS8_PRIORITY_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_QOS8_PRIORITY_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QOS8_PRIORITY_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QOS8_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  QV_CONTROL_63_32_NOW_ADDR [ QOS9_PRIORITY_NOW ]  */
#define DMC520_QOS9_PRIORITY_NOW_ADDR 4156U
#define FIELD_DMC520_QOS9_PRIORITY_NOW_MSB 7U
#define FIELD_DMC520_QOS9_PRIORITY_NOW_LSB 4U
#define FIELD_DMC520_QOS9_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS9_PRIORITY_NOW_MASK 0xf0U
#define FIELD_DMC520_QOS9_PRIORITY_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_QOS9_PRIORITY_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QOS9_PRIORITY_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QOS9_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  QV_CONTROL_63_32_NOW_ADDR [ QOS10_PRIORITY_NOW ]  */
#define DMC520_QOS10_PRIORITY_NOW_ADDR 4156U
#define FIELD_DMC520_QOS10_PRIORITY_NOW_MSB 11U
#define FIELD_DMC520_QOS10_PRIORITY_NOW_LSB 8U
#define FIELD_DMC520_QOS10_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS10_PRIORITY_NOW_MASK 0xf00U
#define FIELD_DMC520_QOS10_PRIORITY_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_QOS10_PRIORITY_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QOS10_PRIORITY_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QOS10_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  QV_CONTROL_63_32_NOW_ADDR [ QOS11_PRIORITY_NOW ]  */
#define DMC520_QOS11_PRIORITY_NOW_ADDR 4156U
#define FIELD_DMC520_QOS11_PRIORITY_NOW_MSB 15U
#define FIELD_DMC520_QOS11_PRIORITY_NOW_LSB 12U
#define FIELD_DMC520_QOS11_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS11_PRIORITY_NOW_MASK 0xf000U
#define FIELD_DMC520_QOS11_PRIORITY_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_QOS11_PRIORITY_NOW_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QOS11_PRIORITY_NOW_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QOS11_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  QV_CONTROL_63_32_NOW_ADDR [ QOS12_PRIORITY_NOW ]  */
#define DMC520_QOS12_PRIORITY_NOW_ADDR 4156U
#define FIELD_DMC520_QOS12_PRIORITY_NOW_MSB 19U
#define FIELD_DMC520_QOS12_PRIORITY_NOW_LSB 16U
#define FIELD_DMC520_QOS12_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS12_PRIORITY_NOW_MASK 0xf0000U
#define FIELD_DMC520_QOS12_PRIORITY_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_QOS12_PRIORITY_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QOS12_PRIORITY_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QOS12_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  QV_CONTROL_63_32_NOW_ADDR [ QOS13_PRIORITY_NOW ]  */
#define DMC520_QOS13_PRIORITY_NOW_ADDR 4156U
#define FIELD_DMC520_QOS13_PRIORITY_NOW_MSB 23U
#define FIELD_DMC520_QOS13_PRIORITY_NOW_LSB 20U
#define FIELD_DMC520_QOS13_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS13_PRIORITY_NOW_MASK 0xf00000U
#define FIELD_DMC520_QOS13_PRIORITY_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_QOS13_PRIORITY_NOW_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QOS13_PRIORITY_NOW_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QOS13_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  QV_CONTROL_63_32_NOW_ADDR [ QOS14_PRIORITY_NOW ]  */
#define DMC520_QOS14_PRIORITY_NOW_ADDR 4156U
#define FIELD_DMC520_QOS14_PRIORITY_NOW_MSB 27U
#define FIELD_DMC520_QOS14_PRIORITY_NOW_LSB 24U
#define FIELD_DMC520_QOS14_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS14_PRIORITY_NOW_MASK 0xf000000U
#define FIELD_DMC520_QOS14_PRIORITY_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_QOS14_PRIORITY_NOW_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QOS14_PRIORITY_NOW_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QOS14_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  QV_CONTROL_63_32_NOW_ADDR [ QOS15_PRIORITY_NOW ]  */
#define DMC520_QOS15_PRIORITY_NOW_ADDR 4156U
#define FIELD_DMC520_QOS15_PRIORITY_NOW_MSB 31U
#define FIELD_DMC520_QOS15_PRIORITY_NOW_LSB 28U
#define FIELD_DMC520_QOS15_PRIORITY_NOW_WIDTH 4U
#define FIELD_DMC520_QOS15_PRIORITY_NOW_MASK 0xf0000000U
#define FIELD_DMC520_QOS15_PRIORITY_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QOS15_PRIORITY_NOW_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QOS15_PRIORITY_NOW_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QOS15_PRIORITY_NOW_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  RT_CONTROL_31_00_NOW_ADDR [ QOS0_TIMEOUT_NOW ]  */
#define DMC520_QOS0_TIMEOUT_NOW_ADDR 4160U
#define FIELD_DMC520_QOS0_TIMEOUT_NOW_MSB 3U
#define FIELD_DMC520_QOS0_TIMEOUT_NOW_LSB 0U
#define FIELD_DMC520_QOS0_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS0_TIMEOUT_NOW_MASK 0xfU
#define FIELD_DMC520_QOS0_TIMEOUT_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_QOS0_TIMEOUT_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QOS0_TIMEOUT_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QOS0_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  RT_CONTROL_31_00_NOW_ADDR [ QOS1_TIMEOUT_NOW ]  */
#define DMC520_QOS1_TIMEOUT_NOW_ADDR 4160U
#define FIELD_DMC520_QOS1_TIMEOUT_NOW_MSB 7U
#define FIELD_DMC520_QOS1_TIMEOUT_NOW_LSB 4U
#define FIELD_DMC520_QOS1_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS1_TIMEOUT_NOW_MASK 0xf0U
#define FIELD_DMC520_QOS1_TIMEOUT_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_QOS1_TIMEOUT_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QOS1_TIMEOUT_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QOS1_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  RT_CONTROL_31_00_NOW_ADDR [ QOS2_TIMEOUT_NOW ]  */
#define DMC520_QOS2_TIMEOUT_NOW_ADDR 4160U
#define FIELD_DMC520_QOS2_TIMEOUT_NOW_MSB 11U
#define FIELD_DMC520_QOS2_TIMEOUT_NOW_LSB 8U
#define FIELD_DMC520_QOS2_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS2_TIMEOUT_NOW_MASK 0xf00U
#define FIELD_DMC520_QOS2_TIMEOUT_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_QOS2_TIMEOUT_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QOS2_TIMEOUT_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QOS2_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  RT_CONTROL_31_00_NOW_ADDR [ QOS3_TIMEOUT_NOW ]  */
#define DMC520_QOS3_TIMEOUT_NOW_ADDR 4160U
#define FIELD_DMC520_QOS3_TIMEOUT_NOW_MSB 15U
#define FIELD_DMC520_QOS3_TIMEOUT_NOW_LSB 12U
#define FIELD_DMC520_QOS3_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS3_TIMEOUT_NOW_MASK 0xf000U
#define FIELD_DMC520_QOS3_TIMEOUT_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_QOS3_TIMEOUT_NOW_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QOS3_TIMEOUT_NOW_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QOS3_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  RT_CONTROL_31_00_NOW_ADDR [ QOS4_TIMEOUT_NOW ]  */
#define DMC520_QOS4_TIMEOUT_NOW_ADDR 4160U
#define FIELD_DMC520_QOS4_TIMEOUT_NOW_MSB 19U
#define FIELD_DMC520_QOS4_TIMEOUT_NOW_LSB 16U
#define FIELD_DMC520_QOS4_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS4_TIMEOUT_NOW_MASK 0xf0000U
#define FIELD_DMC520_QOS4_TIMEOUT_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_QOS4_TIMEOUT_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QOS4_TIMEOUT_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QOS4_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  RT_CONTROL_31_00_NOW_ADDR [ QOS5_TIMEOUT_NOW ]  */
#define DMC520_QOS5_TIMEOUT_NOW_ADDR 4160U
#define FIELD_DMC520_QOS5_TIMEOUT_NOW_MSB 23U
#define FIELD_DMC520_QOS5_TIMEOUT_NOW_LSB 20U
#define FIELD_DMC520_QOS5_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS5_TIMEOUT_NOW_MASK 0xf00000U
#define FIELD_DMC520_QOS5_TIMEOUT_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_QOS5_TIMEOUT_NOW_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QOS5_TIMEOUT_NOW_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QOS5_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  RT_CONTROL_31_00_NOW_ADDR [ QOS6_TIMEOUT_NOW ]  */
#define DMC520_QOS6_TIMEOUT_NOW_ADDR 4160U
#define FIELD_DMC520_QOS6_TIMEOUT_NOW_MSB 27U
#define FIELD_DMC520_QOS6_TIMEOUT_NOW_LSB 24U
#define FIELD_DMC520_QOS6_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS6_TIMEOUT_NOW_MASK 0xf000000U
#define FIELD_DMC520_QOS6_TIMEOUT_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_QOS6_TIMEOUT_NOW_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QOS6_TIMEOUT_NOW_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QOS6_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  RT_CONTROL_31_00_NOW_ADDR [ QOS7_TIMEOUT_NOW ]  */
#define DMC520_QOS7_TIMEOUT_NOW_ADDR 4160U
#define FIELD_DMC520_QOS7_TIMEOUT_NOW_MSB 31U
#define FIELD_DMC520_QOS7_TIMEOUT_NOW_LSB 28U
#define FIELD_DMC520_QOS7_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS7_TIMEOUT_NOW_MASK 0xf0000000U
#define FIELD_DMC520_QOS7_TIMEOUT_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QOS7_TIMEOUT_NOW_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QOS7_TIMEOUT_NOW_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QOS7_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  RT_CONTROL_63_32_NOW_ADDR [ QOS8_TIMEOUT_NOW ]  */
#define DMC520_QOS8_TIMEOUT_NOW_ADDR 4164U
#define FIELD_DMC520_QOS8_TIMEOUT_NOW_MSB 3U
#define FIELD_DMC520_QOS8_TIMEOUT_NOW_LSB 0U
#define FIELD_DMC520_QOS8_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS8_TIMEOUT_NOW_MASK 0xfU
#define FIELD_DMC520_QOS8_TIMEOUT_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_QOS8_TIMEOUT_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QOS8_TIMEOUT_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QOS8_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  RT_CONTROL_63_32_NOW_ADDR [ QOS9_TIMEOUT_NOW ]  */
#define DMC520_QOS9_TIMEOUT_NOW_ADDR 4164U
#define FIELD_DMC520_QOS9_TIMEOUT_NOW_MSB 7U
#define FIELD_DMC520_QOS9_TIMEOUT_NOW_LSB 4U
#define FIELD_DMC520_QOS9_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS9_TIMEOUT_NOW_MASK 0xf0U
#define FIELD_DMC520_QOS9_TIMEOUT_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_QOS9_TIMEOUT_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QOS9_TIMEOUT_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QOS9_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  RT_CONTROL_63_32_NOW_ADDR [ QOS10_TIMEOUT_NOW ]  */
#define DMC520_QOS10_TIMEOUT_NOW_ADDR 4164U
#define FIELD_DMC520_QOS10_TIMEOUT_NOW_MSB 11U
#define FIELD_DMC520_QOS10_TIMEOUT_NOW_LSB 8U
#define FIELD_DMC520_QOS10_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS10_TIMEOUT_NOW_MASK 0xf00U
#define FIELD_DMC520_QOS10_TIMEOUT_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_QOS10_TIMEOUT_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QOS10_TIMEOUT_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QOS10_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  RT_CONTROL_63_32_NOW_ADDR [ QOS11_TIMEOUT_NOW ]  */
#define DMC520_QOS11_TIMEOUT_NOW_ADDR 4164U
#define FIELD_DMC520_QOS11_TIMEOUT_NOW_MSB 15U
#define FIELD_DMC520_QOS11_TIMEOUT_NOW_LSB 12U
#define FIELD_DMC520_QOS11_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS11_TIMEOUT_NOW_MASK 0xf000U
#define FIELD_DMC520_QOS11_TIMEOUT_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_QOS11_TIMEOUT_NOW_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QOS11_TIMEOUT_NOW_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QOS11_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  RT_CONTROL_63_32_NOW_ADDR [ QOS12_TIMEOUT_NOW ]  */
#define DMC520_QOS12_TIMEOUT_NOW_ADDR 4164U
#define FIELD_DMC520_QOS12_TIMEOUT_NOW_MSB 19U
#define FIELD_DMC520_QOS12_TIMEOUT_NOW_LSB 16U
#define FIELD_DMC520_QOS12_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS12_TIMEOUT_NOW_MASK 0xf0000U
#define FIELD_DMC520_QOS12_TIMEOUT_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_QOS12_TIMEOUT_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QOS12_TIMEOUT_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QOS12_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  RT_CONTROL_63_32_NOW_ADDR [ QOS13_TIMEOUT_NOW ]  */
#define DMC520_QOS13_TIMEOUT_NOW_ADDR 4164U
#define FIELD_DMC520_QOS13_TIMEOUT_NOW_MSB 23U
#define FIELD_DMC520_QOS13_TIMEOUT_NOW_LSB 20U
#define FIELD_DMC520_QOS13_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS13_TIMEOUT_NOW_MASK 0xf00000U
#define FIELD_DMC520_QOS13_TIMEOUT_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_QOS13_TIMEOUT_NOW_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QOS13_TIMEOUT_NOW_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QOS13_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  RT_CONTROL_63_32_NOW_ADDR [ QOS14_TIMEOUT_NOW ]  */
#define DMC520_QOS14_TIMEOUT_NOW_ADDR 4164U
#define FIELD_DMC520_QOS14_TIMEOUT_NOW_MSB 27U
#define FIELD_DMC520_QOS14_TIMEOUT_NOW_LSB 24U
#define FIELD_DMC520_QOS14_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS14_TIMEOUT_NOW_MASK 0xf000000U
#define FIELD_DMC520_QOS14_TIMEOUT_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_QOS14_TIMEOUT_NOW_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QOS14_TIMEOUT_NOW_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QOS14_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  RT_CONTROL_63_32_NOW_ADDR [ QOS15_TIMEOUT_NOW ]  */
#define DMC520_QOS15_TIMEOUT_NOW_ADDR 4164U
#define FIELD_DMC520_QOS15_TIMEOUT_NOW_MSB 31U
#define FIELD_DMC520_QOS15_TIMEOUT_NOW_LSB 28U
#define FIELD_DMC520_QOS15_TIMEOUT_NOW_WIDTH 4U
#define FIELD_DMC520_QOS15_TIMEOUT_NOW_MASK 0xf0000000U
#define FIELD_DMC520_QOS15_TIMEOUT_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QOS15_TIMEOUT_NOW_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QOS15_TIMEOUT_NOW_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QOS15_TIMEOUT_NOW_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  TIMEOUT_CONTROL_NOW_ADDR [ TIMEOUT_PRESCALAR_NOW ]  */
#define DMC520_TIMEOUT_PRESCALAR_NOW_ADDR 4168U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NOW_MSB 1U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NOW_LSB 0U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NOW_WIDTH 2U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NOW_MASK 0x3U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TIMEOUT_PRESCALAR_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  CREDIT_CONTROL_NOW_ADDR [ CREDIT_PRESCALAR_NOW ]  */
#define DMC520_CREDIT_PRESCALAR_NOW_ADDR 4172U
#define FIELD_DMC520_CREDIT_PRESCALAR_NOW_MSB 1U
#define FIELD_DMC520_CREDIT_PRESCALAR_NOW_LSB 0U
#define FIELD_DMC520_CREDIT_PRESCALAR_NOW_WIDTH 2U
#define FIELD_DMC520_CREDIT_PRESCALAR_NOW_MASK 0x3U
#define FIELD_DMC520_CREDIT_PRESCALAR_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_CREDIT_PRESCALAR_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_CREDIT_PRESCALAR_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_CREDIT_PRESCALAR_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  CREDIT_CONTROL_NOW_ADDR [ CREDIT_COUNT_NOW ]  */
#define DMC520_CREDIT_COUNT_NOW_ADDR 4172U
#define FIELD_DMC520_CREDIT_COUNT_NOW_MSB 11U
#define FIELD_DMC520_CREDIT_COUNT_NOW_LSB 8U
#define FIELD_DMC520_CREDIT_COUNT_NOW_WIDTH 4U
#define FIELD_DMC520_CREDIT_COUNT_NOW_MASK 0xf00U
#define FIELD_DMC520_CREDIT_COUNT_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_CREDIT_COUNT_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_CREDIT_COUNT_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_CREDIT_COUNT_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  WRITE_PRIORITY_CONTROL_31_00_NOW_ADDR [ WRITE_FILL_PRIORITY_1_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_1_16THS_NOW_ADDR 4176U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NOW_MSB 7U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NOW_LSB 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NOW_MASK 0xf0U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_1_16THS_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  WRITE_PRIORITY_CONTROL_31_00_NOW_ADDR [ WRITE_FILL_PRIORITY_2_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_2_16THS_NOW_ADDR 4176U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NOW_MSB 11U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NOW_LSB 8U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NOW_MASK 0xf00U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_2_16THS_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  WRITE_PRIORITY_CONTROL_31_00_NOW_ADDR [ WRITE_FILL_PRIORITY_3_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_3_16THS_NOW_ADDR 4176U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NOW_MSB 15U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NOW_LSB 12U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NOW_MASK 0xf000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NOW_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NOW_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_3_16THS_NOW_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  WRITE_PRIORITY_CONTROL_31_00_NOW_ADDR [ WRITE_FILL_PRIORITY_4_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_4_16THS_NOW_ADDR 4176U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NOW_MSB 19U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NOW_LSB 16U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NOW_MASK 0xf0000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_4_16THS_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  WRITE_PRIORITY_CONTROL_31_00_NOW_ADDR [ WRITE_FILL_PRIORITY_5_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_5_16THS_NOW_ADDR 4176U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NOW_MSB 23U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NOW_LSB 20U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NOW_MASK 0xf00000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NOW_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NOW_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_5_16THS_NOW_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  WRITE_PRIORITY_CONTROL_31_00_NOW_ADDR [ WRITE_FILL_PRIORITY_6_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_6_16THS_NOW_ADDR 4176U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NOW_MSB 27U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NOW_LSB 24U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NOW_MASK 0xf000000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NOW_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NOW_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_6_16THS_NOW_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  WRITE_PRIORITY_CONTROL_31_00_NOW_ADDR [ WRITE_FILL_PRIORITY_7_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_7_16THS_NOW_ADDR 4176U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NOW_MSB 31U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NOW_LSB 28U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NOW_MASK 0xf0000000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NOW_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NOW_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_7_16THS_NOW_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  WRITE_PRIORITY_CONTROL_63_32_NOW_ADDR [ WRITE_FILL_PRIORITY_8_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_8_16THS_NOW_ADDR 4180U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NOW_MSB 3U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NOW_LSB 0U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NOW_MASK 0xfU
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_8_16THS_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  WRITE_PRIORITY_CONTROL_63_32_NOW_ADDR [ WRITE_FILL_PRIORITY_9_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_9_16THS_NOW_ADDR 4180U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NOW_MSB 7U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NOW_LSB 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NOW_MASK 0xf0U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_9_16THS_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  WRITE_PRIORITY_CONTROL_63_32_NOW_ADDR [ WRITE_FILL_PRIORITY_10_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_10_16THS_NOW_ADDR 4180U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NOW_MSB 11U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NOW_LSB 8U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NOW_MASK 0xf00U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_10_16THS_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  WRITE_PRIORITY_CONTROL_63_32_NOW_ADDR [ WRITE_FILL_PRIORITY_11_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_11_16THS_NOW_ADDR 4180U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NOW_MSB 15U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NOW_LSB 12U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NOW_MASK 0xf000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NOW_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NOW_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_11_16THS_NOW_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  WRITE_PRIORITY_CONTROL_63_32_NOW_ADDR [ WRITE_FILL_PRIORITY_12_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_12_16THS_NOW_ADDR 4180U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NOW_MSB 19U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NOW_LSB 16U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NOW_MASK 0xf0000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_12_16THS_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  WRITE_PRIORITY_CONTROL_63_32_NOW_ADDR [ WRITE_FILL_PRIORITY_13_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_13_16THS_NOW_ADDR 4180U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NOW_MSB 23U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NOW_LSB 20U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NOW_MASK 0xf00000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NOW_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NOW_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_13_16THS_NOW_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  WRITE_PRIORITY_CONTROL_63_32_NOW_ADDR [ WRITE_FILL_PRIORITY_14_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_14_16THS_NOW_ADDR 4180U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NOW_MSB 27U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NOW_LSB 24U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NOW_MASK 0xf000000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NOW_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NOW_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_14_16THS_NOW_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  WRITE_PRIORITY_CONTROL_63_32_NOW_ADDR [ WRITE_FILL_PRIORITY_15_16THS_NOW ]  */
#define DMC520_WRITE_FILL_PRIORITY_15_16THS_NOW_ADDR 4180U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NOW_MSB 31U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NOW_LSB 28U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NOW_MASK 0xf0000000U
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NOW_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NOW_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_WRITE_FILL_PRIORITY_15_16THS_NOW_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NOW_ADDR [ QUEUE_FILL_THRESHOLD_1_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NOW_ADDR 4192U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NOW_MSB 7U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NOW_LSB 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NOW_MASK 0xf0U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_1_16THS_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NOW_ADDR [ QUEUE_FILL_THRESHOLD_2_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NOW_ADDR 4192U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NOW_MSB 11U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NOW_LSB 8U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NOW_MASK 0xf00U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_2_16THS_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NOW_ADDR [ QUEUE_FILL_THRESHOLD_3_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NOW_ADDR 4192U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NOW_MSB 15U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NOW_LSB 12U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NOW_MASK 0xf000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NOW_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NOW_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_3_16THS_NOW_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NOW_ADDR [ QUEUE_FILL_THRESHOLD_4_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NOW_ADDR 4192U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NOW_MSB 19U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NOW_LSB 16U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NOW_MASK 0xf0000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_4_16THS_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NOW_ADDR [ QUEUE_FILL_THRESHOLD_5_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NOW_ADDR 4192U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NOW_MSB 23U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NOW_LSB 20U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NOW_MASK 0xf00000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NOW_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NOW_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_5_16THS_NOW_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NOW_ADDR [ QUEUE_FILL_THRESHOLD_6_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NOW_ADDR 4192U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NOW_MSB 27U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NOW_LSB 24U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NOW_MASK 0xf000000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NOW_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NOW_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_6_16THS_NOW_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  QUEUE_THRESHOLD_CONTROL_31_00_NOW_ADDR [ QUEUE_FILL_THRESHOLD_7_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NOW_ADDR 4192U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NOW_MSB 31U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NOW_LSB 28U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NOW_MASK 0xf0000000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NOW_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NOW_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_7_16THS_NOW_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NOW_ADDR [ QUEUE_FILL_THRESHOLD_8_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NOW_ADDR 4196U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NOW_MSB 3U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NOW_LSB 0U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NOW_MASK 0xfU
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_8_16THS_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NOW_ADDR [ QUEUE_FILL_THRESHOLD_9_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NOW_ADDR 4196U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NOW_MSB 7U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NOW_LSB 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NOW_MASK 0xf0U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_9_16THS_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NOW_ADDR [ QUEUE_FILL_THRESHOLD_10_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NOW_ADDR 4196U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NOW_MSB 11U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NOW_LSB 8U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NOW_MASK 0xf00U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_10_16THS_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NOW_ADDR [ QUEUE_FILL_THRESHOLD_11_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NOW_ADDR 4196U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NOW_MSB 15U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NOW_LSB 12U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NOW_MASK 0xf000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NOW_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NOW_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_11_16THS_NOW_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NOW_ADDR [ QUEUE_FILL_THRESHOLD_12_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NOW_ADDR 4196U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NOW_MSB 19U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NOW_LSB 16U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NOW_MASK 0xf0000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_12_16THS_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NOW_ADDR [ QUEUE_FILL_THRESHOLD_13_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NOW_ADDR 4196U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NOW_MSB 23U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NOW_LSB 20U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NOW_MASK 0xf00000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NOW_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NOW_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_13_16THS_NOW_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NOW_ADDR [ QUEUE_FILL_THRESHOLD_14_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NOW_ADDR 4196U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NOW_MSB 27U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NOW_LSB 24U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NOW_MASK 0xf000000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NOW_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NOW_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_14_16THS_NOW_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  QUEUE_THRESHOLD_CONTROL_63_32_NOW_ADDR [ QUEUE_FILL_THRESHOLD_15_16THS_NOW ]  */
#define DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NOW_ADDR 4196U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NOW_MSB 31U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NOW_LSB 28U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NOW_WIDTH 4U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NOW_MASK 0xf0000000U
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NOW_RD(src) ((0xf0000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NOW_WR(dst) (0xf0000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_QUEUE_FILL_THRESHOLD_15_16THS_NOW_SET(dst, src) (((dst) & ~0xf0000000U) | (((uint32_t)(src) << 28U) & 0xf0000000U))

/*  MEMORY_ADDRESS_MAX_31_00_NOW_ADDR [ REGION_NS_READ_EN_NOW ]  */
#define DMC520_REGION_NS_READ_EN_NOW_ADDR 4216U
#define FIELD_DMC520_REGION_NS_READ_EN_NOW_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN_NOW_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN_NOW_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  MEMORY_ADDRESS_MAX_31_00_NOW_ADDR [ REGION_NS_WRITE_EN_NOW ]  */
#define DMC520_REGION_NS_WRITE_EN_NOW_ADDR 4216U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NOW_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NOW_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NOW_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  MEMORY_ADDRESS_MAX_31_00_NOW_ADDR [ REGION_S_READ_EN_NOW ]  */
#define DMC520_REGION_S_READ_EN_NOW_ADDR 4216U
#define FIELD_DMC520_REGION_S_READ_EN_NOW_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN_NOW_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN_NOW_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  MEMORY_ADDRESS_MAX_31_00_NOW_ADDR [ REGION_S_WRITE_EN_NOW ]  */
#define DMC520_REGION_S_WRITE_EN_NOW_ADDR 4216U
#define FIELD_DMC520_REGION_S_WRITE_EN_NOW_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN_NOW_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN_NOW_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  MEMORY_ADDRESS_MAX_31_00_NOW_ADDR [ ENABLE_ERR_RESPONSE_NOW ]  */
#define DMC520_ENABLE_ERR_RESPONSE_NOW_ADDR 4216U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NOW_MSB 4U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NOW_LSB 4U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NOW_WIDTH 1U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NOW_MASK 0x10U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NOW_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NOW_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_ENABLE_ERR_RESPONSE_NOW_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  MEMORY_ADDRESS_MAX_31_00_NOW_ADDR [ MEMORY_ADDRESS_MAX_31_16_NOW ]  */
#define DMC520_MEMORY_ADDRESS_MAX_31_16_NOW_ADDR 4216U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NOW_MSB 31U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NOW_LSB 16U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  MEMORY_ADDRESS_MAX_43_32_NOW_ADDR [ MEMORY_ADDRESS_MAX_43_32_NOW ]  */
#define DMC520_MEMORY_ADDRESS_MAX_43_32_NOW_ADDR 4220U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NOW_MSB 11U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NOW_LSB 0U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_MEMORY_ADDRESS_MAX_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN0_31_00_NOW_ADDR [ REGION_NS_READ_EN0_NOW ]  */
#define DMC520_REGION_NS_READ_EN0_NOW_ADDR 4224U
#define FIELD_DMC520_REGION_NS_READ_EN0_NOW_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN0_NOW_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN0_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN0_NOW_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN0_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN0_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN0_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN0_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN0_31_00_NOW_ADDR [ REGION_NS_WRITE_EN0_NOW ]  */
#define DMC520_REGION_NS_WRITE_EN0_NOW_ADDR 4224U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NOW_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NOW_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NOW_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN0_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN0_31_00_NOW_ADDR [ REGION_S_READ_EN0_NOW ]  */
#define DMC520_REGION_S_READ_EN0_NOW_ADDR 4224U
#define FIELD_DMC520_REGION_S_READ_EN0_NOW_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN0_NOW_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN0_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN0_NOW_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN0_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN0_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN0_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN0_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN0_31_00_NOW_ADDR [ REGION_S_WRITE_EN0_NOW ]  */
#define DMC520_REGION_S_WRITE_EN0_NOW_ADDR 4224U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NOW_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NOW_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NOW_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN0_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN0_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN0_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN0_31_00_NOW_ADDR [ ACCESS_ADDRESS_MIN0_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN0_31_16_NOW_ADDR 4224U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN0_43_32_NOW_ADDR [ ACCESS_ADDRESS_MIN0_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN0_43_32_NOW_ADDR 4228U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN0_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX0_31_00_NOW_ADDR [ ACCESS_ADDRESS_MAX0_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX0_31_16_NOW_ADDR 4232U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX0_43_32_NOW_ADDR [ ACCESS_ADDRESS_MAX0_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX0_43_32_NOW_ADDR 4236U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX0_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN1_31_00_NOW_ADDR [ REGION_NS_READ_EN1_NOW ]  */
#define DMC520_REGION_NS_READ_EN1_NOW_ADDR 4240U
#define FIELD_DMC520_REGION_NS_READ_EN1_NOW_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN1_NOW_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN1_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN1_NOW_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN1_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN1_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN1_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN1_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN1_31_00_NOW_ADDR [ REGION_NS_WRITE_EN1_NOW ]  */
#define DMC520_REGION_NS_WRITE_EN1_NOW_ADDR 4240U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NOW_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NOW_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NOW_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN1_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN1_31_00_NOW_ADDR [ REGION_S_READ_EN1_NOW ]  */
#define DMC520_REGION_S_READ_EN1_NOW_ADDR 4240U
#define FIELD_DMC520_REGION_S_READ_EN1_NOW_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN1_NOW_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN1_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN1_NOW_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN1_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN1_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN1_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN1_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN1_31_00_NOW_ADDR [ REGION_S_WRITE_EN1_NOW ]  */
#define DMC520_REGION_S_WRITE_EN1_NOW_ADDR 4240U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NOW_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NOW_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NOW_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN1_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN1_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN1_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN1_31_00_NOW_ADDR [ ACCESS_ADDRESS_MIN1_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN1_31_16_NOW_ADDR 4240U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN1_43_32_NOW_ADDR [ ACCESS_ADDRESS_MIN1_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN1_43_32_NOW_ADDR 4244U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN1_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX1_31_00_NOW_ADDR [ ACCESS_ADDRESS_MAX1_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX1_31_16_NOW_ADDR 4248U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX1_43_32_NOW_ADDR [ ACCESS_ADDRESS_MAX1_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX1_43_32_NOW_ADDR 4252U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX1_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN2_31_00_NOW_ADDR [ REGION_NS_READ_EN2_NOW ]  */
#define DMC520_REGION_NS_READ_EN2_NOW_ADDR 4256U
#define FIELD_DMC520_REGION_NS_READ_EN2_NOW_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN2_NOW_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN2_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN2_NOW_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN2_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN2_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN2_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN2_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN2_31_00_NOW_ADDR [ REGION_NS_WRITE_EN2_NOW ]  */
#define DMC520_REGION_NS_WRITE_EN2_NOW_ADDR 4256U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NOW_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NOW_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NOW_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN2_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN2_31_00_NOW_ADDR [ REGION_S_READ_EN2_NOW ]  */
#define DMC520_REGION_S_READ_EN2_NOW_ADDR 4256U
#define FIELD_DMC520_REGION_S_READ_EN2_NOW_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN2_NOW_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN2_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN2_NOW_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN2_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN2_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN2_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN2_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN2_31_00_NOW_ADDR [ REGION_S_WRITE_EN2_NOW ]  */
#define DMC520_REGION_S_WRITE_EN2_NOW_ADDR 4256U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NOW_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NOW_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NOW_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN2_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN2_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN2_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN2_31_00_NOW_ADDR [ ACCESS_ADDRESS_MIN2_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN2_31_16_NOW_ADDR 4256U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN2_43_32_NOW_ADDR [ ACCESS_ADDRESS_MIN2_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN2_43_32_NOW_ADDR 4260U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN2_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX2_31_00_NOW_ADDR [ ACCESS_ADDRESS_MAX2_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX2_31_16_NOW_ADDR 4264U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX2_43_32_NOW_ADDR [ ACCESS_ADDRESS_MAX2_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX2_43_32_NOW_ADDR 4268U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX2_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN3_31_00_NOW_ADDR [ REGION_NS_READ_EN3_NOW ]  */
#define DMC520_REGION_NS_READ_EN3_NOW_ADDR 4272U
#define FIELD_DMC520_REGION_NS_READ_EN3_NOW_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN3_NOW_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN3_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN3_NOW_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN3_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN3_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN3_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN3_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN3_31_00_NOW_ADDR [ REGION_NS_WRITE_EN3_NOW ]  */
#define DMC520_REGION_NS_WRITE_EN3_NOW_ADDR 4272U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NOW_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NOW_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NOW_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN3_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN3_31_00_NOW_ADDR [ REGION_S_READ_EN3_NOW ]  */
#define DMC520_REGION_S_READ_EN3_NOW_ADDR 4272U
#define FIELD_DMC520_REGION_S_READ_EN3_NOW_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN3_NOW_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN3_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN3_NOW_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN3_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN3_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN3_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN3_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN3_31_00_NOW_ADDR [ REGION_S_WRITE_EN3_NOW ]  */
#define DMC520_REGION_S_WRITE_EN3_NOW_ADDR 4272U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NOW_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NOW_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NOW_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN3_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN3_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN3_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN3_31_00_NOW_ADDR [ ACCESS_ADDRESS_MIN3_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN3_31_16_NOW_ADDR 4272U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN3_43_32_NOW_ADDR [ ACCESS_ADDRESS_MIN3_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN3_43_32_NOW_ADDR 4276U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN3_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX3_31_00_NOW_ADDR [ ACCESS_ADDRESS_MAX3_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX3_31_16_NOW_ADDR 4280U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX3_43_32_NOW_ADDR [ ACCESS_ADDRESS_MAX3_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX3_43_32_NOW_ADDR 4284U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX3_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN4_31_00_NOW_ADDR [ REGION_NS_READ_EN4_NOW ]  */
#define DMC520_REGION_NS_READ_EN4_NOW_ADDR 4288U
#define FIELD_DMC520_REGION_NS_READ_EN4_NOW_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN4_NOW_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN4_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN4_NOW_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN4_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN4_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN4_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN4_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN4_31_00_NOW_ADDR [ REGION_NS_WRITE_EN4_NOW ]  */
#define DMC520_REGION_NS_WRITE_EN4_NOW_ADDR 4288U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NOW_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NOW_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NOW_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN4_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN4_31_00_NOW_ADDR [ REGION_S_READ_EN4_NOW ]  */
#define DMC520_REGION_S_READ_EN4_NOW_ADDR 4288U
#define FIELD_DMC520_REGION_S_READ_EN4_NOW_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN4_NOW_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN4_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN4_NOW_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN4_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN4_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN4_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN4_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN4_31_00_NOW_ADDR [ REGION_S_WRITE_EN4_NOW ]  */
#define DMC520_REGION_S_WRITE_EN4_NOW_ADDR 4288U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NOW_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NOW_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NOW_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN4_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN4_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN4_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN4_31_00_NOW_ADDR [ ACCESS_ADDRESS_MIN4_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN4_31_16_NOW_ADDR 4288U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN4_43_32_NOW_ADDR [ ACCESS_ADDRESS_MIN4_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN4_43_32_NOW_ADDR 4292U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN4_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX4_31_00_NOW_ADDR [ ACCESS_ADDRESS_MAX4_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX4_31_16_NOW_ADDR 4296U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX4_43_32_NOW_ADDR [ ACCESS_ADDRESS_MAX4_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX4_43_32_NOW_ADDR 4300U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX4_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN5_31_00_NOW_ADDR [ REGION_NS_READ_EN5_NOW ]  */
#define DMC520_REGION_NS_READ_EN5_NOW_ADDR 4304U
#define FIELD_DMC520_REGION_NS_READ_EN5_NOW_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN5_NOW_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN5_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN5_NOW_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN5_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN5_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN5_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN5_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN5_31_00_NOW_ADDR [ REGION_NS_WRITE_EN5_NOW ]  */
#define DMC520_REGION_NS_WRITE_EN5_NOW_ADDR 4304U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NOW_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NOW_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NOW_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN5_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN5_31_00_NOW_ADDR [ REGION_S_READ_EN5_NOW ]  */
#define DMC520_REGION_S_READ_EN5_NOW_ADDR 4304U
#define FIELD_DMC520_REGION_S_READ_EN5_NOW_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN5_NOW_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN5_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN5_NOW_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN5_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN5_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN5_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN5_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN5_31_00_NOW_ADDR [ REGION_S_WRITE_EN5_NOW ]  */
#define DMC520_REGION_S_WRITE_EN5_NOW_ADDR 4304U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NOW_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NOW_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NOW_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN5_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN5_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN5_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN5_31_00_NOW_ADDR [ ACCESS_ADDRESS_MIN5_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN5_31_16_NOW_ADDR 4304U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN5_43_32_NOW_ADDR [ ACCESS_ADDRESS_MIN5_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN5_43_32_NOW_ADDR 4308U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN5_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX5_31_00_NOW_ADDR [ ACCESS_ADDRESS_MAX5_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX5_31_16_NOW_ADDR 4312U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX5_43_32_NOW_ADDR [ ACCESS_ADDRESS_MAX5_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX5_43_32_NOW_ADDR 4316U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX5_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN6_31_00_NOW_ADDR [ REGION_NS_READ_EN6_NOW ]  */
#define DMC520_REGION_NS_READ_EN6_NOW_ADDR 4320U
#define FIELD_DMC520_REGION_NS_READ_EN6_NOW_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN6_NOW_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN6_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN6_NOW_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN6_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN6_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN6_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN6_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN6_31_00_NOW_ADDR [ REGION_NS_WRITE_EN6_NOW ]  */
#define DMC520_REGION_NS_WRITE_EN6_NOW_ADDR 4320U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NOW_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NOW_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NOW_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN6_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN6_31_00_NOW_ADDR [ REGION_S_READ_EN6_NOW ]  */
#define DMC520_REGION_S_READ_EN6_NOW_ADDR 4320U
#define FIELD_DMC520_REGION_S_READ_EN6_NOW_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN6_NOW_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN6_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN6_NOW_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN6_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN6_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN6_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN6_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN6_31_00_NOW_ADDR [ REGION_S_WRITE_EN6_NOW ]  */
#define DMC520_REGION_S_WRITE_EN6_NOW_ADDR 4320U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NOW_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NOW_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NOW_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN6_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN6_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN6_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN6_31_00_NOW_ADDR [ ACCESS_ADDRESS_MIN6_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN6_31_16_NOW_ADDR 4320U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN6_43_32_NOW_ADDR [ ACCESS_ADDRESS_MIN6_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN6_43_32_NOW_ADDR 4324U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN6_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX6_31_00_NOW_ADDR [ ACCESS_ADDRESS_MAX6_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX6_31_16_NOW_ADDR 4328U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX6_43_32_NOW_ADDR [ ACCESS_ADDRESS_MAX6_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX6_43_32_NOW_ADDR 4332U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX6_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MIN7_31_00_NOW_ADDR [ REGION_NS_READ_EN7_NOW ]  */
#define DMC520_REGION_NS_READ_EN7_NOW_ADDR 4336U
#define FIELD_DMC520_REGION_NS_READ_EN7_NOW_MSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN7_NOW_LSB 0U
#define FIELD_DMC520_REGION_NS_READ_EN7_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_READ_EN7_NOW_MASK 0x1U
#define FIELD_DMC520_REGION_NS_READ_EN7_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_REGION_NS_READ_EN7_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_REGION_NS_READ_EN7_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_REGION_NS_READ_EN7_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  ACCESS_ADDRESS_MIN7_31_00_NOW_ADDR [ REGION_NS_WRITE_EN7_NOW ]  */
#define DMC520_REGION_NS_WRITE_EN7_NOW_ADDR 4336U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NOW_MSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NOW_LSB 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NOW_MASK 0x2U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_REGION_NS_WRITE_EN7_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  ACCESS_ADDRESS_MIN7_31_00_NOW_ADDR [ REGION_S_READ_EN7_NOW ]  */
#define DMC520_REGION_S_READ_EN7_NOW_ADDR 4336U
#define FIELD_DMC520_REGION_S_READ_EN7_NOW_MSB 2U
#define FIELD_DMC520_REGION_S_READ_EN7_NOW_LSB 2U
#define FIELD_DMC520_REGION_S_READ_EN7_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_READ_EN7_NOW_MASK 0x4U
#define FIELD_DMC520_REGION_S_READ_EN7_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_REGION_S_READ_EN7_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_REGION_S_READ_EN7_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_REGION_S_READ_EN7_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  ACCESS_ADDRESS_MIN7_31_00_NOW_ADDR [ REGION_S_WRITE_EN7_NOW ]  */
#define DMC520_REGION_S_WRITE_EN7_NOW_ADDR 4336U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NOW_MSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NOW_LSB 3U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NOW_WIDTH 1U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NOW_MASK 0x8U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_REGION_S_WRITE_EN7_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_REGION_S_WRITE_EN7_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_REGION_S_WRITE_EN7_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  ACCESS_ADDRESS_MIN7_31_00_NOW_ADDR [ ACCESS_ADDRESS_MIN7_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN7_31_16_NOW_ADDR 4336U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MIN7_43_32_NOW_ADDR [ ACCESS_ADDRESS_MIN7_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MIN7_43_32_NOW_ADDR 4340U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MIN7_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  ACCESS_ADDRESS_MAX7_31_00_NOW_ADDR [ ACCESS_ADDRESS_MAX7_31_16_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX7_31_16_NOW_ADDR 4344U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NOW_MSB 31U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NOW_LSB 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NOW_WIDTH 16U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NOW_MASK 0xffff0000U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NOW_RD(src) ((0xffff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NOW_WR(dst) (0xffff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_31_16_NOW_SET(dst, src) (((dst) & ~0xffff0000U) | (((uint32_t)(src) << 16U) & 0xffff0000U))

/*  ACCESS_ADDRESS_MAX7_43_32_NOW_ADDR [ ACCESS_ADDRESS_MAX7_43_32_NOW ]  */
#define DMC520_ACCESS_ADDRESS_MAX7_43_32_NOW_ADDR 4348U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NOW_MSB 11U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NOW_LSB 0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NOW_WIDTH 12U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NOW_MASK 0xfffU
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ACCESS_ADDRESS_MAX7_43_32_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  DCI_REPLAY_TYPE_NOW_ADDR [ DCI_REPLAY_TYPE_NOW ]  */
#define DMC520_DCI_REPLAY_TYPE_NOW_ADDR 4368U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NOW_MSB 1U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NOW_LSB 0U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NOW_WIDTH 2U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NOW_MASK 0x3U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_DCI_REPLAY_TYPE_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DCI_REPLAY_TYPE_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DCI_REPLAY_TYPE_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  REFRESH_CONTROL_NOW_ADDR [ REFRESH_GRANULARITY_NOW ]  */
#define DMC520_REFRESH_GRANULARITY_NOW_ADDR 4384U
#define FIELD_DMC520_REFRESH_GRANULARITY_NOW_MSB 5U
#define FIELD_DMC520_REFRESH_GRANULARITY_NOW_LSB 4U
#define FIELD_DMC520_REFRESH_GRANULARITY_NOW_WIDTH 2U
#define FIELD_DMC520_REFRESH_GRANULARITY_NOW_MASK 0x30U
#define FIELD_DMC520_REFRESH_GRANULARITY_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_REFRESH_GRANULARITY_NOW_RD(src) ((0x30U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_REFRESH_GRANULARITY_NOW_WR(dst) (0x30U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_REFRESH_GRANULARITY_NOW_SET(dst, src) (((dst) & ~0x30U) | (((uint32_t)(src) << 4U) & 0x30U))

/*  MEMORY_TYPE_NOW_ADDR [ MEMORY_TYPE_NOW ]  */
#define DMC520_MEMORY_TYPE_NOW_ADDR 4392U
#define FIELD_DMC520_MEMORY_TYPE_NOW_MSB 2U
#define FIELD_DMC520_MEMORY_TYPE_NOW_LSB 0U
#define FIELD_DMC520_MEMORY_TYPE_NOW_WIDTH 3U
#define FIELD_DMC520_MEMORY_TYPE_NOW_MASK 0x7U
#define FIELD_DMC520_MEMORY_TYPE_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_MEMORY_TYPE_NOW_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_MEMORY_TYPE_NOW_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_MEMORY_TYPE_NOW_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  MEMORY_TYPE_NOW_ADDR [ MEMORY_DEVICE_WIDTH_NOW ]  */
#define DMC520_MEMORY_DEVICE_WIDTH_NOW_ADDR 4392U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NOW_MSB 9U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NOW_LSB 8U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NOW_WIDTH 2U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NOW_MASK 0x300U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NOW_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NOW_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_MEMORY_DEVICE_WIDTH_NOW_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  MEMORY_TYPE_NOW_ADDR [ MEMORY_BANK_GROUPS_NOW ]  */
#define DMC520_MEMORY_BANK_GROUPS_NOW_ADDR 4392U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NOW_MSB 17U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NOW_LSB 16U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NOW_WIDTH 2U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NOW_MASK 0x30000U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NOW_RD(src) ((0x30000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NOW_WR(dst) (0x30000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_MEMORY_BANK_GROUPS_NOW_SET(dst, src) (((dst) & ~0x30000U) | (((uint32_t)(src) << 16U) & 0x30000U))

/*  SCRUB_CONTROL0_NOW_ADDR [ TRIGGER0_NOW ]  */
#define DMC520_TRIGGER0_NOW_ADDR 4464U
#define FIELD_DMC520_TRIGGER0_NOW_MSB 1U
#define FIELD_DMC520_TRIGGER0_NOW_LSB 0U
#define FIELD_DMC520_TRIGGER0_NOW_WIDTH 2U
#define FIELD_DMC520_TRIGGER0_NOW_MASK 0x3U
#define FIELD_DMC520_TRIGGER0_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER0_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER0_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER0_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL0_NOW_ADDR [ SCRUB_ADDR_MODE0_NOW ]  */
#define DMC520_SCRUB_ADDR_MODE0_NOW_ADDR 4464U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NOW_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NOW_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NOW_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NOW_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE0_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL0_NOW_ADDR [ COMPLETION_INTERRUPT0_NOW ]  */
#define DMC520_COMPLETION_INTERRUPT0_NOW_ADDR 4464U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NOW_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NOW_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NOW_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NOW_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NOW_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NOW_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NOW_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT0_NOW_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL0_NOW_ADDR [ QOS_FOR_SCRUB0_NOW ]  */
#define DMC520_QOS_FOR_SCRUB0_NOW_ADDR 4464U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NOW_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NOW_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NOW_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NOW_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NOW_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB0_NOW_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB0_NOW_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB0_NOW_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL0_NOW_ADDR [ STOP_ON_PAGE0_NOW ]  */
#define DMC520_STOP_ON_PAGE0_NOW_ADDR 4464U
#define FIELD_DMC520_STOP_ON_PAGE0_NOW_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE0_NOW_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE0_NOW_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE0_NOW_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE0_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE0_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE0_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE0_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL0_NOW_ADDR [ ESCALATION_COUNT_SCRUB0_NOW ]  */
#define DMC520_ESCALATION_COUNT_SCRUB0_NOW_ADDR 4464U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NOW_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NOW_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NOW_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NOW_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB0_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL0_NOW_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB0_NOW ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NOW_ADDR 4464U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NOW_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NOW_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NOW_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NOW_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NOW_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NOW_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB0_NOW_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN0_NOW_ADDR [ SCRUB_ADDRESS_MIN0_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MIN0_NOW_ADDR 4468U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN0_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX0_NOW_ADDR [ SCRUB_ADDRESS_MAX0_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MAX0_NOW_ADDR 4472U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX0_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL1_NOW_ADDR [ TRIGGER1_NOW ]  */
#define DMC520_TRIGGER1_NOW_ADDR 4480U
#define FIELD_DMC520_TRIGGER1_NOW_MSB 1U
#define FIELD_DMC520_TRIGGER1_NOW_LSB 0U
#define FIELD_DMC520_TRIGGER1_NOW_WIDTH 2U
#define FIELD_DMC520_TRIGGER1_NOW_MASK 0x3U
#define FIELD_DMC520_TRIGGER1_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER1_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER1_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER1_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL1_NOW_ADDR [ SCRUB_ADDR_MODE1_NOW ]  */
#define DMC520_SCRUB_ADDR_MODE1_NOW_ADDR 4480U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NOW_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NOW_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NOW_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NOW_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE1_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL1_NOW_ADDR [ COMPLETION_INTERRUPT1_NOW ]  */
#define DMC520_COMPLETION_INTERRUPT1_NOW_ADDR 4480U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NOW_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NOW_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NOW_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NOW_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NOW_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NOW_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NOW_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT1_NOW_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL1_NOW_ADDR [ QOS_FOR_SCRUB1_NOW ]  */
#define DMC520_QOS_FOR_SCRUB1_NOW_ADDR 4480U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NOW_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NOW_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NOW_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NOW_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NOW_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB1_NOW_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB1_NOW_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB1_NOW_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL1_NOW_ADDR [ STOP_ON_PAGE1_NOW ]  */
#define DMC520_STOP_ON_PAGE1_NOW_ADDR 4480U
#define FIELD_DMC520_STOP_ON_PAGE1_NOW_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE1_NOW_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE1_NOW_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE1_NOW_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE1_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE1_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE1_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE1_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL1_NOW_ADDR [ ESCALATION_COUNT_SCRUB1_NOW ]  */
#define DMC520_ESCALATION_COUNT_SCRUB1_NOW_ADDR 4480U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NOW_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NOW_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NOW_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NOW_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB1_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL1_NOW_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB1_NOW ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NOW_ADDR 4480U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NOW_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NOW_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NOW_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NOW_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NOW_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NOW_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB1_NOW_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN1_NOW_ADDR [ SCRUB_ADDRESS_MIN1_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MIN1_NOW_ADDR 4484U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN1_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX1_NOW_ADDR [ SCRUB_ADDRESS_MAX1_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MAX1_NOW_ADDR 4488U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX1_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL2_NOW_ADDR [ TRIGGER2_NOW ]  */
#define DMC520_TRIGGER2_NOW_ADDR 4496U
#define FIELD_DMC520_TRIGGER2_NOW_MSB 1U
#define FIELD_DMC520_TRIGGER2_NOW_LSB 0U
#define FIELD_DMC520_TRIGGER2_NOW_WIDTH 2U
#define FIELD_DMC520_TRIGGER2_NOW_MASK 0x3U
#define FIELD_DMC520_TRIGGER2_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER2_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER2_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER2_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL2_NOW_ADDR [ SCRUB_ADDR_MODE2_NOW ]  */
#define DMC520_SCRUB_ADDR_MODE2_NOW_ADDR 4496U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NOW_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NOW_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NOW_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NOW_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE2_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL2_NOW_ADDR [ COMPLETION_INTERRUPT2_NOW ]  */
#define DMC520_COMPLETION_INTERRUPT2_NOW_ADDR 4496U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NOW_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NOW_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NOW_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NOW_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NOW_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NOW_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NOW_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT2_NOW_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL2_NOW_ADDR [ QOS_FOR_SCRUB2_NOW ]  */
#define DMC520_QOS_FOR_SCRUB2_NOW_ADDR 4496U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NOW_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NOW_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NOW_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NOW_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NOW_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB2_NOW_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB2_NOW_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB2_NOW_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL2_NOW_ADDR [ STOP_ON_PAGE2_NOW ]  */
#define DMC520_STOP_ON_PAGE2_NOW_ADDR 4496U
#define FIELD_DMC520_STOP_ON_PAGE2_NOW_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE2_NOW_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE2_NOW_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE2_NOW_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE2_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE2_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE2_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE2_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL2_NOW_ADDR [ ESCALATION_COUNT_SCRUB2_NOW ]  */
#define DMC520_ESCALATION_COUNT_SCRUB2_NOW_ADDR 4496U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NOW_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NOW_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NOW_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NOW_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB2_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL2_NOW_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB2_NOW ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NOW_ADDR 4496U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NOW_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NOW_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NOW_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NOW_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NOW_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NOW_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB2_NOW_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN2_NOW_ADDR [ SCRUB_ADDRESS_MIN2_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MIN2_NOW_ADDR 4500U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN2_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX2_NOW_ADDR [ SCRUB_ADDRESS_MAX2_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MAX2_NOW_ADDR 4504U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX2_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL3_NOW_ADDR [ TRIGGER3_NOW ]  */
#define DMC520_TRIGGER3_NOW_ADDR 4512U
#define FIELD_DMC520_TRIGGER3_NOW_MSB 1U
#define FIELD_DMC520_TRIGGER3_NOW_LSB 0U
#define FIELD_DMC520_TRIGGER3_NOW_WIDTH 2U
#define FIELD_DMC520_TRIGGER3_NOW_MASK 0x3U
#define FIELD_DMC520_TRIGGER3_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER3_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER3_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER3_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL3_NOW_ADDR [ SCRUB_ADDR_MODE3_NOW ]  */
#define DMC520_SCRUB_ADDR_MODE3_NOW_ADDR 4512U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NOW_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NOW_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NOW_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NOW_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE3_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL3_NOW_ADDR [ COMPLETION_INTERRUPT3_NOW ]  */
#define DMC520_COMPLETION_INTERRUPT3_NOW_ADDR 4512U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NOW_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NOW_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NOW_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NOW_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NOW_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NOW_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NOW_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT3_NOW_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL3_NOW_ADDR [ QOS_FOR_SCRUB3_NOW ]  */
#define DMC520_QOS_FOR_SCRUB3_NOW_ADDR 4512U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NOW_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NOW_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NOW_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NOW_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NOW_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB3_NOW_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB3_NOW_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB3_NOW_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL3_NOW_ADDR [ STOP_ON_PAGE3_NOW ]  */
#define DMC520_STOP_ON_PAGE3_NOW_ADDR 4512U
#define FIELD_DMC520_STOP_ON_PAGE3_NOW_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE3_NOW_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE3_NOW_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE3_NOW_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE3_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE3_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE3_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE3_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL3_NOW_ADDR [ ESCALATION_COUNT_SCRUB3_NOW ]  */
#define DMC520_ESCALATION_COUNT_SCRUB3_NOW_ADDR 4512U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NOW_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NOW_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NOW_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NOW_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB3_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL3_NOW_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB3_NOW ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NOW_ADDR 4512U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NOW_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NOW_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NOW_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NOW_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NOW_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NOW_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB3_NOW_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN3_NOW_ADDR [ SCRUB_ADDRESS_MIN3_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MIN3_NOW_ADDR 4516U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN3_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX3_NOW_ADDR [ SCRUB_ADDRESS_MAX3_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MAX3_NOW_ADDR 4520U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX3_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL4_NOW_ADDR [ TRIGGER4_NOW ]  */
#define DMC520_TRIGGER4_NOW_ADDR 4528U
#define FIELD_DMC520_TRIGGER4_NOW_MSB 1U
#define FIELD_DMC520_TRIGGER4_NOW_LSB 0U
#define FIELD_DMC520_TRIGGER4_NOW_WIDTH 2U
#define FIELD_DMC520_TRIGGER4_NOW_MASK 0x3U
#define FIELD_DMC520_TRIGGER4_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER4_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER4_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER4_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL4_NOW_ADDR [ SCRUB_ADDR_MODE4_NOW ]  */
#define DMC520_SCRUB_ADDR_MODE4_NOW_ADDR 4528U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NOW_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NOW_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NOW_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NOW_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE4_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL4_NOW_ADDR [ COMPLETION_INTERRUPT4_NOW ]  */
#define DMC520_COMPLETION_INTERRUPT4_NOW_ADDR 4528U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NOW_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NOW_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NOW_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NOW_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NOW_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NOW_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NOW_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT4_NOW_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL4_NOW_ADDR [ QOS_FOR_SCRUB4_NOW ]  */
#define DMC520_QOS_FOR_SCRUB4_NOW_ADDR 4528U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NOW_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NOW_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NOW_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NOW_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NOW_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB4_NOW_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB4_NOW_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB4_NOW_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL4_NOW_ADDR [ STOP_ON_PAGE4_NOW ]  */
#define DMC520_STOP_ON_PAGE4_NOW_ADDR 4528U
#define FIELD_DMC520_STOP_ON_PAGE4_NOW_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE4_NOW_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE4_NOW_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE4_NOW_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE4_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE4_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE4_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE4_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL4_NOW_ADDR [ ESCALATION_COUNT_SCRUB4_NOW ]  */
#define DMC520_ESCALATION_COUNT_SCRUB4_NOW_ADDR 4528U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NOW_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NOW_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NOW_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NOW_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB4_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL4_NOW_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB4_NOW ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NOW_ADDR 4528U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NOW_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NOW_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NOW_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NOW_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NOW_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NOW_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB4_NOW_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN4_NOW_ADDR [ SCRUB_ADDRESS_MIN4_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MIN4_NOW_ADDR 4532U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN4_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX4_NOW_ADDR [ SCRUB_ADDRESS_MAX4_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MAX4_NOW_ADDR 4536U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX4_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL5_NOW_ADDR [ TRIGGER5_NOW ]  */
#define DMC520_TRIGGER5_NOW_ADDR 4544U
#define FIELD_DMC520_TRIGGER5_NOW_MSB 1U
#define FIELD_DMC520_TRIGGER5_NOW_LSB 0U
#define FIELD_DMC520_TRIGGER5_NOW_WIDTH 2U
#define FIELD_DMC520_TRIGGER5_NOW_MASK 0x3U
#define FIELD_DMC520_TRIGGER5_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER5_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER5_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER5_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL5_NOW_ADDR [ SCRUB_ADDR_MODE5_NOW ]  */
#define DMC520_SCRUB_ADDR_MODE5_NOW_ADDR 4544U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NOW_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NOW_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NOW_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NOW_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE5_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL5_NOW_ADDR [ COMPLETION_INTERRUPT5_NOW ]  */
#define DMC520_COMPLETION_INTERRUPT5_NOW_ADDR 4544U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NOW_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NOW_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NOW_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NOW_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NOW_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NOW_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NOW_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT5_NOW_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL5_NOW_ADDR [ QOS_FOR_SCRUB5_NOW ]  */
#define DMC520_QOS_FOR_SCRUB5_NOW_ADDR 4544U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NOW_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NOW_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NOW_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NOW_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NOW_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB5_NOW_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB5_NOW_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB5_NOW_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL5_NOW_ADDR [ STOP_ON_PAGE5_NOW ]  */
#define DMC520_STOP_ON_PAGE5_NOW_ADDR 4544U
#define FIELD_DMC520_STOP_ON_PAGE5_NOW_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE5_NOW_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE5_NOW_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE5_NOW_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE5_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE5_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE5_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE5_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL5_NOW_ADDR [ ESCALATION_COUNT_SCRUB5_NOW ]  */
#define DMC520_ESCALATION_COUNT_SCRUB5_NOW_ADDR 4544U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NOW_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NOW_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NOW_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NOW_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB5_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL5_NOW_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB5_NOW ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NOW_ADDR 4544U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NOW_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NOW_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NOW_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NOW_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NOW_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NOW_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB5_NOW_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN5_NOW_ADDR [ SCRUB_ADDRESS_MIN5_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MIN5_NOW_ADDR 4548U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN5_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX5_NOW_ADDR [ SCRUB_ADDRESS_MAX5_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MAX5_NOW_ADDR 4552U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX5_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL6_NOW_ADDR [ TRIGGER6_NOW ]  */
#define DMC520_TRIGGER6_NOW_ADDR 4560U
#define FIELD_DMC520_TRIGGER6_NOW_MSB 1U
#define FIELD_DMC520_TRIGGER6_NOW_LSB 0U
#define FIELD_DMC520_TRIGGER6_NOW_WIDTH 2U
#define FIELD_DMC520_TRIGGER6_NOW_MASK 0x3U
#define FIELD_DMC520_TRIGGER6_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER6_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER6_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER6_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL6_NOW_ADDR [ SCRUB_ADDR_MODE6_NOW ]  */
#define DMC520_SCRUB_ADDR_MODE6_NOW_ADDR 4560U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NOW_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NOW_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NOW_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NOW_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE6_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL6_NOW_ADDR [ COMPLETION_INTERRUPT6_NOW ]  */
#define DMC520_COMPLETION_INTERRUPT6_NOW_ADDR 4560U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NOW_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NOW_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NOW_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NOW_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NOW_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NOW_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NOW_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT6_NOW_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL6_NOW_ADDR [ QOS_FOR_SCRUB6_NOW ]  */
#define DMC520_QOS_FOR_SCRUB6_NOW_ADDR 4560U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NOW_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NOW_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NOW_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NOW_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NOW_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB6_NOW_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB6_NOW_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB6_NOW_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL6_NOW_ADDR [ STOP_ON_PAGE6_NOW ]  */
#define DMC520_STOP_ON_PAGE6_NOW_ADDR 4560U
#define FIELD_DMC520_STOP_ON_PAGE6_NOW_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE6_NOW_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE6_NOW_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE6_NOW_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE6_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE6_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE6_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE6_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL6_NOW_ADDR [ ESCALATION_COUNT_SCRUB6_NOW ]  */
#define DMC520_ESCALATION_COUNT_SCRUB6_NOW_ADDR 4560U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NOW_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NOW_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NOW_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NOW_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB6_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL6_NOW_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB6_NOW ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NOW_ADDR 4560U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NOW_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NOW_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NOW_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NOW_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NOW_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NOW_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB6_NOW_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN6_NOW_ADDR [ SCRUB_ADDRESS_MIN6_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MIN6_NOW_ADDR 4564U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN6_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX6_NOW_ADDR [ SCRUB_ADDRESS_MAX6_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MAX6_NOW_ADDR 4568U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX6_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_CONTROL7_NOW_ADDR [ TRIGGER7_NOW ]  */
#define DMC520_TRIGGER7_NOW_ADDR 4576U
#define FIELD_DMC520_TRIGGER7_NOW_MSB 1U
#define FIELD_DMC520_TRIGGER7_NOW_LSB 0U
#define FIELD_DMC520_TRIGGER7_NOW_WIDTH 2U
#define FIELD_DMC520_TRIGGER7_NOW_MASK 0x3U
#define FIELD_DMC520_TRIGGER7_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_TRIGGER7_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_TRIGGER7_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_TRIGGER7_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  SCRUB_CONTROL7_NOW_ADDR [ SCRUB_ADDR_MODE7_NOW ]  */
#define DMC520_SCRUB_ADDR_MODE7_NOW_ADDR 4576U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NOW_MSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NOW_LSB 3U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NOW_WIDTH 1U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NOW_MASK 0x8U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_SCRUB_ADDR_MODE7_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  SCRUB_CONTROL7_NOW_ADDR [ COMPLETION_INTERRUPT7_NOW ]  */
#define DMC520_COMPLETION_INTERRUPT7_NOW_ADDR 4576U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NOW_MSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NOW_LSB 6U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NOW_WIDTH 1U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NOW_MASK 0x40U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NOW_SHIFT_MASK 0x6U
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NOW_RD(src) ((0x40U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NOW_WR(dst) (0x40U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_COMPLETION_INTERRUPT7_NOW_SET(dst, src) (((dst) & ~0x40U) | (((uint32_t)(src) << 6U) & 0x40U))

/*  SCRUB_CONTROL7_NOW_ADDR [ QOS_FOR_SCRUB7_NOW ]  */
#define DMC520_QOS_FOR_SCRUB7_NOW_ADDR 4576U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NOW_MSB 12U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NOW_LSB 9U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NOW_WIDTH 4U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NOW_MASK 0x1e00U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NOW_SHIFT_MASK 0x9U
#define FIELD_DMC520_QOS_FOR_SCRUB7_NOW_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_QOS_FOR_SCRUB7_NOW_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_QOS_FOR_SCRUB7_NOW_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  SCRUB_CONTROL7_NOW_ADDR [ STOP_ON_PAGE7_NOW ]  */
#define DMC520_STOP_ON_PAGE7_NOW_ADDR 4576U
#define FIELD_DMC520_STOP_ON_PAGE7_NOW_MSB 13U
#define FIELD_DMC520_STOP_ON_PAGE7_NOW_LSB 13U
#define FIELD_DMC520_STOP_ON_PAGE7_NOW_WIDTH 1U
#define FIELD_DMC520_STOP_ON_PAGE7_NOW_MASK 0x2000U
#define FIELD_DMC520_STOP_ON_PAGE7_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_STOP_ON_PAGE7_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_STOP_ON_PAGE7_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_STOP_ON_PAGE7_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  SCRUB_CONTROL7_NOW_ADDR [ ESCALATION_COUNT_SCRUB7_NOW ]  */
#define DMC520_ESCALATION_COUNT_SCRUB7_NOW_ADDR 4576U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NOW_MSB 19U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NOW_LSB 16U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NOW_WIDTH 4U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NOW_MASK 0xf0000U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ESCALATION_COUNT_SCRUB7_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  SCRUB_CONTROL7_NOW_ADDR [ OUTSTANDING_REQUEST_LIMIT_SCRUB7_NOW ]  */
#define DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NOW_ADDR 4576U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NOW_MSB 28U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NOW_LSB 24U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NOW_WIDTH 5U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NOW_MASK 0x1f000000U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NOW_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NOW_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_OUTSTANDING_REQUEST_LIMIT_SCRUB7_NOW_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  SCRUB_ADDRESS_MIN7_NOW_ADDR [ SCRUB_ADDRESS_MIN7_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MIN7_NOW_ADDR 4580U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MIN7_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  SCRUB_ADDRESS_MAX7_NOW_ADDR [ SCRUB_ADDRESS_MAX7_NOW ]  */
#define DMC520_SCRUB_ADDRESS_MAX7_NOW_ADDR 4584U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NOW_MSB 31U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NOW_LSB 0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NOW_WIDTH 32U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NOW_MASK 0xffffffffU
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_SCRUB_ADDRESS_MAX7_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  FEATURE_CONTROL_NOW_ADDR [ WRITE_DBI_ENABLE_NOW ]  */
#define DMC520_WRITE_DBI_ENABLE_NOW_ADDR 4592U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NOW_MSB 0U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NOW_LSB 0U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NOW_WIDTH 1U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NOW_MASK 0x1U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_WRITE_DBI_ENABLE_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_WRITE_DBI_ENABLE_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_WRITE_DBI_ENABLE_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  FEATURE_CONTROL_NOW_ADDR [ CRC_ENABLE_NOW ]  */
#define DMC520_CRC_ENABLE_NOW_ADDR 4592U
#define FIELD_DMC520_CRC_ENABLE_NOW_MSB 1U
#define FIELD_DMC520_CRC_ENABLE_NOW_LSB 1U
#define FIELD_DMC520_CRC_ENABLE_NOW_WIDTH 1U
#define FIELD_DMC520_CRC_ENABLE_NOW_MASK 0x2U
#define FIELD_DMC520_CRC_ENABLE_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_CRC_ENABLE_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_CRC_ENABLE_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_CRC_ENABLE_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  FEATURE_CONTROL_NOW_ADDR [ READ_DBI_ENABLE_NOW ]  */
#define DMC520_READ_DBI_ENABLE_NOW_ADDR 4592U
#define FIELD_DMC520_READ_DBI_ENABLE_NOW_MSB 2U
#define FIELD_DMC520_READ_DBI_ENABLE_NOW_LSB 2U
#define FIELD_DMC520_READ_DBI_ENABLE_NOW_WIDTH 1U
#define FIELD_DMC520_READ_DBI_ENABLE_NOW_MASK 0x4U
#define FIELD_DMC520_READ_DBI_ENABLE_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_READ_DBI_ENABLE_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_READ_DBI_ENABLE_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_READ_DBI_ENABLE_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  FEATURE_CONTROL_NOW_ADDR [ TWO_T_TIMING_NOW ]  */
#define DMC520_TWO_T_TIMING_NOW_ADDR 4592U
#define FIELD_DMC520_TWO_T_TIMING_NOW_MSB 3U
#define FIELD_DMC520_TWO_T_TIMING_NOW_LSB 3U
#define FIELD_DMC520_TWO_T_TIMING_NOW_WIDTH 1U
#define FIELD_DMC520_TWO_T_TIMING_NOW_MASK 0x8U
#define FIELD_DMC520_TWO_T_TIMING_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_TWO_T_TIMING_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_TWO_T_TIMING_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_TWO_T_TIMING_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  FEATURE_CONTROL_NOW_ADDR [ ZQCS_AFTER_N_REF_NOW ]  */
#define DMC520_ZQCS_AFTER_N_REF_NOW_ADDR 4592U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NOW_MSB 7U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NOW_LSB 4U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NOW_WIDTH 4U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NOW_MASK 0xf0U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NOW_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NOW_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_ZQCS_AFTER_N_REF_NOW_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  FEATURE_CONTROL_NOW_ADDR [ ZQCS_AFTER_XSREF_NOW ]  */
#define DMC520_ZQCS_AFTER_XSREF_NOW_ADDR 4592U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NOW_MSB 8U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NOW_LSB 8U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NOW_WIDTH 1U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NOW_MASK 0x100U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NOW_RD(src) ((0x100U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NOW_WR(dst) (0x100U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ZQCS_AFTER_XSREF_NOW_SET(dst, src) (((dst) & ~0x100U) | (((uint32_t)(src) << 8U) & 0x100U))

/*  FEATURE_CONTROL_NOW_ADDR [ TEMP_POLL_AFTER_N_REF_NOW ]  */
#define DMC520_TEMP_POLL_AFTER_N_REF_NOW_ADDR 4592U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NOW_MSB 12U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NOW_LSB 9U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NOW_WIDTH 4U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NOW_MASK 0x1e00U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NOW_SHIFT_MASK 0x9U
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NOW_RD(src) ((0x1e00U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NOW_WR(dst) (0x1e00U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_TEMP_POLL_AFTER_N_REF_NOW_SET(dst, src) (((dst) & ~0x1e00U) | (((uint32_t)(src) << 9U) & 0x1e00U))

/*  FEATURE_CONTROL_NOW_ADDR [ TEMP_POLL_AFTER_XSREF_NOW ]  */
#define DMC520_TEMP_POLL_AFTER_XSREF_NOW_ADDR 4592U
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NOW_MSB 13U
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NOW_LSB 13U
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NOW_WIDTH 1U
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NOW_MASK 0x2000U
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_TEMP_POLL_AFTER_XSREF_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  FEATURE_CONTROL_NOW_ADDR [ TRR_ENABLE_NOW ]  */
#define DMC520_TRR_ENABLE_NOW_ADDR 4592U
#define FIELD_DMC520_TRR_ENABLE_NOW_MSB 15U
#define FIELD_DMC520_TRR_ENABLE_NOW_LSB 15U
#define FIELD_DMC520_TRR_ENABLE_NOW_WIDTH 1U
#define FIELD_DMC520_TRR_ENABLE_NOW_MASK 0x8000U
#define FIELD_DMC520_TRR_ENABLE_NOW_SHIFT_MASK 0xfU
#define FIELD_DMC520_TRR_ENABLE_NOW_RD(src) ((0x8000U & (uint32_t)(src)) >> 15U)
#define FIELD_DMC520_TRR_ENABLE_NOW_WR(dst) (0x8000U & ((uint32_t)(dst) >> 15U))
#define FIELD_DMC520_TRR_ENABLE_NOW_SET(dst, src) (((dst) & ~0x8000U) | (((uint32_t)(src) << 15U) & 0x8000U))

/*  FEATURE_CONTROL_NOW_ADDR [ ADDRESS_MIRRORING_NOW ]  */
#define DMC520_ADDRESS_MIRRORING_NOW_ADDR 4592U
#define FIELD_DMC520_ADDRESS_MIRRORING_NOW_MSB 16U
#define FIELD_DMC520_ADDRESS_MIRRORING_NOW_LSB 16U
#define FIELD_DMC520_ADDRESS_MIRRORING_NOW_WIDTH 1U
#define FIELD_DMC520_ADDRESS_MIRRORING_NOW_MASK 0x10000U
#define FIELD_DMC520_ADDRESS_MIRRORING_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ADDRESS_MIRRORING_NOW_RD(src) ((0x10000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ADDRESS_MIRRORING_NOW_WR(dst) (0x10000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ADDRESS_MIRRORING_NOW_SET(dst, src) (((dst) & ~0x10000U) | (((uint32_t)(src) << 16U) & 0x10000U))

/*  FEATURE_CONTROL_NOW_ADDR [ MRS_OUTPUT_INVERSION_NOW ]  */
#define DMC520_MRS_OUTPUT_INVERSION_NOW_ADDR 4592U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NOW_MSB 17U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NOW_LSB 17U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NOW_WIDTH 1U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NOW_MASK 0x20000U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NOW_SHIFT_MASK 0x11U
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NOW_RD(src) ((0x20000U & (uint32_t)(src)) >> 17U)
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NOW_WR(dst) (0x20000U & ((uint32_t)(dst) >> 17U))
#define FIELD_DMC520_MRS_OUTPUT_INVERSION_NOW_SET(dst, src) (((dst) & ~0x20000U) | (((uint32_t)(src) << 17U) & 0x20000U))

/*  FEATURE_CONTROL_NOW_ADDR [ LVL_WAKEUP_EN_NOW ]  */
#define DMC520_LVL_WAKEUP_EN_NOW_ADDR 4592U
#define FIELD_DMC520_LVL_WAKEUP_EN_NOW_MSB 18U
#define FIELD_DMC520_LVL_WAKEUP_EN_NOW_LSB 18U
#define FIELD_DMC520_LVL_WAKEUP_EN_NOW_WIDTH 1U
#define FIELD_DMC520_LVL_WAKEUP_EN_NOW_MASK 0x40000U
#define FIELD_DMC520_LVL_WAKEUP_EN_NOW_SHIFT_MASK 0x12U
#define FIELD_DMC520_LVL_WAKEUP_EN_NOW_RD(src) ((0x40000U & (uint32_t)(src)) >> 18U)
#define FIELD_DMC520_LVL_WAKEUP_EN_NOW_WR(dst) (0x40000U & ((uint32_t)(dst) >> 18U))
#define FIELD_DMC520_LVL_WAKEUP_EN_NOW_SET(dst, src) (((dst) & ~0x40000U) | (((uint32_t)(src) << 18U) & 0x40000U))

/*  FEATURE_CONTROL_NOW_ADDR [ DFI_ERR_MODE_NOW ]  */
#define DMC520_DFI_ERR_MODE_NOW_ADDR 4592U
#define FIELD_DMC520_DFI_ERR_MODE_NOW_MSB 19U
#define FIELD_DMC520_DFI_ERR_MODE_NOW_LSB 19U
#define FIELD_DMC520_DFI_ERR_MODE_NOW_WIDTH 1U
#define FIELD_DMC520_DFI_ERR_MODE_NOW_MASK 0x80000U
#define FIELD_DMC520_DFI_ERR_MODE_NOW_SHIFT_MASK 0x13U
#define FIELD_DMC520_DFI_ERR_MODE_NOW_RD(src) ((0x80000U & (uint32_t)(src)) >> 19U)
#define FIELD_DMC520_DFI_ERR_MODE_NOW_WR(dst) (0x80000U & ((uint32_t)(dst) >> 19U))
#define FIELD_DMC520_DFI_ERR_MODE_NOW_SET(dst, src) (((dst) & ~0x80000U) | (((uint32_t)(src) << 19U) & 0x80000U))

/*  FEATURE_CONTROL_NOW_ADDR [ ADDRESS_MIRRORING_MASK_NOW ]  */
#define DMC520_ADDRESS_MIRRORING_MASK_NOW_ADDR 4592U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NOW_MSB 27U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NOW_LSB 20U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NOW_WIDTH 8U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NOW_MASK 0xff00000U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NOW_RD(src) ((0xff00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NOW_WR(dst) (0xff00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_ADDRESS_MIRRORING_MASK_NOW_SET(dst, src) (((dst) & ~0xff00000U) | (((uint32_t)(src) << 20U) & 0xff00000U))

/*  FEATURE_CONTROL_NOW_ADDR [ ALERT_MODE_NOW ]  */
#define DMC520_ALERT_MODE_NOW_ADDR 4592U
#define FIELD_DMC520_ALERT_MODE_NOW_MSB 28U
#define FIELD_DMC520_ALERT_MODE_NOW_LSB 28U
#define FIELD_DMC520_ALERT_MODE_NOW_WIDTH 1U
#define FIELD_DMC520_ALERT_MODE_NOW_MASK 0x10000000U
#define FIELD_DMC520_ALERT_MODE_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_ALERT_MODE_NOW_RD(src) ((0x10000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_ALERT_MODE_NOW_WR(dst) (0x10000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_ALERT_MODE_NOW_SET(dst, src) (((dst) & ~0x10000000U) | (((uint32_t)(src) << 28U) & 0x10000000U))

/*  MUX_CONTROL_NOW_ADDR [ CS_MUX_CONTROL_NOW ]  */
#define DMC520_CS_MUX_CONTROL_NOW_ADDR 4596U
#define FIELD_DMC520_CS_MUX_CONTROL_NOW_MSB 1U
#define FIELD_DMC520_CS_MUX_CONTROL_NOW_LSB 0U
#define FIELD_DMC520_CS_MUX_CONTROL_NOW_WIDTH 2U
#define FIELD_DMC520_CS_MUX_CONTROL_NOW_MASK 0x3U
#define FIELD_DMC520_CS_MUX_CONTROL_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_CS_MUX_CONTROL_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_CS_MUX_CONTROL_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_CS_MUX_CONTROL_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  MUX_CONTROL_NOW_ADDR [ CKE_MUX_CONTROL_NOW ]  */
#define DMC520_CKE_MUX_CONTROL_NOW_ADDR 4596U
#define FIELD_DMC520_CKE_MUX_CONTROL_NOW_MSB 3U
#define FIELD_DMC520_CKE_MUX_CONTROL_NOW_LSB 2U
#define FIELD_DMC520_CKE_MUX_CONTROL_NOW_WIDTH 2U
#define FIELD_DMC520_CKE_MUX_CONTROL_NOW_MASK 0xcU
#define FIELD_DMC520_CKE_MUX_CONTROL_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_CKE_MUX_CONTROL_NOW_RD(src) ((0xcU & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_CKE_MUX_CONTROL_NOW_WR(dst) (0xcU & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_CKE_MUX_CONTROL_NOW_SET(dst, src) (((dst) & ~0xcU) | (((uint32_t)(src) << 2U) & 0xcU))

/*  MUX_CONTROL_NOW_ADDR [ CK_MUX_CONTROL_NOW ]  */
#define DMC520_CK_MUX_CONTROL_NOW_ADDR 4596U
#define FIELD_DMC520_CK_MUX_CONTROL_NOW_MSB 5U
#define FIELD_DMC520_CK_MUX_CONTROL_NOW_LSB 4U
#define FIELD_DMC520_CK_MUX_CONTROL_NOW_WIDTH 2U
#define FIELD_DMC520_CK_MUX_CONTROL_NOW_MASK 0x30U
#define FIELD_DMC520_CK_MUX_CONTROL_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_CK_MUX_CONTROL_NOW_RD(src) ((0x30U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_CK_MUX_CONTROL_NOW_WR(dst) (0x30U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_CK_MUX_CONTROL_NOW_SET(dst, src) (((dst) & ~0x30U) | (((uint32_t)(src) << 4U) & 0x30U))

/*  MUX_CONTROL_NOW_ADDR [ RST_MUX_CONTROL_NOW ]  */
#define DMC520_RST_MUX_CONTROL_NOW_ADDR 4596U
#define FIELD_DMC520_RST_MUX_CONTROL_NOW_MSB 7U
#define FIELD_DMC520_RST_MUX_CONTROL_NOW_LSB 6U
#define FIELD_DMC520_RST_MUX_CONTROL_NOW_WIDTH 2U
#define FIELD_DMC520_RST_MUX_CONTROL_NOW_MASK 0xc0U
#define FIELD_DMC520_RST_MUX_CONTROL_NOW_SHIFT_MASK 0x6U
#define FIELD_DMC520_RST_MUX_CONTROL_NOW_RD(src) ((0xc0U & (uint32_t)(src)) >> 6U)
#define FIELD_DMC520_RST_MUX_CONTROL_NOW_WR(dst) (0xc0U & ((uint32_t)(dst) >> 6U))
#define FIELD_DMC520_RST_MUX_CONTROL_NOW_SET(dst, src) (((dst) & ~0xc0U) | (((uint32_t)(src) << 6U) & 0xc0U))

/*  MUX_CONTROL_NOW_ADDR [ CID_MASK_NOW ]  */
#define DMC520_CID_MASK_NOW_ADDR 4596U
#define FIELD_DMC520_CID_MASK_NOW_MSB 10U
#define FIELD_DMC520_CID_MASK_NOW_LSB 8U
#define FIELD_DMC520_CID_MASK_NOW_WIDTH 3U
#define FIELD_DMC520_CID_MASK_NOW_MASK 0x700U
#define FIELD_DMC520_CID_MASK_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_CID_MASK_NOW_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_CID_MASK_NOW_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_CID_MASK_NOW_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_REMAP_CS0_NOW ]  */
#define DMC520_RANK_REMAP_CS0_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_REMAP_CS0_NOW_MSB 2U
#define FIELD_DMC520_RANK_REMAP_CS0_NOW_LSB 0U
#define FIELD_DMC520_RANK_REMAP_CS0_NOW_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS0_NOW_MASK 0x7U
#define FIELD_DMC520_RANK_REMAP_CS0_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_RANK_REMAP_CS0_NOW_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RANK_REMAP_CS0_NOW_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RANK_REMAP_CS0_NOW_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_MASK_CS0_NOW ]  */
#define DMC520_RANK_MASK_CS0_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_MASK_CS0_NOW_MSB 3U
#define FIELD_DMC520_RANK_MASK_CS0_NOW_LSB 3U
#define FIELD_DMC520_RANK_MASK_CS0_NOW_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS0_NOW_MASK 0x8U
#define FIELD_DMC520_RANK_MASK_CS0_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_RANK_MASK_CS0_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_RANK_MASK_CS0_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_RANK_MASK_CS0_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_REMAP_CS1_NOW ]  */
#define DMC520_RANK_REMAP_CS1_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_REMAP_CS1_NOW_MSB 6U
#define FIELD_DMC520_RANK_REMAP_CS1_NOW_LSB 4U
#define FIELD_DMC520_RANK_REMAP_CS1_NOW_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS1_NOW_MASK 0x70U
#define FIELD_DMC520_RANK_REMAP_CS1_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_RANK_REMAP_CS1_NOW_RD(src) ((0x70U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_RANK_REMAP_CS1_NOW_WR(dst) (0x70U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_RANK_REMAP_CS1_NOW_SET(dst, src) (((dst) & ~0x70U) | (((uint32_t)(src) << 4U) & 0x70U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_MASK_CS1_NOW ]  */
#define DMC520_RANK_MASK_CS1_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_MASK_CS1_NOW_MSB 7U
#define FIELD_DMC520_RANK_MASK_CS1_NOW_LSB 7U
#define FIELD_DMC520_RANK_MASK_CS1_NOW_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS1_NOW_MASK 0x80U
#define FIELD_DMC520_RANK_MASK_CS1_NOW_SHIFT_MASK 0x7U
#define FIELD_DMC520_RANK_MASK_CS1_NOW_RD(src) ((0x80U & (uint32_t)(src)) >> 7U)
#define FIELD_DMC520_RANK_MASK_CS1_NOW_WR(dst) (0x80U & ((uint32_t)(dst) >> 7U))
#define FIELD_DMC520_RANK_MASK_CS1_NOW_SET(dst, src) (((dst) & ~0x80U) | (((uint32_t)(src) << 7U) & 0x80U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_REMAP_CS2_NOW ]  */
#define DMC520_RANK_REMAP_CS2_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_REMAP_CS2_NOW_MSB 10U
#define FIELD_DMC520_RANK_REMAP_CS2_NOW_LSB 8U
#define FIELD_DMC520_RANK_REMAP_CS2_NOW_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS2_NOW_MASK 0x700U
#define FIELD_DMC520_RANK_REMAP_CS2_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_RANK_REMAP_CS2_NOW_RD(src) ((0x700U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_RANK_REMAP_CS2_NOW_WR(dst) (0x700U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_RANK_REMAP_CS2_NOW_SET(dst, src) (((dst) & ~0x700U) | (((uint32_t)(src) << 8U) & 0x700U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_MASK_CS2_NOW ]  */
#define DMC520_RANK_MASK_CS2_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_MASK_CS2_NOW_MSB 11U
#define FIELD_DMC520_RANK_MASK_CS2_NOW_LSB 11U
#define FIELD_DMC520_RANK_MASK_CS2_NOW_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS2_NOW_MASK 0x800U
#define FIELD_DMC520_RANK_MASK_CS2_NOW_SHIFT_MASK 0xbU
#define FIELD_DMC520_RANK_MASK_CS2_NOW_RD(src) ((0x800U & (uint32_t)(src)) >> 11U)
#define FIELD_DMC520_RANK_MASK_CS2_NOW_WR(dst) (0x800U & ((uint32_t)(dst) >> 11U))
#define FIELD_DMC520_RANK_MASK_CS2_NOW_SET(dst, src) (((dst) & ~0x800U) | (((uint32_t)(src) << 11U) & 0x800U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_REMAP_CS3_NOW ]  */
#define DMC520_RANK_REMAP_CS3_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_REMAP_CS3_NOW_MSB 14U
#define FIELD_DMC520_RANK_REMAP_CS3_NOW_LSB 12U
#define FIELD_DMC520_RANK_REMAP_CS3_NOW_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS3_NOW_MASK 0x7000U
#define FIELD_DMC520_RANK_REMAP_CS3_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_RANK_REMAP_CS3_NOW_RD(src) ((0x7000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_RANK_REMAP_CS3_NOW_WR(dst) (0x7000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_RANK_REMAP_CS3_NOW_SET(dst, src) (((dst) & ~0x7000U) | (((uint32_t)(src) << 12U) & 0x7000U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_MASK_CS3_NOW ]  */
#define DMC520_RANK_MASK_CS3_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_MASK_CS3_NOW_MSB 15U
#define FIELD_DMC520_RANK_MASK_CS3_NOW_LSB 15U
#define FIELD_DMC520_RANK_MASK_CS3_NOW_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS3_NOW_MASK 0x8000U
#define FIELD_DMC520_RANK_MASK_CS3_NOW_SHIFT_MASK 0xfU
#define FIELD_DMC520_RANK_MASK_CS3_NOW_RD(src) ((0x8000U & (uint32_t)(src)) >> 15U)
#define FIELD_DMC520_RANK_MASK_CS3_NOW_WR(dst) (0x8000U & ((uint32_t)(dst) >> 15U))
#define FIELD_DMC520_RANK_MASK_CS3_NOW_SET(dst, src) (((dst) & ~0x8000U) | (((uint32_t)(src) << 15U) & 0x8000U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_REMAP_CS4_NOW ]  */
#define DMC520_RANK_REMAP_CS4_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_REMAP_CS4_NOW_MSB 18U
#define FIELD_DMC520_RANK_REMAP_CS4_NOW_LSB 16U
#define FIELD_DMC520_RANK_REMAP_CS4_NOW_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS4_NOW_MASK 0x70000U
#define FIELD_DMC520_RANK_REMAP_CS4_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_RANK_REMAP_CS4_NOW_RD(src) ((0x70000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RANK_REMAP_CS4_NOW_WR(dst) (0x70000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RANK_REMAP_CS4_NOW_SET(dst, src) (((dst) & ~0x70000U) | (((uint32_t)(src) << 16U) & 0x70000U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_MASK_CS4_NOW ]  */
#define DMC520_RANK_MASK_CS4_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_MASK_CS4_NOW_MSB 19U
#define FIELD_DMC520_RANK_MASK_CS4_NOW_LSB 19U
#define FIELD_DMC520_RANK_MASK_CS4_NOW_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS4_NOW_MASK 0x80000U
#define FIELD_DMC520_RANK_MASK_CS4_NOW_SHIFT_MASK 0x13U
#define FIELD_DMC520_RANK_MASK_CS4_NOW_RD(src) ((0x80000U & (uint32_t)(src)) >> 19U)
#define FIELD_DMC520_RANK_MASK_CS4_NOW_WR(dst) (0x80000U & ((uint32_t)(dst) >> 19U))
#define FIELD_DMC520_RANK_MASK_CS4_NOW_SET(dst, src) (((dst) & ~0x80000U) | (((uint32_t)(src) << 19U) & 0x80000U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_REMAP_CS5_NOW ]  */
#define DMC520_RANK_REMAP_CS5_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_REMAP_CS5_NOW_MSB 22U
#define FIELD_DMC520_RANK_REMAP_CS5_NOW_LSB 20U
#define FIELD_DMC520_RANK_REMAP_CS5_NOW_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS5_NOW_MASK 0x700000U
#define FIELD_DMC520_RANK_REMAP_CS5_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_RANK_REMAP_CS5_NOW_RD(src) ((0x700000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_RANK_REMAP_CS5_NOW_WR(dst) (0x700000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_RANK_REMAP_CS5_NOW_SET(dst, src) (((dst) & ~0x700000U) | (((uint32_t)(src) << 20U) & 0x700000U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_MASK_CS5_NOW ]  */
#define DMC520_RANK_MASK_CS5_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_MASK_CS5_NOW_MSB 23U
#define FIELD_DMC520_RANK_MASK_CS5_NOW_LSB 23U
#define FIELD_DMC520_RANK_MASK_CS5_NOW_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS5_NOW_MASK 0x800000U
#define FIELD_DMC520_RANK_MASK_CS5_NOW_SHIFT_MASK 0x17U
#define FIELD_DMC520_RANK_MASK_CS5_NOW_RD(src) ((0x800000U & (uint32_t)(src)) >> 23U)
#define FIELD_DMC520_RANK_MASK_CS5_NOW_WR(dst) (0x800000U & ((uint32_t)(dst) >> 23U))
#define FIELD_DMC520_RANK_MASK_CS5_NOW_SET(dst, src) (((dst) & ~0x800000U) | (((uint32_t)(src) << 23U) & 0x800000U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_REMAP_CS6_NOW ]  */
#define DMC520_RANK_REMAP_CS6_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_REMAP_CS6_NOW_MSB 26U
#define FIELD_DMC520_RANK_REMAP_CS6_NOW_LSB 24U
#define FIELD_DMC520_RANK_REMAP_CS6_NOW_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS6_NOW_MASK 0x7000000U
#define FIELD_DMC520_RANK_REMAP_CS6_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_RANK_REMAP_CS6_NOW_RD(src) ((0x7000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RANK_REMAP_CS6_NOW_WR(dst) (0x7000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RANK_REMAP_CS6_NOW_SET(dst, src) (((dst) & ~0x7000000U) | (((uint32_t)(src) << 24U) & 0x7000000U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_MASK_CS6_NOW ]  */
#define DMC520_RANK_MASK_CS6_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_MASK_CS6_NOW_MSB 27U
#define FIELD_DMC520_RANK_MASK_CS6_NOW_LSB 27U
#define FIELD_DMC520_RANK_MASK_CS6_NOW_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS6_NOW_MASK 0x8000000U
#define FIELD_DMC520_RANK_MASK_CS6_NOW_SHIFT_MASK 0x1bU
#define FIELD_DMC520_RANK_MASK_CS6_NOW_RD(src) ((0x8000000U & (uint32_t)(src)) >> 27U)
#define FIELD_DMC520_RANK_MASK_CS6_NOW_WR(dst) (0x8000000U & ((uint32_t)(dst) >> 27U))
#define FIELD_DMC520_RANK_MASK_CS6_NOW_SET(dst, src) (((dst) & ~0x8000000U) | (((uint32_t)(src) << 27U) & 0x8000000U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_REMAP_CS7_NOW ]  */
#define DMC520_RANK_REMAP_CS7_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_REMAP_CS7_NOW_MSB 30U
#define FIELD_DMC520_RANK_REMAP_CS7_NOW_LSB 28U
#define FIELD_DMC520_RANK_REMAP_CS7_NOW_WIDTH 3U
#define FIELD_DMC520_RANK_REMAP_CS7_NOW_MASK 0x70000000U
#define FIELD_DMC520_RANK_REMAP_CS7_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_RANK_REMAP_CS7_NOW_RD(src) ((0x70000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_RANK_REMAP_CS7_NOW_WR(dst) (0x70000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_RANK_REMAP_CS7_NOW_SET(dst, src) (((dst) & ~0x70000000U) | (((uint32_t)(src) << 28U) & 0x70000000U))

/*  RANK_REMAP_CONTROL_NOW_ADDR [ RANK_MASK_CS7_NOW ]  */
#define DMC520_RANK_MASK_CS7_NOW_ADDR 4600U
#define FIELD_DMC520_RANK_MASK_CS7_NOW_MSB 31U
#define FIELD_DMC520_RANK_MASK_CS7_NOW_LSB 31U
#define FIELD_DMC520_RANK_MASK_CS7_NOW_WIDTH 1U
#define FIELD_DMC520_RANK_MASK_CS7_NOW_MASK 0x80000000U
#define FIELD_DMC520_RANK_MASK_CS7_NOW_SHIFT_MASK 0x1fU
#define FIELD_DMC520_RANK_MASK_CS7_NOW_RD(src) ((0x80000000U & (uint32_t)(src)) >> 31U)
#define FIELD_DMC520_RANK_MASK_CS7_NOW_WR(dst) (0x80000000U & ((uint32_t)(dst) >> 31U))
#define FIELD_DMC520_RANK_MASK_CS7_NOW_SET(dst, src) (((dst) & ~0x80000000U) | (((uint32_t)(src) << 31U) & 0x80000000U))

/*  SCRUB_CONTROL_NOW_ADDR [ ESCALATION_PRESCALAR_SCRUB_NOW ]  */
#define DMC520_ESCALATION_PRESCALAR_SCRUB_NOW_ADDR 4604U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NOW_MSB 2U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NOW_LSB 0U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NOW_WIDTH 3U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NOW_MASK 0x7U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NOW_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NOW_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ESCALATION_PRESCALAR_SCRUB_NOW_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  SCRUB_CONTROL_NOW_ADDR [ OUTSTANDING_SCRUB_REQUEST_LIMIT_NOW ]  */
#define DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NOW_ADDR 4604U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NOW_MSB 14U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NOW_LSB 8U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NOW_WIDTH 7U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NOW_MASK 0x7f00U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NOW_RD(src) ((0x7f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NOW_WR(dst) (0x7f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_OUTSTANDING_SCRUB_REQUEST_LIMIT_NOW_SET(dst, src) (((dst) & ~0x7f00U) | (((uint32_t)(src) << 8U) & 0x7f00U))

/*  T_REFI_NOW_ADDR [ T_REFI_NOW ]  */
#define DMC520_T_REFI_NOW_ADDR 4608U
#define FIELD_DMC520_T_REFI_NOW_MSB 10U
#define FIELD_DMC520_T_REFI_NOW_LSB 0U
#define FIELD_DMC520_T_REFI_NOW_WIDTH 11U
#define FIELD_DMC520_T_REFI_NOW_MASK 0x7ffU
#define FIELD_DMC520_T_REFI_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_REFI_NOW_RD(src) ((0x7ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_REFI_NOW_WR(dst) (0x7ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_REFI_NOW_SET(dst, src) (((dst) & ~0x7ffU) | (((uint32_t)(src) << 0U) & 0x7ffU))

/*  T_RFC_NOW_ADDR [ T_RFC_NOW ]  */
#define DMC520_T_RFC_NOW_ADDR 4612U
#define FIELD_DMC520_T_RFC_NOW_MSB 9U
#define FIELD_DMC520_T_RFC_NOW_LSB 0U
#define FIELD_DMC520_T_RFC_NOW_WIDTH 10U
#define FIELD_DMC520_T_RFC_NOW_MASK 0x3ffU
#define FIELD_DMC520_T_RFC_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RFC_NOW_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RFC_NOW_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RFC_NOW_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  T_RFC_NOW_ADDR [ T_RFCFG_NOW ]  */
#define DMC520_T_RFCFG_NOW_ADDR 4612U
#define FIELD_DMC520_T_RFCFG_NOW_MSB 19U
#define FIELD_DMC520_T_RFCFG_NOW_LSB 10U
#define FIELD_DMC520_T_RFCFG_NOW_WIDTH 10U
#define FIELD_DMC520_T_RFCFG_NOW_MASK 0xffc00U
#define FIELD_DMC520_T_RFCFG_NOW_SHIFT_MASK 0xaU
#define FIELD_DMC520_T_RFCFG_NOW_RD(src) ((0xffc00U & (uint32_t)(src)) >> 10U)
#define FIELD_DMC520_T_RFCFG_NOW_WR(dst) (0xffc00U & ((uint32_t)(dst) >> 10U))
#define FIELD_DMC520_T_RFCFG_NOW_SET(dst, src) (((dst) & ~0xffc00U) | (((uint32_t)(src) << 10U) & 0xffc00U))

/*  T_RFC_NOW_ADDR [ T_RFC_CS_NOW ]  */
#define DMC520_T_RFC_CS_NOW_ADDR 4612U
#define FIELD_DMC520_T_RFC_CS_NOW_MSB 27U
#define FIELD_DMC520_T_RFC_CS_NOW_LSB 20U
#define FIELD_DMC520_T_RFC_CS_NOW_WIDTH 8U
#define FIELD_DMC520_T_RFC_CS_NOW_MASK 0xff00000U
#define FIELD_DMC520_T_RFC_CS_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_T_RFC_CS_NOW_RD(src) ((0xff00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_T_RFC_CS_NOW_WR(dst) (0xff00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_T_RFC_CS_NOW_SET(dst, src) (((dst) & ~0xff00000U) | (((uint32_t)(src) << 20U) & 0xff00000U))

/*  T_MRR_NOW_ADDR [ T_MRR_NOW ]  */
#define DMC520_T_MRR_NOW_ADDR 4616U
#define FIELD_DMC520_T_MRR_NOW_MSB 6U
#define FIELD_DMC520_T_MRR_NOW_LSB 0U
#define FIELD_DMC520_T_MRR_NOW_WIDTH 7U
#define FIELD_DMC520_T_MRR_NOW_MASK 0x7fU
#define FIELD_DMC520_T_MRR_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_MRR_NOW_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_MRR_NOW_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_MRR_NOW_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  T_MRW_NOW_ADDR [ T_MRW_NOW ]  */
#define DMC520_T_MRW_NOW_ADDR 4620U
#define FIELD_DMC520_T_MRW_NOW_MSB 6U
#define FIELD_DMC520_T_MRW_NOW_LSB 0U
#define FIELD_DMC520_T_MRW_NOW_WIDTH 7U
#define FIELD_DMC520_T_MRW_NOW_MASK 0x7fU
#define FIELD_DMC520_T_MRW_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_MRW_NOW_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_MRW_NOW_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_MRW_NOW_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  T_MRW_NOW_ADDR [ T_MRW_CS_NOW ]  */
#define DMC520_T_MRW_CS_NOW_ADDR 4620U
#define FIELD_DMC520_T_MRW_CS_NOW_MSB 20U
#define FIELD_DMC520_T_MRW_CS_NOW_LSB 16U
#define FIELD_DMC520_T_MRW_CS_NOW_WIDTH 5U
#define FIELD_DMC520_T_MRW_CS_NOW_MASK 0x1f0000U
#define FIELD_DMC520_T_MRW_CS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_MRW_CS_NOW_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_MRW_CS_NOW_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_MRW_CS_NOW_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  T_RDPDEN_NOW_ADDR [ T_RDPDEN_NOW ]  */
#define DMC520_T_RDPDEN_NOW_ADDR 4624U
#define FIELD_DMC520_T_RDPDEN_NOW_MSB 6U
#define FIELD_DMC520_T_RDPDEN_NOW_LSB 0U
#define FIELD_DMC520_T_RDPDEN_NOW_WIDTH 7U
#define FIELD_DMC520_T_RDPDEN_NOW_MASK 0x7fU
#define FIELD_DMC520_T_RDPDEN_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RDPDEN_NOW_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RDPDEN_NOW_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RDPDEN_NOW_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  T_RCD_NOW_ADDR [ T_RCD_NOW ]  */
#define DMC520_T_RCD_NOW_ADDR 4632U
#define FIELD_DMC520_T_RCD_NOW_MSB 4U
#define FIELD_DMC520_T_RCD_NOW_LSB 0U
#define FIELD_DMC520_T_RCD_NOW_WIDTH 5U
#define FIELD_DMC520_T_RCD_NOW_MASK 0x1fU
#define FIELD_DMC520_T_RCD_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RCD_NOW_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RCD_NOW_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RCD_NOW_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_RAS_NOW_ADDR [ T_RAS_NOW ]  */
#define DMC520_T_RAS_NOW_ADDR 4636U
#define FIELD_DMC520_T_RAS_NOW_MSB 5U
#define FIELD_DMC520_T_RAS_NOW_LSB 0U
#define FIELD_DMC520_T_RAS_NOW_WIDTH 6U
#define FIELD_DMC520_T_RAS_NOW_MASK 0x3fU
#define FIELD_DMC520_T_RAS_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RAS_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RAS_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RAS_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_RP_NOW_ADDR [ T_RP_NOW ]  */
#define DMC520_T_RP_NOW_ADDR 4640U
#define FIELD_DMC520_T_RP_NOW_MSB 4U
#define FIELD_DMC520_T_RP_NOW_LSB 0U
#define FIELD_DMC520_T_RP_NOW_WIDTH 5U
#define FIELD_DMC520_T_RP_NOW_MASK 0x1fU
#define FIELD_DMC520_T_RP_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RP_NOW_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RP_NOW_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RP_NOW_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_RPALL_NOW_ADDR [ T_RPALL_NOW ]  */
#define DMC520_T_RPALL_NOW_ADDR 4644U
#define FIELD_DMC520_T_RPALL_NOW_MSB 4U
#define FIELD_DMC520_T_RPALL_NOW_LSB 0U
#define FIELD_DMC520_T_RPALL_NOW_WIDTH 5U
#define FIELD_DMC520_T_RPALL_NOW_MASK 0x1fU
#define FIELD_DMC520_T_RPALL_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RPALL_NOW_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RPALL_NOW_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RPALL_NOW_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_RRD_NOW_ADDR [ T_RRD_S_NOW ]  */
#define DMC520_T_RRD_S_NOW_ADDR 4648U
#define FIELD_DMC520_T_RRD_S_NOW_MSB 3U
#define FIELD_DMC520_T_RRD_S_NOW_LSB 0U
#define FIELD_DMC520_T_RRD_S_NOW_WIDTH 4U
#define FIELD_DMC520_T_RRD_S_NOW_MASK 0xfU
#define FIELD_DMC520_T_RRD_S_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RRD_S_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RRD_S_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RRD_S_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  T_RRD_NOW_ADDR [ T_RRD_L_NOW ]  */
#define DMC520_T_RRD_L_NOW_ADDR 4648U
#define FIELD_DMC520_T_RRD_L_NOW_MSB 11U
#define FIELD_DMC520_T_RRD_L_NOW_LSB 8U
#define FIELD_DMC520_T_RRD_L_NOW_WIDTH 4U
#define FIELD_DMC520_T_RRD_L_NOW_MASK 0xf00U
#define FIELD_DMC520_T_RRD_L_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_RRD_L_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_RRD_L_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_RRD_L_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  T_RRD_NOW_ADDR [ T_RRD_CS_NOW ]  */
#define DMC520_T_RRD_CS_NOW_ADDR 4648U
#define FIELD_DMC520_T_RRD_CS_NOW_MSB 19U
#define FIELD_DMC520_T_RRD_CS_NOW_LSB 16U
#define FIELD_DMC520_T_RRD_CS_NOW_WIDTH 4U
#define FIELD_DMC520_T_RRD_CS_NOW_MASK 0xf0000U
#define FIELD_DMC520_T_RRD_CS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_RRD_CS_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_RRD_CS_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_RRD_CS_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  T_ACT_WINDOW_NOW_ADDR [ T_FAW_NOW ]  */
#define DMC520_T_FAW_NOW_ADDR 4652U
#define FIELD_DMC520_T_FAW_NOW_MSB 5U
#define FIELD_DMC520_T_FAW_NOW_LSB 0U
#define FIELD_DMC520_T_FAW_NOW_WIDTH 6U
#define FIELD_DMC520_T_FAW_NOW_MASK 0x3fU
#define FIELD_DMC520_T_FAW_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_FAW_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_FAW_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_FAW_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_ACT_WINDOW_NOW_ADDR [ T_MAWI_NOW ]  */
#define DMC520_T_MAWI_NOW_ADDR 4652U
#define FIELD_DMC520_T_MAWI_NOW_MSB 25U
#define FIELD_DMC520_T_MAWI_NOW_LSB 16U
#define FIELD_DMC520_T_MAWI_NOW_WIDTH 10U
#define FIELD_DMC520_T_MAWI_NOW_MASK 0x3ff0000U
#define FIELD_DMC520_T_MAWI_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_MAWI_NOW_RD(src) ((0x3ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_MAWI_NOW_WR(dst) (0x3ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_MAWI_NOW_SET(dst, src) (((dst) & ~0x3ff0000U) | (((uint32_t)(src) << 16U) & 0x3ff0000U))

/*  T_RTR_NOW_ADDR [ T_RTR_S_NOW ]  */
#define DMC520_T_RTR_S_NOW_ADDR 4660U
#define FIELD_DMC520_T_RTR_S_NOW_MSB 4U
#define FIELD_DMC520_T_RTR_S_NOW_LSB 0U
#define FIELD_DMC520_T_RTR_S_NOW_WIDTH 5U
#define FIELD_DMC520_T_RTR_S_NOW_MASK 0x1fU
#define FIELD_DMC520_T_RTR_S_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RTR_S_NOW_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RTR_S_NOW_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RTR_S_NOW_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_RTR_NOW_ADDR [ T_RTR_L_NOW ]  */
#define DMC520_T_RTR_L_NOW_ADDR 4660U
#define FIELD_DMC520_T_RTR_L_NOW_MSB 12U
#define FIELD_DMC520_T_RTR_L_NOW_LSB 8U
#define FIELD_DMC520_T_RTR_L_NOW_WIDTH 5U
#define FIELD_DMC520_T_RTR_L_NOW_MASK 0x1f00U
#define FIELD_DMC520_T_RTR_L_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_RTR_L_NOW_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_RTR_L_NOW_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_RTR_L_NOW_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  T_RTR_NOW_ADDR [ T_RTR_CS_NOW ]  */
#define DMC520_T_RTR_CS_NOW_ADDR 4660U
#define FIELD_DMC520_T_RTR_CS_NOW_MSB 20U
#define FIELD_DMC520_T_RTR_CS_NOW_LSB 16U
#define FIELD_DMC520_T_RTR_CS_NOW_WIDTH 5U
#define FIELD_DMC520_T_RTR_CS_NOW_MASK 0x1f0000U
#define FIELD_DMC520_T_RTR_CS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_RTR_CS_NOW_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_RTR_CS_NOW_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_RTR_CS_NOW_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  T_RTR_NOW_ADDR [ T_RTR_SKIP_NOW ]  */
#define DMC520_T_RTR_SKIP_NOW_ADDR 4660U
#define FIELD_DMC520_T_RTR_SKIP_NOW_MSB 24U
#define FIELD_DMC520_T_RTR_SKIP_NOW_LSB 24U
#define FIELD_DMC520_T_RTR_SKIP_NOW_WIDTH 1U
#define FIELD_DMC520_T_RTR_SKIP_NOW_MASK 0x1000000U
#define FIELD_DMC520_T_RTR_SKIP_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_T_RTR_SKIP_NOW_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_T_RTR_SKIP_NOW_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_T_RTR_SKIP_NOW_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  T_RTW_NOW_ADDR [ T_RTW_S_NOW ]  */
#define DMC520_T_RTW_S_NOW_ADDR 4664U
#define FIELD_DMC520_T_RTW_S_NOW_MSB 4U
#define FIELD_DMC520_T_RTW_S_NOW_LSB 0U
#define FIELD_DMC520_T_RTW_S_NOW_WIDTH 5U
#define FIELD_DMC520_T_RTW_S_NOW_MASK 0x1fU
#define FIELD_DMC520_T_RTW_S_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RTW_S_NOW_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RTW_S_NOW_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RTW_S_NOW_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_RTW_NOW_ADDR [ T_RTW_L_NOW ]  */
#define DMC520_T_RTW_L_NOW_ADDR 4664U
#define FIELD_DMC520_T_RTW_L_NOW_MSB 12U
#define FIELD_DMC520_T_RTW_L_NOW_LSB 8U
#define FIELD_DMC520_T_RTW_L_NOW_WIDTH 5U
#define FIELD_DMC520_T_RTW_L_NOW_MASK 0x1f00U
#define FIELD_DMC520_T_RTW_L_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_RTW_L_NOW_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_RTW_L_NOW_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_RTW_L_NOW_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  T_RTW_NOW_ADDR [ T_RTW_CS_NOW ]  */
#define DMC520_T_RTW_CS_NOW_ADDR 4664U
#define FIELD_DMC520_T_RTW_CS_NOW_MSB 20U
#define FIELD_DMC520_T_RTW_CS_NOW_LSB 16U
#define FIELD_DMC520_T_RTW_CS_NOW_WIDTH 5U
#define FIELD_DMC520_T_RTW_CS_NOW_MASK 0x1f0000U
#define FIELD_DMC520_T_RTW_CS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_RTW_CS_NOW_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_RTW_CS_NOW_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_RTW_CS_NOW_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  T_RTP_NOW_ADDR [ T_RTP_NOW ]  */
#define DMC520_T_RTP_NOW_ADDR 4668U
#define FIELD_DMC520_T_RTP_NOW_MSB 3U
#define FIELD_DMC520_T_RTP_NOW_LSB 0U
#define FIELD_DMC520_T_RTP_NOW_WIDTH 4U
#define FIELD_DMC520_T_RTP_NOW_MASK 0xfU
#define FIELD_DMC520_T_RTP_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RTP_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RTP_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RTP_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  T_WR_NOW_ADDR [ T_WR_NOW ]  */
#define DMC520_T_WR_NOW_ADDR 4676U
#define FIELD_DMC520_T_WR_NOW_MSB 5U
#define FIELD_DMC520_T_WR_NOW_LSB 0U
#define FIELD_DMC520_T_WR_NOW_WIDTH 6U
#define FIELD_DMC520_T_WR_NOW_MASK 0x3fU
#define FIELD_DMC520_T_WR_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_WR_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_WR_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_WR_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_WTR_NOW_ADDR [ T_WTR_S_NOW ]  */
#define DMC520_T_WTR_S_NOW_ADDR 4680U
#define FIELD_DMC520_T_WTR_S_NOW_MSB 5U
#define FIELD_DMC520_T_WTR_S_NOW_LSB 0U
#define FIELD_DMC520_T_WTR_S_NOW_WIDTH 6U
#define FIELD_DMC520_T_WTR_S_NOW_MASK 0x3fU
#define FIELD_DMC520_T_WTR_S_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_WTR_S_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_WTR_S_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_WTR_S_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_WTR_NOW_ADDR [ T_WTR_L_NOW ]  */
#define DMC520_T_WTR_L_NOW_ADDR 4680U
#define FIELD_DMC520_T_WTR_L_NOW_MSB 13U
#define FIELD_DMC520_T_WTR_L_NOW_LSB 8U
#define FIELD_DMC520_T_WTR_L_NOW_WIDTH 6U
#define FIELD_DMC520_T_WTR_L_NOW_MASK 0x3f00U
#define FIELD_DMC520_T_WTR_L_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_WTR_L_NOW_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_WTR_L_NOW_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_WTR_L_NOW_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  T_WTR_NOW_ADDR [ T_WTR_CS_NOW ]  */
#define DMC520_T_WTR_CS_NOW_ADDR 4680U
#define FIELD_DMC520_T_WTR_CS_NOW_MSB 21U
#define FIELD_DMC520_T_WTR_CS_NOW_LSB 16U
#define FIELD_DMC520_T_WTR_CS_NOW_WIDTH 6U
#define FIELD_DMC520_T_WTR_CS_NOW_MASK 0x3f0000U
#define FIELD_DMC520_T_WTR_CS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_WTR_CS_NOW_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_WTR_CS_NOW_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_WTR_CS_NOW_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  T_WTW_NOW_ADDR [ T_WTW_S_NOW ]  */
#define DMC520_T_WTW_S_NOW_ADDR 4684U
#define FIELD_DMC520_T_WTW_S_NOW_MSB 5U
#define FIELD_DMC520_T_WTW_S_NOW_LSB 0U
#define FIELD_DMC520_T_WTW_S_NOW_WIDTH 6U
#define FIELD_DMC520_T_WTW_S_NOW_MASK 0x3fU
#define FIELD_DMC520_T_WTW_S_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_WTW_S_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_WTW_S_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_WTW_S_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_WTW_NOW_ADDR [ T_WTW_L_NOW ]  */
#define DMC520_T_WTW_L_NOW_ADDR 4684U
#define FIELD_DMC520_T_WTW_L_NOW_MSB 13U
#define FIELD_DMC520_T_WTW_L_NOW_LSB 8U
#define FIELD_DMC520_T_WTW_L_NOW_WIDTH 6U
#define FIELD_DMC520_T_WTW_L_NOW_MASK 0x3f00U
#define FIELD_DMC520_T_WTW_L_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_WTW_L_NOW_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_WTW_L_NOW_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_WTW_L_NOW_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  T_WTW_NOW_ADDR [ T_WTW_CS_NOW ]  */
#define DMC520_T_WTW_CS_NOW_ADDR 4684U
#define FIELD_DMC520_T_WTW_CS_NOW_MSB 21U
#define FIELD_DMC520_T_WTW_CS_NOW_LSB 16U
#define FIELD_DMC520_T_WTW_CS_NOW_WIDTH 6U
#define FIELD_DMC520_T_WTW_CS_NOW_MASK 0x3f0000U
#define FIELD_DMC520_T_WTW_CS_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_WTW_CS_NOW_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_WTW_CS_NOW_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_WTW_CS_NOW_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  T_WTW_NOW_ADDR [ T_WTW_SKIP_NOW ]  */
#define DMC520_T_WTW_SKIP_NOW_ADDR 4684U
#define FIELD_DMC520_T_WTW_SKIP_NOW_MSB 24U
#define FIELD_DMC520_T_WTW_SKIP_NOW_LSB 24U
#define FIELD_DMC520_T_WTW_SKIP_NOW_WIDTH 1U
#define FIELD_DMC520_T_WTW_SKIP_NOW_MASK 0x1000000U
#define FIELD_DMC520_T_WTW_SKIP_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_T_WTW_SKIP_NOW_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_T_WTW_SKIP_NOW_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_T_WTW_SKIP_NOW_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  T_XMPD_NOW_ADDR [ T_XMPD_NOW ]  */
#define DMC520_T_XMPD_NOW_ADDR 4692U
#define FIELD_DMC520_T_XMPD_NOW_MSB 11U
#define FIELD_DMC520_T_XMPD_NOW_LSB 0U
#define FIELD_DMC520_T_XMPD_NOW_WIDTH 12U
#define FIELD_DMC520_T_XMPD_NOW_MASK 0xfffU
#define FIELD_DMC520_T_XMPD_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_XMPD_NOW_RD(src) ((0xfffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_XMPD_NOW_WR(dst) (0xfffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_XMPD_NOW_SET(dst, src) (((dst) & ~0xfffU) | (((uint32_t)(src) << 0U) & 0xfffU))

/*  T_EP_NOW_ADDR [ T_EP_NOW ]  */
#define DMC520_T_EP_NOW_ADDR 4696U
#define FIELD_DMC520_T_EP_NOW_MSB 7U
#define FIELD_DMC520_T_EP_NOW_LSB 0U
#define FIELD_DMC520_T_EP_NOW_WIDTH 8U
#define FIELD_DMC520_T_EP_NOW_MASK 0xffU
#define FIELD_DMC520_T_EP_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_EP_NOW_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_EP_NOW_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_EP_NOW_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  T_XP_NOW_ADDR [ T_XP_NOW ]  */
#define DMC520_T_XP_NOW_ADDR 4700U
#define FIELD_DMC520_T_XP_NOW_MSB 7U
#define FIELD_DMC520_T_XP_NOW_LSB 0U
#define FIELD_DMC520_T_XP_NOW_WIDTH 8U
#define FIELD_DMC520_T_XP_NOW_MASK 0xffU
#define FIELD_DMC520_T_XP_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_XP_NOW_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_XP_NOW_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_XP_NOW_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  T_XP_NOW_ADDR [ T_XPDLL_NOW ]  */
#define DMC520_T_XPDLL_NOW_ADDR 4700U
#define FIELD_DMC520_T_XPDLL_NOW_MSB 23U
#define FIELD_DMC520_T_XPDLL_NOW_LSB 16U
#define FIELD_DMC520_T_XPDLL_NOW_WIDTH 8U
#define FIELD_DMC520_T_XPDLL_NOW_MASK 0xff0000U
#define FIELD_DMC520_T_XPDLL_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_XPDLL_NOW_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_XPDLL_NOW_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_XPDLL_NOW_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  T_ESR_NOW_ADDR [ T_ESR_NOW ]  */
#define DMC520_T_ESR_NOW_ADDR 4704U
#define FIELD_DMC520_T_ESR_NOW_MSB 7U
#define FIELD_DMC520_T_ESR_NOW_LSB 0U
#define FIELD_DMC520_T_ESR_NOW_WIDTH 8U
#define FIELD_DMC520_T_ESR_NOW_MASK 0xffU
#define FIELD_DMC520_T_ESR_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_ESR_NOW_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_ESR_NOW_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_ESR_NOW_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  T_XSR_NOW_ADDR [ T_XSR_NOW ]  */
#define DMC520_T_XSR_NOW_ADDR 4708U
#define FIELD_DMC520_T_XSR_NOW_MSB 9U
#define FIELD_DMC520_T_XSR_NOW_LSB 0U
#define FIELD_DMC520_T_XSR_NOW_WIDTH 10U
#define FIELD_DMC520_T_XSR_NOW_MASK 0x3ffU
#define FIELD_DMC520_T_XSR_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_XSR_NOW_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_XSR_NOW_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_XSR_NOW_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  T_XSR_NOW_ADDR [ T_XSRDLL_NOW ]  */
#define DMC520_T_XSRDLL_NOW_ADDR 4708U
#define FIELD_DMC520_T_XSRDLL_NOW_MSB 26U
#define FIELD_DMC520_T_XSRDLL_NOW_LSB 16U
#define FIELD_DMC520_T_XSRDLL_NOW_WIDTH 11U
#define FIELD_DMC520_T_XSRDLL_NOW_MASK 0x7ff0000U
#define FIELD_DMC520_T_XSRDLL_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_XSRDLL_NOW_RD(src) ((0x7ff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_XSRDLL_NOW_WR(dst) (0x7ff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_XSRDLL_NOW_SET(dst, src) (((dst) & ~0x7ff0000U) | (((uint32_t)(src) << 16U) & 0x7ff0000U))

/*  T_ESRCK_NOW_ADDR [ T_ESRCK_NOW ]  */
#define DMC520_T_ESRCK_NOW_ADDR 4712U
#define FIELD_DMC520_T_ESRCK_NOW_MSB 4U
#define FIELD_DMC520_T_ESRCK_NOW_LSB 0U
#define FIELD_DMC520_T_ESRCK_NOW_WIDTH 5U
#define FIELD_DMC520_T_ESRCK_NOW_MASK 0x1fU
#define FIELD_DMC520_T_ESRCK_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_ESRCK_NOW_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_ESRCK_NOW_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_ESRCK_NOW_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_CKXSR_NOW_ADDR [ T_CKXSR_NOW ]  */
#define DMC520_T_CKXSR_NOW_ADDR 4716U
#define FIELD_DMC520_T_CKXSR_NOW_MSB 4U
#define FIELD_DMC520_T_CKXSR_NOW_LSB 0U
#define FIELD_DMC520_T_CKXSR_NOW_WIDTH 5U
#define FIELD_DMC520_T_CKXSR_NOW_MASK 0x1fU
#define FIELD_DMC520_T_CKXSR_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_CKXSR_NOW_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_CKXSR_NOW_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_CKXSR_NOW_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_CMD_NOW_ADDR [ T_CMD_LAT_NOW ]  */
#define DMC520_T_CMD_LAT_NOW_ADDR 4720U
#define FIELD_DMC520_T_CMD_LAT_NOW_MSB 3U
#define FIELD_DMC520_T_CMD_LAT_NOW_LSB 0U
#define FIELD_DMC520_T_CMD_LAT_NOW_WIDTH 4U
#define FIELD_DMC520_T_CMD_LAT_NOW_MASK 0xfU
#define FIELD_DMC520_T_CMD_LAT_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_CMD_LAT_NOW_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_CMD_LAT_NOW_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_CMD_LAT_NOW_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  T_CMD_NOW_ADDR [ T_CAL_NOW ]  */
#define DMC520_T_CAL_NOW_ADDR 4720U
#define FIELD_DMC520_T_CAL_NOW_MSB 11U
#define FIELD_DMC520_T_CAL_NOW_LSB 8U
#define FIELD_DMC520_T_CAL_NOW_WIDTH 4U
#define FIELD_DMC520_T_CAL_NOW_MASK 0xf00U
#define FIELD_DMC520_T_CAL_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_CAL_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_CAL_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_CAL_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  T_PARITY_NOW_ADDR [ T_PARIN_LAT_NOW ]  */
#define DMC520_T_PARIN_LAT_NOW_ADDR 4724U
#define FIELD_DMC520_T_PARIN_LAT_NOW_MSB 1U
#define FIELD_DMC520_T_PARIN_LAT_NOW_LSB 0U
#define FIELD_DMC520_T_PARIN_LAT_NOW_WIDTH 2U
#define FIELD_DMC520_T_PARIN_LAT_NOW_MASK 0x3U
#define FIELD_DMC520_T_PARIN_LAT_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_PARIN_LAT_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_PARIN_LAT_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_PARIN_LAT_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  T_PARITY_NOW_ADDR [ T_COMPLETION_NOW ]  */
#define DMC520_T_COMPLETION_NOW_ADDR 4724U
#define FIELD_DMC520_T_COMPLETION_NOW_MSB 14U
#define FIELD_DMC520_T_COMPLETION_NOW_LSB 8U
#define FIELD_DMC520_T_COMPLETION_NOW_WIDTH 7U
#define FIELD_DMC520_T_COMPLETION_NOW_MASK 0x7f00U
#define FIELD_DMC520_T_COMPLETION_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_COMPLETION_NOW_RD(src) ((0x7f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_COMPLETION_NOW_WR(dst) (0x7f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_COMPLETION_NOW_SET(dst, src) (((dst) & ~0x7f00U) | (((uint32_t)(src) << 8U) & 0x7f00U))

/*  T_ZQCS_NOW_ADDR [ T_ZQCS_NOW ]  */
#define DMC520_T_ZQCS_NOW_ADDR 4728U
#define FIELD_DMC520_T_ZQCS_NOW_MSB 9U
#define FIELD_DMC520_T_ZQCS_NOW_LSB 0U
#define FIELD_DMC520_T_ZQCS_NOW_WIDTH 10U
#define FIELD_DMC520_T_ZQCS_NOW_MASK 0x3ffU
#define FIELD_DMC520_T_ZQCS_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_ZQCS_NOW_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_ZQCS_NOW_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_ZQCS_NOW_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  T_RDDATA_EN_NOW_ADDR [ T_RDDATA_EN_NOW ]  */
#define DMC520_T_RDDATA_EN_NOW_ADDR 4864U
#define FIELD_DMC520_T_RDDATA_EN_NOW_MSB 5U
#define FIELD_DMC520_T_RDDATA_EN_NOW_LSB 0U
#define FIELD_DMC520_T_RDDATA_EN_NOW_WIDTH 6U
#define FIELD_DMC520_T_RDDATA_EN_NOW_MASK 0x3fU
#define FIELD_DMC520_T_RDDATA_EN_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RDDATA_EN_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RDDATA_EN_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RDDATA_EN_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_RDDATA_EN_NOW_ADDR [ T_RDDATA_EN_DIFF_NOW ]  */
#define DMC520_T_RDDATA_EN_DIFF_NOW_ADDR 4864U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NOW_MSB 13U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NOW_LSB 8U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NOW_WIDTH 6U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NOW_MASK 0x3f00U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NOW_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NOW_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_RDDATA_EN_DIFF_NOW_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  T_RDDATA_EN_NOW_ADDR [ T_PHYRDCSLAT_NOW ]  */
#define DMC520_T_PHYRDCSLAT_NOW_ADDR 4864U
#define FIELD_DMC520_T_PHYRDCSLAT_NOW_MSB 20U
#define FIELD_DMC520_T_PHYRDCSLAT_NOW_LSB 16U
#define FIELD_DMC520_T_PHYRDCSLAT_NOW_WIDTH 5U
#define FIELD_DMC520_T_PHYRDCSLAT_NOW_MASK 0x1f0000U
#define FIELD_DMC520_T_PHYRDCSLAT_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_PHYRDCSLAT_NOW_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_PHYRDCSLAT_NOW_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_PHYRDCSLAT_NOW_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  T_PHYRDLAT_NOW_ADDR [ T_PHYRDLAT_NOW ]  */
#define DMC520_T_PHYRDLAT_NOW_ADDR 4868U
#define FIELD_DMC520_T_PHYRDLAT_NOW_MSB 6U
#define FIELD_DMC520_T_PHYRDLAT_NOW_LSB 0U
#define FIELD_DMC520_T_PHYRDLAT_NOW_WIDTH 7U
#define FIELD_DMC520_T_PHYRDLAT_NOW_MASK 0x7fU
#define FIELD_DMC520_T_PHYRDLAT_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_PHYRDLAT_NOW_RD(src) ((0x7fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_PHYRDLAT_NOW_WR(dst) (0x7fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_PHYRDLAT_NOW_SET(dst, src) (((dst) & ~0x7fU) | (((uint32_t)(src) << 0U) & 0x7fU))

/*  T_PHYWRLAT_NOW_ADDR [ T_PHYWRLAT_NOW ]  */
#define DMC520_T_PHYWRLAT_NOW_ADDR 4872U
#define FIELD_DMC520_T_PHYWRLAT_NOW_MSB 4U
#define FIELD_DMC520_T_PHYWRLAT_NOW_LSB 0U
#define FIELD_DMC520_T_PHYWRLAT_NOW_WIDTH 5U
#define FIELD_DMC520_T_PHYWRLAT_NOW_MASK 0x1fU
#define FIELD_DMC520_T_PHYWRLAT_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_PHYWRLAT_NOW_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_PHYWRLAT_NOW_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_PHYWRLAT_NOW_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  T_PHYWRLAT_NOW_ADDR [ T_PHYWRLAT_DIFF_NOW ]  */
#define DMC520_T_PHYWRLAT_DIFF_NOW_ADDR 4872U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NOW_MSB 12U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NOW_LSB 8U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NOW_WIDTH 5U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NOW_MASK 0x1f00U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NOW_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NOW_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_PHYWRLAT_DIFF_NOW_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  T_PHYWRLAT_NOW_ADDR [ T_PHYWRCSLAT_NOW ]  */
#define DMC520_T_PHYWRCSLAT_NOW_ADDR 4872U
#define FIELD_DMC520_T_PHYWRCSLAT_NOW_MSB 20U
#define FIELD_DMC520_T_PHYWRCSLAT_NOW_LSB 16U
#define FIELD_DMC520_T_PHYWRCSLAT_NOW_WIDTH 5U
#define FIELD_DMC520_T_PHYWRCSLAT_NOW_MASK 0x1f0000U
#define FIELD_DMC520_T_PHYWRCSLAT_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_PHYWRCSLAT_NOW_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_PHYWRCSLAT_NOW_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_PHYWRCSLAT_NOW_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  T_PHYWRLAT_NOW_ADDR [ T_PHYWRDATA_NOW ]  */
#define DMC520_T_PHYWRDATA_NOW_ADDR 4872U
#define FIELD_DMC520_T_PHYWRDATA_NOW_MSB 24U
#define FIELD_DMC520_T_PHYWRDATA_NOW_LSB 24U
#define FIELD_DMC520_T_PHYWRDATA_NOW_WIDTH 1U
#define FIELD_DMC520_T_PHYWRDATA_NOW_MASK 0x1000000U
#define FIELD_DMC520_T_PHYWRDATA_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_T_PHYWRDATA_NOW_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_T_PHYWRDATA_NOW_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_T_PHYWRDATA_NOW_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  RDLVL_CONTROL_NOW_ADDR [ RDLVL_MODE_NOW ]  */
#define DMC520_RDLVL_MODE_NOW_ADDR 4880U
#define FIELD_DMC520_RDLVL_MODE_NOW_MSB 0U
#define FIELD_DMC520_RDLVL_MODE_NOW_LSB 0U
#define FIELD_DMC520_RDLVL_MODE_NOW_WIDTH 1U
#define FIELD_DMC520_RDLVL_MODE_NOW_MASK 0x1U
#define FIELD_DMC520_RDLVL_MODE_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_RDLVL_MODE_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RDLVL_MODE_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RDLVL_MODE_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  RDLVL_CONTROL_NOW_ADDR [ RDLVL_SETUP_NOW ]  */
#define DMC520_RDLVL_SETUP_NOW_ADDR 4880U
#define FIELD_DMC520_RDLVL_SETUP_NOW_MSB 4U
#define FIELD_DMC520_RDLVL_SETUP_NOW_LSB 4U
#define FIELD_DMC520_RDLVL_SETUP_NOW_WIDTH 1U
#define FIELD_DMC520_RDLVL_SETUP_NOW_MASK 0x10U
#define FIELD_DMC520_RDLVL_SETUP_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_RDLVL_SETUP_NOW_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_RDLVL_SETUP_NOW_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_RDLVL_SETUP_NOW_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  RDLVL_CONTROL_NOW_ADDR [ RDLVL_COMMAND_BA1_0_NOW ]  */
#define DMC520_RDLVL_COMMAND_BA1_0_NOW_ADDR 4880U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NOW_MSB 10U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NOW_LSB 9U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NOW_WIDTH 2U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NOW_MASK 0x600U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NOW_SHIFT_MASK 0x9U
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NOW_RD(src) ((0x600U & (uint32_t)(src)) >> 9U)
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NOW_WR(dst) (0x600U & ((uint32_t)(dst) >> 9U))
#define FIELD_DMC520_RDLVL_COMMAND_BA1_0_NOW_SET(dst, src) (((dst) & ~0x600U) | (((uint32_t)(src) << 9U) & 0x600U))

/*  RDLVL_CONTROL_NOW_ADDR [ RDLVL_REFRESH_NOW ]  */
#define DMC520_RDLVL_REFRESH_NOW_ADDR 4880U
#define FIELD_DMC520_RDLVL_REFRESH_NOW_MSB 12U
#define FIELD_DMC520_RDLVL_REFRESH_NOW_LSB 12U
#define FIELD_DMC520_RDLVL_REFRESH_NOW_WIDTH 1U
#define FIELD_DMC520_RDLVL_REFRESH_NOW_MASK 0x1000U
#define FIELD_DMC520_RDLVL_REFRESH_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_RDLVL_REFRESH_NOW_RD(src) ((0x1000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_RDLVL_REFRESH_NOW_WR(dst) (0x1000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_RDLVL_REFRESH_NOW_SET(dst, src) (((dst) & ~0x1000U) | (((uint32_t)(src) << 12U) & 0x1000U))

/*  RDLVL_CONTROL_NOW_ADDR [ REFRESH_DUR_RDLVL_NOW ]  */
#define DMC520_REFRESH_DUR_RDLVL_NOW_ADDR 4880U
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NOW_MSB 13U
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NOW_LSB 13U
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NOW_WIDTH 1U
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NOW_MASK 0x2000U
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_REFRESH_DUR_RDLVL_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  RDLVL_CONTROL_NOW_ADDR [ RDLVL_ERR_EN_NOW ]  */
#define DMC520_RDLVL_ERR_EN_NOW_ADDR 4880U
#define FIELD_DMC520_RDLVL_ERR_EN_NOW_MSB 14U
#define FIELD_DMC520_RDLVL_ERR_EN_NOW_LSB 14U
#define FIELD_DMC520_RDLVL_ERR_EN_NOW_WIDTH 1U
#define FIELD_DMC520_RDLVL_ERR_EN_NOW_MASK 0x4000U
#define FIELD_DMC520_RDLVL_ERR_EN_NOW_SHIFT_MASK 0xeU
#define FIELD_DMC520_RDLVL_ERR_EN_NOW_RD(src) ((0x4000U & (uint32_t)(src)) >> 14U)
#define FIELD_DMC520_RDLVL_ERR_EN_NOW_WR(dst) (0x4000U & ((uint32_t)(dst) >> 14U))
#define FIELD_DMC520_RDLVL_ERR_EN_NOW_SET(dst, src) (((dst) & ~0x4000U) | (((uint32_t)(src) << 14U) & 0x4000U))

/*  RDLVL_CONTROL_NOW_ADDR [ RDLVL_PATTERN_NOW ]  */
#define DMC520_RDLVL_PATTERN_NOW_ADDR 4880U
#define FIELD_DMC520_RDLVL_PATTERN_NOW_MSB 19U
#define FIELD_DMC520_RDLVL_PATTERN_NOW_LSB 16U
#define FIELD_DMC520_RDLVL_PATTERN_NOW_WIDTH 4U
#define FIELD_DMC520_RDLVL_PATTERN_NOW_MASK 0xf0000U
#define FIELD_DMC520_RDLVL_PATTERN_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_RDLVL_PATTERN_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RDLVL_PATTERN_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RDLVL_PATTERN_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  RDLVL_CONTROL_NOW_ADDR [ RDLVL_PREAMBLE_NOW ]  */
#define DMC520_RDLVL_PREAMBLE_NOW_ADDR 4880U
#define FIELD_DMC520_RDLVL_PREAMBLE_NOW_MSB 24U
#define FIELD_DMC520_RDLVL_PREAMBLE_NOW_LSB 24U
#define FIELD_DMC520_RDLVL_PREAMBLE_NOW_WIDTH 1U
#define FIELD_DMC520_RDLVL_PREAMBLE_NOW_MASK 0x1000000U
#define FIELD_DMC520_RDLVL_PREAMBLE_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_RDLVL_PREAMBLE_NOW_RD(src) ((0x1000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_RDLVL_PREAMBLE_NOW_WR(dst) (0x1000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_RDLVL_PREAMBLE_NOW_SET(dst, src) (((dst) & ~0x1000000U) | (((uint32_t)(src) << 24U) & 0x1000000U))

/*  RDLVL_MRS_NOW_ADDR [ RDLVL_MRS_NOW ]  */
#define DMC520_RDLVL_MRS_NOW_ADDR 4884U
#define FIELD_DMC520_RDLVL_MRS_NOW_MSB 12U
#define FIELD_DMC520_RDLVL_MRS_NOW_LSB 0U
#define FIELD_DMC520_RDLVL_MRS_NOW_WIDTH 13U
#define FIELD_DMC520_RDLVL_MRS_NOW_MASK 0x1fffU
#define FIELD_DMC520_RDLVL_MRS_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_RDLVL_MRS_NOW_RD(src) ((0x1fffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_RDLVL_MRS_NOW_WR(dst) (0x1fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_RDLVL_MRS_NOW_SET(dst, src) (((dst) & ~0x1fffU) | (((uint32_t)(src) << 0U) & 0x1fffU))

/*  T_RDLVL_EN_NOW_ADDR [ T_RDLVL_EN_NOW ]  */
#define DMC520_T_RDLVL_EN_NOW_ADDR 4888U
#define FIELD_DMC520_T_RDLVL_EN_NOW_MSB 5U
#define FIELD_DMC520_T_RDLVL_EN_NOW_LSB 0U
#define FIELD_DMC520_T_RDLVL_EN_NOW_WIDTH 6U
#define FIELD_DMC520_T_RDLVL_EN_NOW_MASK 0x3fU
#define FIELD_DMC520_T_RDLVL_EN_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RDLVL_EN_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RDLVL_EN_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RDLVL_EN_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_RDLVL_RR_NOW_ADDR [ T_RDLVL_RR_NOW ]  */
#define DMC520_T_RDLVL_RR_NOW_ADDR 4892U
#define FIELD_DMC520_T_RDLVL_RR_NOW_MSB 9U
#define FIELD_DMC520_T_RDLVL_RR_NOW_LSB 0U
#define FIELD_DMC520_T_RDLVL_RR_NOW_WIDTH 10U
#define FIELD_DMC520_T_RDLVL_RR_NOW_MASK 0x3ffU
#define FIELD_DMC520_T_RDLVL_RR_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_RDLVL_RR_NOW_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_RDLVL_RR_NOW_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_RDLVL_RR_NOW_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  WRLVL_CONTROL_NOW_ADDR [ WRLVL_MODE_NOW ]  */
#define DMC520_WRLVL_MODE_NOW_ADDR 4896U
#define FIELD_DMC520_WRLVL_MODE_NOW_MSB 0U
#define FIELD_DMC520_WRLVL_MODE_NOW_LSB 0U
#define FIELD_DMC520_WRLVL_MODE_NOW_WIDTH 1U
#define FIELD_DMC520_WRLVL_MODE_NOW_MASK 0x1U
#define FIELD_DMC520_WRLVL_MODE_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_WRLVL_MODE_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_WRLVL_MODE_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_WRLVL_MODE_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  WRLVL_CONTROL_NOW_ADDR [ WRLVL_SETUP_NOW ]  */
#define DMC520_WRLVL_SETUP_NOW_ADDR 4896U
#define FIELD_DMC520_WRLVL_SETUP_NOW_MSB 4U
#define FIELD_DMC520_WRLVL_SETUP_NOW_LSB 4U
#define FIELD_DMC520_WRLVL_SETUP_NOW_WIDTH 1U
#define FIELD_DMC520_WRLVL_SETUP_NOW_MASK 0x10U
#define FIELD_DMC520_WRLVL_SETUP_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_WRLVL_SETUP_NOW_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_WRLVL_SETUP_NOW_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_WRLVL_SETUP_NOW_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  WRLVL_CONTROL_NOW_ADDR [ WRLVL_REFRESH_NOW ]  */
#define DMC520_WRLVL_REFRESH_NOW_ADDR 4896U
#define FIELD_DMC520_WRLVL_REFRESH_NOW_MSB 12U
#define FIELD_DMC520_WRLVL_REFRESH_NOW_LSB 12U
#define FIELD_DMC520_WRLVL_REFRESH_NOW_WIDTH 1U
#define FIELD_DMC520_WRLVL_REFRESH_NOW_MASK 0x1000U
#define FIELD_DMC520_WRLVL_REFRESH_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_WRLVL_REFRESH_NOW_RD(src) ((0x1000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_WRLVL_REFRESH_NOW_WR(dst) (0x1000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_WRLVL_REFRESH_NOW_SET(dst, src) (((dst) & ~0x1000U) | (((uint32_t)(src) << 12U) & 0x1000U))

/*  WRLVL_CONTROL_NOW_ADDR [ REFRESH_DUR_WRLVL_NOW ]  */
#define DMC520_REFRESH_DUR_WRLVL_NOW_ADDR 4896U
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NOW_MSB 13U
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NOW_LSB 13U
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NOW_WIDTH 1U
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NOW_MASK 0x2000U
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NOW_SHIFT_MASK 0xdU
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NOW_RD(src) ((0x2000U & (uint32_t)(src)) >> 13U)
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NOW_WR(dst) (0x2000U & ((uint32_t)(dst) >> 13U))
#define FIELD_DMC520_REFRESH_DUR_WRLVL_NOW_SET(dst, src) (((dst) & ~0x2000U) | (((uint32_t)(src) << 13U) & 0x2000U))

/*  WRLVL_CONTROL_NOW_ADDR [ WRLVL_ERR_EN_NOW ]  */
#define DMC520_WRLVL_ERR_EN_NOW_ADDR 4896U
#define FIELD_DMC520_WRLVL_ERR_EN_NOW_MSB 14U
#define FIELD_DMC520_WRLVL_ERR_EN_NOW_LSB 14U
#define FIELD_DMC520_WRLVL_ERR_EN_NOW_WIDTH 1U
#define FIELD_DMC520_WRLVL_ERR_EN_NOW_MASK 0x4000U
#define FIELD_DMC520_WRLVL_ERR_EN_NOW_SHIFT_MASK 0xeU
#define FIELD_DMC520_WRLVL_ERR_EN_NOW_RD(src) ((0x4000U & (uint32_t)(src)) >> 14U)
#define FIELD_DMC520_WRLVL_ERR_EN_NOW_WR(dst) (0x4000U & ((uint32_t)(dst) >> 14U))
#define FIELD_DMC520_WRLVL_ERR_EN_NOW_SET(dst, src) (((dst) & ~0x4000U) | (((uint32_t)(src) << 14U) & 0x4000U))

/*  WRLVL_CONTROL_NOW_ADDR [ WRLVL_PATTERN_NOW ]  */
#define DMC520_WRLVL_PATTERN_NOW_ADDR 4896U
#define FIELD_DMC520_WRLVL_PATTERN_NOW_MSB 19U
#define FIELD_DMC520_WRLVL_PATTERN_NOW_LSB 16U
#define FIELD_DMC520_WRLVL_PATTERN_NOW_WIDTH 4U
#define FIELD_DMC520_WRLVL_PATTERN_NOW_MASK 0xf0000U
#define FIELD_DMC520_WRLVL_PATTERN_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_WRLVL_PATTERN_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_WRLVL_PATTERN_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_WRLVL_PATTERN_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  WRLVL_MRS_NOW_ADDR [ WRLVL_MRS_NOW ]  */
#define DMC520_WRLVL_MRS_NOW_ADDR 4900U
#define FIELD_DMC520_WRLVL_MRS_NOW_MSB 12U
#define FIELD_DMC520_WRLVL_MRS_NOW_LSB 0U
#define FIELD_DMC520_WRLVL_MRS_NOW_WIDTH 13U
#define FIELD_DMC520_WRLVL_MRS_NOW_MASK 0x1fffU
#define FIELD_DMC520_WRLVL_MRS_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_WRLVL_MRS_NOW_RD(src) ((0x1fffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_WRLVL_MRS_NOW_WR(dst) (0x1fffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_WRLVL_MRS_NOW_SET(dst, src) (((dst) & ~0x1fffU) | (((uint32_t)(src) << 0U) & 0x1fffU))

/*  T_WRLVL_EN_NOW_ADDR [ T_WRLVL_EN_NOW ]  */
#define DMC520_T_WRLVL_EN_NOW_ADDR 4904U
#define FIELD_DMC520_T_WRLVL_EN_NOW_MSB 5U
#define FIELD_DMC520_T_WRLVL_EN_NOW_LSB 0U
#define FIELD_DMC520_T_WRLVL_EN_NOW_WIDTH 6U
#define FIELD_DMC520_T_WRLVL_EN_NOW_MASK 0x3fU
#define FIELD_DMC520_T_WRLVL_EN_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_WRLVL_EN_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_WRLVL_EN_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_WRLVL_EN_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  T_WRLVL_WW_NOW_ADDR [ T_WRLVL_WW_NOW ]  */
#define DMC520_T_WRLVL_WW_NOW_ADDR 4908U
#define FIELD_DMC520_T_WRLVL_WW_NOW_MSB 9U
#define FIELD_DMC520_T_WRLVL_WW_NOW_LSB 0U
#define FIELD_DMC520_T_WRLVL_WW_NOW_WIDTH 10U
#define FIELD_DMC520_T_WRLVL_WW_NOW_MASK 0x3ffU
#define FIELD_DMC520_T_WRLVL_WW_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_WRLVL_WW_NOW_RD(src) ((0x3ffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_WRLVL_WW_NOW_WR(dst) (0x3ffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_WRLVL_WW_NOW_SET(dst, src) (((dst) & ~0x3ffU) | (((uint32_t)(src) << 0U) & 0x3ffU))

/*  PHY_POWER_CONTROL_NOW_ADDR [ LP_IDLE_EN_NOW ]  */
#define DMC520_LP_IDLE_EN_NOW_ADDR 4936U
#define FIELD_DMC520_LP_IDLE_EN_NOW_MSB 0U
#define FIELD_DMC520_LP_IDLE_EN_NOW_LSB 0U
#define FIELD_DMC520_LP_IDLE_EN_NOW_WIDTH 1U
#define FIELD_DMC520_LP_IDLE_EN_NOW_MASK 0x1U
#define FIELD_DMC520_LP_IDLE_EN_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_LP_IDLE_EN_NOW_RD(src) ((0x1U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_LP_IDLE_EN_NOW_WR(dst) (0x1U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_LP_IDLE_EN_NOW_SET(dst, src) (((dst) & ~0x1U) | (((uint32_t)(src) << 0U) & 0x1U))

/*  PHY_POWER_CONTROL_NOW_ADDR [ LP_PD_EN_NOW ]  */
#define DMC520_LP_PD_EN_NOW_ADDR 4936U
#define FIELD_DMC520_LP_PD_EN_NOW_MSB 1U
#define FIELD_DMC520_LP_PD_EN_NOW_LSB 1U
#define FIELD_DMC520_LP_PD_EN_NOW_WIDTH 1U
#define FIELD_DMC520_LP_PD_EN_NOW_MASK 0x2U
#define FIELD_DMC520_LP_PD_EN_NOW_SHIFT_MASK 0x1U
#define FIELD_DMC520_LP_PD_EN_NOW_RD(src) ((0x2U & (uint32_t)(src)) >> 1U)
#define FIELD_DMC520_LP_PD_EN_NOW_WR(dst) (0x2U & ((uint32_t)(dst) >> 1U))
#define FIELD_DMC520_LP_PD_EN_NOW_SET(dst, src) (((dst) & ~0x2U) | (((uint32_t)(src) << 1U) & 0x2U))

/*  PHY_POWER_CONTROL_NOW_ADDR [ LP_SREF_EN_NOW ]  */
#define DMC520_LP_SREF_EN_NOW_ADDR 4936U
#define FIELD_DMC520_LP_SREF_EN_NOW_MSB 2U
#define FIELD_DMC520_LP_SREF_EN_NOW_LSB 2U
#define FIELD_DMC520_LP_SREF_EN_NOW_WIDTH 1U
#define FIELD_DMC520_LP_SREF_EN_NOW_MASK 0x4U
#define FIELD_DMC520_LP_SREF_EN_NOW_SHIFT_MASK 0x2U
#define FIELD_DMC520_LP_SREF_EN_NOW_RD(src) ((0x4U & (uint32_t)(src)) >> 2U)
#define FIELD_DMC520_LP_SREF_EN_NOW_WR(dst) (0x4U & ((uint32_t)(dst) >> 2U))
#define FIELD_DMC520_LP_SREF_EN_NOW_SET(dst, src) (((dst) & ~0x4U) | (((uint32_t)(src) << 2U) & 0x4U))

/*  PHY_POWER_CONTROL_NOW_ADDR [ LP_MPD_EN_NOW ]  */
#define DMC520_LP_MPD_EN_NOW_ADDR 4936U
#define FIELD_DMC520_LP_MPD_EN_NOW_MSB 3U
#define FIELD_DMC520_LP_MPD_EN_NOW_LSB 3U
#define FIELD_DMC520_LP_MPD_EN_NOW_WIDTH 1U
#define FIELD_DMC520_LP_MPD_EN_NOW_MASK 0x8U
#define FIELD_DMC520_LP_MPD_EN_NOW_SHIFT_MASK 0x3U
#define FIELD_DMC520_LP_MPD_EN_NOW_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_LP_MPD_EN_NOW_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_LP_MPD_EN_NOW_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  PHY_POWER_CONTROL_NOW_ADDR [ LP_ARCH_EN_NOW ]  */
#define DMC520_LP_ARCH_EN_NOW_ADDR 4936U
#define FIELD_DMC520_LP_ARCH_EN_NOW_MSB 4U
#define FIELD_DMC520_LP_ARCH_EN_NOW_LSB 4U
#define FIELD_DMC520_LP_ARCH_EN_NOW_WIDTH 1U
#define FIELD_DMC520_LP_ARCH_EN_NOW_MASK 0x10U
#define FIELD_DMC520_LP_ARCH_EN_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_LP_ARCH_EN_NOW_RD(src) ((0x10U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_LP_ARCH_EN_NOW_WR(dst) (0x10U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_LP_ARCH_EN_NOW_SET(dst, src) (((dst) & ~0x10U) | (((uint32_t)(src) << 4U) & 0x10U))

/*  PHY_POWER_CONTROL_NOW_ADDR [ LP_WAKEUP_IDLE_NOW ]  */
#define DMC520_LP_WAKEUP_IDLE_NOW_ADDR 4936U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NOW_MSB 11U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NOW_LSB 8U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NOW_WIDTH 4U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NOW_MASK 0xf00U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_LP_WAKEUP_IDLE_NOW_RD(src) ((0xf00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_LP_WAKEUP_IDLE_NOW_WR(dst) (0xf00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_LP_WAKEUP_IDLE_NOW_SET(dst, src) (((dst) & ~0xf00U) | (((uint32_t)(src) << 8U) & 0xf00U))

/*  PHY_POWER_CONTROL_NOW_ADDR [ LP_WAKEUP_PD_NOW ]  */
#define DMC520_LP_WAKEUP_PD_NOW_ADDR 4936U
#define FIELD_DMC520_LP_WAKEUP_PD_NOW_MSB 15U
#define FIELD_DMC520_LP_WAKEUP_PD_NOW_LSB 12U
#define FIELD_DMC520_LP_WAKEUP_PD_NOW_WIDTH 4U
#define FIELD_DMC520_LP_WAKEUP_PD_NOW_MASK 0xf000U
#define FIELD_DMC520_LP_WAKEUP_PD_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_LP_WAKEUP_PD_NOW_RD(src) ((0xf000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_LP_WAKEUP_PD_NOW_WR(dst) (0xf000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_LP_WAKEUP_PD_NOW_SET(dst, src) (((dst) & ~0xf000U) | (((uint32_t)(src) << 12U) & 0xf000U))

/*  PHY_POWER_CONTROL_NOW_ADDR [ LP_WAKEUP_SREF_NOW ]  */
#define DMC520_LP_WAKEUP_SREF_NOW_ADDR 4936U
#define FIELD_DMC520_LP_WAKEUP_SREF_NOW_MSB 19U
#define FIELD_DMC520_LP_WAKEUP_SREF_NOW_LSB 16U
#define FIELD_DMC520_LP_WAKEUP_SREF_NOW_WIDTH 4U
#define FIELD_DMC520_LP_WAKEUP_SREF_NOW_MASK 0xf0000U
#define FIELD_DMC520_LP_WAKEUP_SREF_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_LP_WAKEUP_SREF_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_LP_WAKEUP_SREF_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_LP_WAKEUP_SREF_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  PHY_POWER_CONTROL_NOW_ADDR [ LP_WAKEUP_MPD_NOW ]  */
#define DMC520_LP_WAKEUP_MPD_NOW_ADDR 4936U
#define FIELD_DMC520_LP_WAKEUP_MPD_NOW_MSB 23U
#define FIELD_DMC520_LP_WAKEUP_MPD_NOW_LSB 20U
#define FIELD_DMC520_LP_WAKEUP_MPD_NOW_WIDTH 4U
#define FIELD_DMC520_LP_WAKEUP_MPD_NOW_MASK 0xf00000U
#define FIELD_DMC520_LP_WAKEUP_MPD_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_LP_WAKEUP_MPD_NOW_RD(src) ((0xf00000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_LP_WAKEUP_MPD_NOW_WR(dst) (0xf00000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_LP_WAKEUP_MPD_NOW_SET(dst, src) (((dst) & ~0xf00000U) | (((uint32_t)(src) << 20U) & 0xf00000U))

/*  PHY_POWER_CONTROL_NOW_ADDR [ LP_WAKEUP_ARCH_NOW ]  */
#define DMC520_LP_WAKEUP_ARCH_NOW_ADDR 4936U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NOW_MSB 27U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NOW_LSB 24U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NOW_WIDTH 4U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NOW_MASK 0xf000000U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_LP_WAKEUP_ARCH_NOW_RD(src) ((0xf000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_LP_WAKEUP_ARCH_NOW_WR(dst) (0xf000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_LP_WAKEUP_ARCH_NOW_SET(dst, src) (((dst) & ~0xf000000U) | (((uint32_t)(src) << 24U) & 0xf000000U))

/*  T_LPRESP_NOW_ADDR [ T_LPRESP_NOW ]  */
#define DMC520_T_LPRESP_NOW_ADDR 4940U
#define FIELD_DMC520_T_LPRESP_NOW_MSB 5U
#define FIELD_DMC520_T_LPRESP_NOW_LSB 0U
#define FIELD_DMC520_T_LPRESP_NOW_WIDTH 6U
#define FIELD_DMC520_T_LPRESP_NOW_MASK 0x3fU
#define FIELD_DMC520_T_LPRESP_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_LPRESP_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_LPRESP_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_LPRESP_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  PHY_UPDATE_CONTROL_NOW_ADDR [ PHYUPD_TYPE_00_NOW ]  */
#define DMC520_PHYUPD_TYPE_00_NOW_ADDR 4944U
#define FIELD_DMC520_PHYUPD_TYPE_00_NOW_MSB 1U
#define FIELD_DMC520_PHYUPD_TYPE_00_NOW_LSB 0U
#define FIELD_DMC520_PHYUPD_TYPE_00_NOW_WIDTH 2U
#define FIELD_DMC520_PHYUPD_TYPE_00_NOW_MASK 0x3U
#define FIELD_DMC520_PHYUPD_TYPE_00_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_PHYUPD_TYPE_00_NOW_RD(src) ((0x3U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PHYUPD_TYPE_00_NOW_WR(dst) (0x3U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PHYUPD_TYPE_00_NOW_SET(dst, src) (((dst) & ~0x3U) | (((uint32_t)(src) << 0U) & 0x3U))

/*  PHY_UPDATE_CONTROL_NOW_ADDR [ PHYUPD_TYPE_01_NOW ]  */
#define DMC520_PHYUPD_TYPE_01_NOW_ADDR 4944U
#define FIELD_DMC520_PHYUPD_TYPE_01_NOW_MSB 5U
#define FIELD_DMC520_PHYUPD_TYPE_01_NOW_LSB 4U
#define FIELD_DMC520_PHYUPD_TYPE_01_NOW_WIDTH 2U
#define FIELD_DMC520_PHYUPD_TYPE_01_NOW_MASK 0x30U
#define FIELD_DMC520_PHYUPD_TYPE_01_NOW_SHIFT_MASK 0x4U
#define FIELD_DMC520_PHYUPD_TYPE_01_NOW_RD(src) ((0x30U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_PHYUPD_TYPE_01_NOW_WR(dst) (0x30U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_PHYUPD_TYPE_01_NOW_SET(dst, src) (((dst) & ~0x30U) | (((uint32_t)(src) << 4U) & 0x30U))

/*  PHY_UPDATE_CONTROL_NOW_ADDR [ PHYUPD_TYPE_10_NOW ]  */
#define DMC520_PHYUPD_TYPE_10_NOW_ADDR 4944U
#define FIELD_DMC520_PHYUPD_TYPE_10_NOW_MSB 9U
#define FIELD_DMC520_PHYUPD_TYPE_10_NOW_LSB 8U
#define FIELD_DMC520_PHYUPD_TYPE_10_NOW_WIDTH 2U
#define FIELD_DMC520_PHYUPD_TYPE_10_NOW_MASK 0x300U
#define FIELD_DMC520_PHYUPD_TYPE_10_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_PHYUPD_TYPE_10_NOW_RD(src) ((0x300U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_PHYUPD_TYPE_10_NOW_WR(dst) (0x300U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_PHYUPD_TYPE_10_NOW_SET(dst, src) (((dst) & ~0x300U) | (((uint32_t)(src) << 8U) & 0x300U))

/*  PHY_UPDATE_CONTROL_NOW_ADDR [ PHYUPD_TYPE_11_NOW ]  */
#define DMC520_PHYUPD_TYPE_11_NOW_ADDR 4944U
#define FIELD_DMC520_PHYUPD_TYPE_11_NOW_MSB 13U
#define FIELD_DMC520_PHYUPD_TYPE_11_NOW_LSB 12U
#define FIELD_DMC520_PHYUPD_TYPE_11_NOW_WIDTH 2U
#define FIELD_DMC520_PHYUPD_TYPE_11_NOW_MASK 0x3000U
#define FIELD_DMC520_PHYUPD_TYPE_11_NOW_SHIFT_MASK 0xcU
#define FIELD_DMC520_PHYUPD_TYPE_11_NOW_RD(src) ((0x3000U & (uint32_t)(src)) >> 12U)
#define FIELD_DMC520_PHYUPD_TYPE_11_NOW_WR(dst) (0x3000U & ((uint32_t)(dst) >> 12U))
#define FIELD_DMC520_PHYUPD_TYPE_11_NOW_SET(dst, src) (((dst) & ~0x3000U) | (((uint32_t)(src) << 12U) & 0x3000U))

/*  PHY_UPDATE_CONTROL_NOW_ADDR [ CTRLUPD_AFTER_N_REF_NOW ]  */
#define DMC520_CTRLUPD_AFTER_N_REF_NOW_ADDR 4944U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NOW_MSB 19U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NOW_LSB 16U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NOW_WIDTH 4U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NOW_MASK 0xf0000U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NOW_RD(src) ((0xf0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NOW_WR(dst) (0xf0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_CTRLUPD_AFTER_N_REF_NOW_SET(dst, src) (((dst) & ~0xf0000U) | (((uint32_t)(src) << 16U) & 0xf0000U))

/*  PHY_UPDATE_CONTROL_NOW_ADDR [ CTRLUPD_AFTER_XSREF_NOW ]  */
#define DMC520_CTRLUPD_AFTER_XSREF_NOW_ADDR 4944U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NOW_MSB 20U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NOW_LSB 20U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NOW_WIDTH 1U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NOW_MASK 0x100000U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NOW_SHIFT_MASK 0x14U
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NOW_RD(src) ((0x100000U & (uint32_t)(src)) >> 20U)
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NOW_WR(dst) (0x100000U & ((uint32_t)(dst) >> 20U))
#define FIELD_DMC520_CTRLUPD_AFTER_XSREF_NOW_SET(dst, src) (((dst) & ~0x100000U) | (((uint32_t)(src) << 20U) & 0x100000U))

/*  PHY_UPDATE_CONTROL_NOW_ADDR [ T_CTRLUPD_MIN_NOW ]  */
#define DMC520_T_CTRLUPD_MIN_NOW_ADDR 4944U
#define FIELD_DMC520_T_CTRLUPD_MIN_NOW_MSB 27U
#define FIELD_DMC520_T_CTRLUPD_MIN_NOW_LSB 21U
#define FIELD_DMC520_T_CTRLUPD_MIN_NOW_WIDTH 7U
#define FIELD_DMC520_T_CTRLUPD_MIN_NOW_MASK 0xfe00000U
#define FIELD_DMC520_T_CTRLUPD_MIN_NOW_SHIFT_MASK 0x15U
#define FIELD_DMC520_T_CTRLUPD_MIN_NOW_RD(src) ((0xfe00000U & (uint32_t)(src)) >> 21U)
#define FIELD_DMC520_T_CTRLUPD_MIN_NOW_WR(dst) (0xfe00000U & ((uint32_t)(dst) >> 21U))
#define FIELD_DMC520_T_CTRLUPD_MIN_NOW_SET(dst, src) (((dst) & ~0xfe00000U) | (((uint32_t)(src) << 21U) & 0xfe00000U))

/*  PHY_UPDATE_CONTROL_NOW_ADDR [ PHYUPD_MODE_NOW ]  */
#define DMC520_PHYUPD_MODE_NOW_ADDR 4944U
#define FIELD_DMC520_PHYUPD_MODE_NOW_MSB 28U
#define FIELD_DMC520_PHYUPD_MODE_NOW_LSB 28U
#define FIELD_DMC520_PHYUPD_MODE_NOW_WIDTH 1U
#define FIELD_DMC520_PHYUPD_MODE_NOW_MASK 0x10000000U
#define FIELD_DMC520_PHYUPD_MODE_NOW_SHIFT_MASK 0x1cU
#define FIELD_DMC520_PHYUPD_MODE_NOW_RD(src) ((0x10000000U & (uint32_t)(src)) >> 28U)
#define FIELD_DMC520_PHYUPD_MODE_NOW_WR(dst) (0x10000000U & ((uint32_t)(dst) >> 28U))
#define FIELD_DMC520_PHYUPD_MODE_NOW_SET(dst, src) (((dst) & ~0x10000000U) | (((uint32_t)(src) << 28U) & 0x10000000U))

/*  ODT_TIMING_NOW_ADDR [ T_ODT_ON_WR_NOW ]  */
#define DMC520_T_ODT_ON_WR_NOW_ADDR 4952U
#define FIELD_DMC520_T_ODT_ON_WR_NOW_MSB 4U
#define FIELD_DMC520_T_ODT_ON_WR_NOW_LSB 0U
#define FIELD_DMC520_T_ODT_ON_WR_NOW_WIDTH 5U
#define FIELD_DMC520_T_ODT_ON_WR_NOW_MASK 0x1fU
#define FIELD_DMC520_T_ODT_ON_WR_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_T_ODT_ON_WR_NOW_RD(src) ((0x1fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_T_ODT_ON_WR_NOW_WR(dst) (0x1fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_T_ODT_ON_WR_NOW_SET(dst, src) (((dst) & ~0x1fU) | (((uint32_t)(src) << 0U) & 0x1fU))

/*  ODT_TIMING_NOW_ADDR [ T_ODT_OFF_WR_NOW ]  */
#define DMC520_T_ODT_OFF_WR_NOW_ADDR 4952U
#define FIELD_DMC520_T_ODT_OFF_WR_NOW_MSB 12U
#define FIELD_DMC520_T_ODT_OFF_WR_NOW_LSB 8U
#define FIELD_DMC520_T_ODT_OFF_WR_NOW_WIDTH 5U
#define FIELD_DMC520_T_ODT_OFF_WR_NOW_MASK 0x1f00U
#define FIELD_DMC520_T_ODT_OFF_WR_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_T_ODT_OFF_WR_NOW_RD(src) ((0x1f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_T_ODT_OFF_WR_NOW_WR(dst) (0x1f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_T_ODT_OFF_WR_NOW_SET(dst, src) (((dst) & ~0x1f00U) | (((uint32_t)(src) << 8U) & 0x1f00U))

/*  ODT_TIMING_NOW_ADDR [ T_ODT_ON_RD_NOW ]  */
#define DMC520_T_ODT_ON_RD_NOW_ADDR 4952U
#define FIELD_DMC520_T_ODT_ON_RD_NOW_MSB 20U
#define FIELD_DMC520_T_ODT_ON_RD_NOW_LSB 16U
#define FIELD_DMC520_T_ODT_ON_RD_NOW_WIDTH 5U
#define FIELD_DMC520_T_ODT_ON_RD_NOW_MASK 0x1f0000U
#define FIELD_DMC520_T_ODT_ON_RD_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_T_ODT_ON_RD_NOW_RD(src) ((0x1f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_T_ODT_ON_RD_NOW_WR(dst) (0x1f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_T_ODT_ON_RD_NOW_SET(dst, src) (((dst) & ~0x1f0000U) | (((uint32_t)(src) << 16U) & 0x1f0000U))

/*  ODT_TIMING_NOW_ADDR [ T_ODT_OFF_RD_NOW ]  */
#define DMC520_T_ODT_OFF_RD_NOW_ADDR 4952U
#define FIELD_DMC520_T_ODT_OFF_RD_NOW_MSB 28U
#define FIELD_DMC520_T_ODT_OFF_RD_NOW_LSB 24U
#define FIELD_DMC520_T_ODT_OFF_RD_NOW_WIDTH 5U
#define FIELD_DMC520_T_ODT_OFF_RD_NOW_MASK 0x1f000000U
#define FIELD_DMC520_T_ODT_OFF_RD_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_T_ODT_OFF_RD_NOW_RD(src) ((0x1f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_T_ODT_OFF_RD_NOW_WR(dst) (0x1f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_T_ODT_OFF_RD_NOW_SET(dst, src) (((dst) & ~0x1f000000U) | (((uint32_t)(src) << 24U) & 0x1f000000U))

/*  ODT_WR_CONTROL_31_00_NOW_ADDR [ ODT_MASK_WR_CS0_NOW ]  */
#define DMC520_ODT_MASK_WR_CS0_NOW_ADDR 4960U
#define FIELD_DMC520_ODT_MASK_WR_CS0_NOW_MSB 7U
#define FIELD_DMC520_ODT_MASK_WR_CS0_NOW_LSB 0U
#define FIELD_DMC520_ODT_MASK_WR_CS0_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS0_NOW_MASK 0xffU
#define FIELD_DMC520_ODT_MASK_WR_CS0_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ODT_MASK_WR_CS0_NOW_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ODT_MASK_WR_CS0_NOW_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ODT_MASK_WR_CS0_NOW_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ODT_WR_CONTROL_31_00_NOW_ADDR [ ODT_MASK_WR_CS1_NOW ]  */
#define DMC520_ODT_MASK_WR_CS1_NOW_ADDR 4960U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NOW_MSB 15U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NOW_LSB 8U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NOW_MASK 0xff00U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_ODT_MASK_WR_CS1_NOW_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ODT_MASK_WR_CS1_NOW_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ODT_MASK_WR_CS1_NOW_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ODT_WR_CONTROL_31_00_NOW_ADDR [ ODT_MASK_WR_CS2_NOW ]  */
#define DMC520_ODT_MASK_WR_CS2_NOW_ADDR 4960U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NOW_MSB 23U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NOW_LSB 16U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NOW_MASK 0xff0000U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ODT_MASK_WR_CS2_NOW_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ODT_MASK_WR_CS2_NOW_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ODT_MASK_WR_CS2_NOW_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ODT_WR_CONTROL_31_00_NOW_ADDR [ ODT_MASK_WR_CS3_NOW ]  */
#define DMC520_ODT_MASK_WR_CS3_NOW_ADDR 4960U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NOW_MSB 31U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NOW_LSB 24U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NOW_MASK 0xff000000U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_ODT_MASK_WR_CS3_NOW_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_ODT_MASK_WR_CS3_NOW_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_ODT_MASK_WR_CS3_NOW_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  ODT_WR_CONTROL_63_32_NOW_ADDR [ ODT_MASK_WR_CS4_NOW ]  */
#define DMC520_ODT_MASK_WR_CS4_NOW_ADDR 4964U
#define FIELD_DMC520_ODT_MASK_WR_CS4_NOW_MSB 7U
#define FIELD_DMC520_ODT_MASK_WR_CS4_NOW_LSB 0U
#define FIELD_DMC520_ODT_MASK_WR_CS4_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS4_NOW_MASK 0xffU
#define FIELD_DMC520_ODT_MASK_WR_CS4_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ODT_MASK_WR_CS4_NOW_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ODT_MASK_WR_CS4_NOW_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ODT_MASK_WR_CS4_NOW_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ODT_WR_CONTROL_63_32_NOW_ADDR [ ODT_MASK_WR_CS5_NOW ]  */
#define DMC520_ODT_MASK_WR_CS5_NOW_ADDR 4964U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NOW_MSB 15U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NOW_LSB 8U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NOW_MASK 0xff00U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_ODT_MASK_WR_CS5_NOW_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ODT_MASK_WR_CS5_NOW_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ODT_MASK_WR_CS5_NOW_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ODT_WR_CONTROL_63_32_NOW_ADDR [ ODT_MASK_WR_CS6_NOW ]  */
#define DMC520_ODT_MASK_WR_CS6_NOW_ADDR 4964U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NOW_MSB 23U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NOW_LSB 16U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NOW_MASK 0xff0000U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ODT_MASK_WR_CS6_NOW_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ODT_MASK_WR_CS6_NOW_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ODT_MASK_WR_CS6_NOW_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ODT_WR_CONTROL_63_32_NOW_ADDR [ ODT_MASK_WR_CS7_NOW ]  */
#define DMC520_ODT_MASK_WR_CS7_NOW_ADDR 4964U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NOW_MSB 31U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NOW_LSB 24U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NOW_MASK 0xff000000U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_ODT_MASK_WR_CS7_NOW_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_ODT_MASK_WR_CS7_NOW_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_ODT_MASK_WR_CS7_NOW_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  ODT_RD_CONTROL_31_00_NOW_ADDR [ ODT_MASK_RD_CS0_NOW ]  */
#define DMC520_ODT_MASK_RD_CS0_NOW_ADDR 4968U
#define FIELD_DMC520_ODT_MASK_RD_CS0_NOW_MSB 7U
#define FIELD_DMC520_ODT_MASK_RD_CS0_NOW_LSB 0U
#define FIELD_DMC520_ODT_MASK_RD_CS0_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS0_NOW_MASK 0xffU
#define FIELD_DMC520_ODT_MASK_RD_CS0_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ODT_MASK_RD_CS0_NOW_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ODT_MASK_RD_CS0_NOW_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ODT_MASK_RD_CS0_NOW_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ODT_RD_CONTROL_31_00_NOW_ADDR [ ODT_MASK_RD_CS1_NOW ]  */
#define DMC520_ODT_MASK_RD_CS1_NOW_ADDR 4968U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NOW_MSB 15U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NOW_LSB 8U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NOW_MASK 0xff00U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_ODT_MASK_RD_CS1_NOW_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ODT_MASK_RD_CS1_NOW_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ODT_MASK_RD_CS1_NOW_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ODT_RD_CONTROL_31_00_NOW_ADDR [ ODT_MASK_RD_CS2_NOW ]  */
#define DMC520_ODT_MASK_RD_CS2_NOW_ADDR 4968U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NOW_MSB 23U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NOW_LSB 16U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NOW_MASK 0xff0000U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ODT_MASK_RD_CS2_NOW_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ODT_MASK_RD_CS2_NOW_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ODT_MASK_RD_CS2_NOW_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ODT_RD_CONTROL_31_00_NOW_ADDR [ ODT_MASK_RD_CS3_NOW ]  */
#define DMC520_ODT_MASK_RD_CS3_NOW_ADDR 4968U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NOW_MSB 31U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NOW_LSB 24U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NOW_MASK 0xff000000U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_ODT_MASK_RD_CS3_NOW_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_ODT_MASK_RD_CS3_NOW_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_ODT_MASK_RD_CS3_NOW_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  ODT_RD_CONTROL_63_32_NOW_ADDR [ ODT_MASK_RD_CS4_NOW ]  */
#define DMC520_ODT_MASK_RD_CS4_NOW_ADDR 4972U
#define FIELD_DMC520_ODT_MASK_RD_CS4_NOW_MSB 7U
#define FIELD_DMC520_ODT_MASK_RD_CS4_NOW_LSB 0U
#define FIELD_DMC520_ODT_MASK_RD_CS4_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS4_NOW_MASK 0xffU
#define FIELD_DMC520_ODT_MASK_RD_CS4_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_ODT_MASK_RD_CS4_NOW_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_ODT_MASK_RD_CS4_NOW_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_ODT_MASK_RD_CS4_NOW_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  ODT_RD_CONTROL_63_32_NOW_ADDR [ ODT_MASK_RD_CS5_NOW ]  */
#define DMC520_ODT_MASK_RD_CS5_NOW_ADDR 4972U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NOW_MSB 15U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NOW_LSB 8U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NOW_MASK 0xff00U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_ODT_MASK_RD_CS5_NOW_RD(src) ((0xff00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_ODT_MASK_RD_CS5_NOW_WR(dst) (0xff00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_ODT_MASK_RD_CS5_NOW_SET(dst, src) (((dst) & ~0xff00U) | (((uint32_t)(src) << 8U) & 0xff00U))

/*  ODT_RD_CONTROL_63_32_NOW_ADDR [ ODT_MASK_RD_CS6_NOW ]  */
#define DMC520_ODT_MASK_RD_CS6_NOW_ADDR 4972U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NOW_MSB 23U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NOW_LSB 16U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NOW_MASK 0xff0000U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_ODT_MASK_RD_CS6_NOW_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_ODT_MASK_RD_CS6_NOW_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_ODT_MASK_RD_CS6_NOW_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  ODT_RD_CONTROL_63_32_NOW_ADDR [ ODT_MASK_RD_CS7_NOW ]  */
#define DMC520_ODT_MASK_RD_CS7_NOW_ADDR 4972U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NOW_MSB 31U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NOW_LSB 24U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NOW_WIDTH 8U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NOW_MASK 0xff000000U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_ODT_MASK_RD_CS7_NOW_RD(src) ((0xff000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_ODT_MASK_RD_CS7_NOW_WR(dst) (0xff000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_ODT_MASK_RD_CS7_NOW_SET(dst, src) (((dst) & ~0xff000000U) | (((uint32_t)(src) << 24U) & 0xff000000U))

/*  DQ_MAP_CONTROL_15_00_NOW_ADDR [ DQ_MAP_3_0_NOW ]  */
#define DMC520_DQ_MAP_3_0_NOW_ADDR 4992U
#define FIELD_DMC520_DQ_MAP_3_0_NOW_MSB 5U
#define FIELD_DMC520_DQ_MAP_3_0_NOW_LSB 0U
#define FIELD_DMC520_DQ_MAP_3_0_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_3_0_NOW_MASK 0x3fU
#define FIELD_DMC520_DQ_MAP_3_0_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_DQ_MAP_3_0_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DQ_MAP_3_0_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DQ_MAP_3_0_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DQ_MAP_CONTROL_15_00_NOW_ADDR [ DQ_MAP_7_4_NOW ]  */
#define DMC520_DQ_MAP_7_4_NOW_ADDR 4992U
#define FIELD_DMC520_DQ_MAP_7_4_NOW_MSB 13U
#define FIELD_DMC520_DQ_MAP_7_4_NOW_LSB 8U
#define FIELD_DMC520_DQ_MAP_7_4_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_7_4_NOW_MASK 0x3f00U
#define FIELD_DMC520_DQ_MAP_7_4_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_DQ_MAP_7_4_NOW_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DQ_MAP_7_4_NOW_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DQ_MAP_7_4_NOW_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  DQ_MAP_CONTROL_15_00_NOW_ADDR [ DQ_MAP_11_8_NOW ]  */
#define DMC520_DQ_MAP_11_8_NOW_ADDR 4992U
#define FIELD_DMC520_DQ_MAP_11_8_NOW_MSB 21U
#define FIELD_DMC520_DQ_MAP_11_8_NOW_LSB 16U
#define FIELD_DMC520_DQ_MAP_11_8_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_11_8_NOW_MASK 0x3f0000U
#define FIELD_DMC520_DQ_MAP_11_8_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_DQ_MAP_11_8_NOW_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_DQ_MAP_11_8_NOW_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_DQ_MAP_11_8_NOW_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DQ_MAP_CONTROL_15_00_NOW_ADDR [ DQ_MAP_15_12_NOW ]  */
#define DMC520_DQ_MAP_15_12_NOW_ADDR 4992U
#define FIELD_DMC520_DQ_MAP_15_12_NOW_MSB 29U
#define FIELD_DMC520_DQ_MAP_15_12_NOW_LSB 24U
#define FIELD_DMC520_DQ_MAP_15_12_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_15_12_NOW_MASK 0x3f000000U
#define FIELD_DMC520_DQ_MAP_15_12_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_DQ_MAP_15_12_NOW_RD(src) ((0x3f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_DQ_MAP_15_12_NOW_WR(dst) (0x3f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_DQ_MAP_15_12_NOW_SET(dst, src) (((dst) & ~0x3f000000U) | (((uint32_t)(src) << 24U) & 0x3f000000U))

/*  DQ_MAP_CONTROL_31_16_NOW_ADDR [ DQ_MAP_19_16_NOW ]  */
#define DMC520_DQ_MAP_19_16_NOW_ADDR 4996U
#define FIELD_DMC520_DQ_MAP_19_16_NOW_MSB 5U
#define FIELD_DMC520_DQ_MAP_19_16_NOW_LSB 0U
#define FIELD_DMC520_DQ_MAP_19_16_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_19_16_NOW_MASK 0x3fU
#define FIELD_DMC520_DQ_MAP_19_16_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_DQ_MAP_19_16_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DQ_MAP_19_16_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DQ_MAP_19_16_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DQ_MAP_CONTROL_31_16_NOW_ADDR [ DQ_MAP_23_20_NOW ]  */
#define DMC520_DQ_MAP_23_20_NOW_ADDR 4996U
#define FIELD_DMC520_DQ_MAP_23_20_NOW_MSB 13U
#define FIELD_DMC520_DQ_MAP_23_20_NOW_LSB 8U
#define FIELD_DMC520_DQ_MAP_23_20_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_23_20_NOW_MASK 0x3f00U
#define FIELD_DMC520_DQ_MAP_23_20_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_DQ_MAP_23_20_NOW_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DQ_MAP_23_20_NOW_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DQ_MAP_23_20_NOW_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  DQ_MAP_CONTROL_31_16_NOW_ADDR [ DQ_MAP_27_24_NOW ]  */
#define DMC520_DQ_MAP_27_24_NOW_ADDR 4996U
#define FIELD_DMC520_DQ_MAP_27_24_NOW_MSB 21U
#define FIELD_DMC520_DQ_MAP_27_24_NOW_LSB 16U
#define FIELD_DMC520_DQ_MAP_27_24_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_27_24_NOW_MASK 0x3f0000U
#define FIELD_DMC520_DQ_MAP_27_24_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_DQ_MAP_27_24_NOW_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_DQ_MAP_27_24_NOW_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_DQ_MAP_27_24_NOW_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DQ_MAP_CONTROL_31_16_NOW_ADDR [ DQ_MAP_31_28_NOW ]  */
#define DMC520_DQ_MAP_31_28_NOW_ADDR 4996U
#define FIELD_DMC520_DQ_MAP_31_28_NOW_MSB 29U
#define FIELD_DMC520_DQ_MAP_31_28_NOW_LSB 24U
#define FIELD_DMC520_DQ_MAP_31_28_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_31_28_NOW_MASK 0x3f000000U
#define FIELD_DMC520_DQ_MAP_31_28_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_DQ_MAP_31_28_NOW_RD(src) ((0x3f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_DQ_MAP_31_28_NOW_WR(dst) (0x3f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_DQ_MAP_31_28_NOW_SET(dst, src) (((dst) & ~0x3f000000U) | (((uint32_t)(src) << 24U) & 0x3f000000U))

/*  DQ_MAP_CONTROL_47_32_NOW_ADDR [ DQ_MAP_35_32_NOW ]  */
#define DMC520_DQ_MAP_35_32_NOW_ADDR 5000U
#define FIELD_DMC520_DQ_MAP_35_32_NOW_MSB 5U
#define FIELD_DMC520_DQ_MAP_35_32_NOW_LSB 0U
#define FIELD_DMC520_DQ_MAP_35_32_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_35_32_NOW_MASK 0x3fU
#define FIELD_DMC520_DQ_MAP_35_32_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_DQ_MAP_35_32_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DQ_MAP_35_32_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DQ_MAP_35_32_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DQ_MAP_CONTROL_47_32_NOW_ADDR [ DQ_MAP_39_36_NOW ]  */
#define DMC520_DQ_MAP_39_36_NOW_ADDR 5000U
#define FIELD_DMC520_DQ_MAP_39_36_NOW_MSB 13U
#define FIELD_DMC520_DQ_MAP_39_36_NOW_LSB 8U
#define FIELD_DMC520_DQ_MAP_39_36_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_39_36_NOW_MASK 0x3f00U
#define FIELD_DMC520_DQ_MAP_39_36_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_DQ_MAP_39_36_NOW_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DQ_MAP_39_36_NOW_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DQ_MAP_39_36_NOW_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  DQ_MAP_CONTROL_47_32_NOW_ADDR [ DQ_MAP_43_40_NOW ]  */
#define DMC520_DQ_MAP_43_40_NOW_ADDR 5000U
#define FIELD_DMC520_DQ_MAP_43_40_NOW_MSB 21U
#define FIELD_DMC520_DQ_MAP_43_40_NOW_LSB 16U
#define FIELD_DMC520_DQ_MAP_43_40_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_43_40_NOW_MASK 0x3f0000U
#define FIELD_DMC520_DQ_MAP_43_40_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_DQ_MAP_43_40_NOW_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_DQ_MAP_43_40_NOW_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_DQ_MAP_43_40_NOW_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DQ_MAP_CONTROL_47_32_NOW_ADDR [ DQ_MAP_47_44_NOW ]  */
#define DMC520_DQ_MAP_47_44_NOW_ADDR 5000U
#define FIELD_DMC520_DQ_MAP_47_44_NOW_MSB 29U
#define FIELD_DMC520_DQ_MAP_47_44_NOW_LSB 24U
#define FIELD_DMC520_DQ_MAP_47_44_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_47_44_NOW_MASK 0x3f000000U
#define FIELD_DMC520_DQ_MAP_47_44_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_DQ_MAP_47_44_NOW_RD(src) ((0x3f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_DQ_MAP_47_44_NOW_WR(dst) (0x3f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_DQ_MAP_47_44_NOW_SET(dst, src) (((dst) & ~0x3f000000U) | (((uint32_t)(src) << 24U) & 0x3f000000U))

/*  DQ_MAP_CONTROL_63_48_NOW_ADDR [ DQ_MAP_51_48_NOW ]  */
#define DMC520_DQ_MAP_51_48_NOW_ADDR 5004U
#define FIELD_DMC520_DQ_MAP_51_48_NOW_MSB 5U
#define FIELD_DMC520_DQ_MAP_51_48_NOW_LSB 0U
#define FIELD_DMC520_DQ_MAP_51_48_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_51_48_NOW_MASK 0x3fU
#define FIELD_DMC520_DQ_MAP_51_48_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_DQ_MAP_51_48_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DQ_MAP_51_48_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DQ_MAP_51_48_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DQ_MAP_CONTROL_63_48_NOW_ADDR [ DQ_MAP_55_52_NOW ]  */
#define DMC520_DQ_MAP_55_52_NOW_ADDR 5004U
#define FIELD_DMC520_DQ_MAP_55_52_NOW_MSB 13U
#define FIELD_DMC520_DQ_MAP_55_52_NOW_LSB 8U
#define FIELD_DMC520_DQ_MAP_55_52_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_55_52_NOW_MASK 0x3f00U
#define FIELD_DMC520_DQ_MAP_55_52_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_DQ_MAP_55_52_NOW_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DQ_MAP_55_52_NOW_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DQ_MAP_55_52_NOW_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  DQ_MAP_CONTROL_63_48_NOW_ADDR [ DQ_MAP_59_56_NOW ]  */
#define DMC520_DQ_MAP_59_56_NOW_ADDR 5004U
#define FIELD_DMC520_DQ_MAP_59_56_NOW_MSB 21U
#define FIELD_DMC520_DQ_MAP_59_56_NOW_LSB 16U
#define FIELD_DMC520_DQ_MAP_59_56_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_59_56_NOW_MASK 0x3f0000U
#define FIELD_DMC520_DQ_MAP_59_56_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_DQ_MAP_59_56_NOW_RD(src) ((0x3f0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_DQ_MAP_59_56_NOW_WR(dst) (0x3f0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_DQ_MAP_59_56_NOW_SET(dst, src) (((dst) & ~0x3f0000U) | (((uint32_t)(src) << 16U) & 0x3f0000U))

/*  DQ_MAP_CONTROL_63_48_NOW_ADDR [ DQ_MAP_63_60_NOW ]  */
#define DMC520_DQ_MAP_63_60_NOW_ADDR 5004U
#define FIELD_DMC520_DQ_MAP_63_60_NOW_MSB 29U
#define FIELD_DMC520_DQ_MAP_63_60_NOW_LSB 24U
#define FIELD_DMC520_DQ_MAP_63_60_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_63_60_NOW_MASK 0x3f000000U
#define FIELD_DMC520_DQ_MAP_63_60_NOW_SHIFT_MASK 0x18U
#define FIELD_DMC520_DQ_MAP_63_60_NOW_RD(src) ((0x3f000000U & (uint32_t)(src)) >> 24U)
#define FIELD_DMC520_DQ_MAP_63_60_NOW_WR(dst) (0x3f000000U & ((uint32_t)(dst) >> 24U))
#define FIELD_DMC520_DQ_MAP_63_60_NOW_SET(dst, src) (((dst) & ~0x3f000000U) | (((uint32_t)(src) << 24U) & 0x3f000000U))

/*  DQ_MAP_CONTROL_71_64_NOW_ADDR [ DQ_MAP_67_64_NOW ]  */
#define DMC520_DQ_MAP_67_64_NOW_ADDR 5008U
#define FIELD_DMC520_DQ_MAP_67_64_NOW_MSB 5U
#define FIELD_DMC520_DQ_MAP_67_64_NOW_LSB 0U
#define FIELD_DMC520_DQ_MAP_67_64_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_67_64_NOW_MASK 0x3fU
#define FIELD_DMC520_DQ_MAP_67_64_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_DQ_MAP_67_64_NOW_RD(src) ((0x3fU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DQ_MAP_67_64_NOW_WR(dst) (0x3fU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DQ_MAP_67_64_NOW_SET(dst, src) (((dst) & ~0x3fU) | (((uint32_t)(src) << 0U) & 0x3fU))

/*  DQ_MAP_CONTROL_71_64_NOW_ADDR [ DQ_MAP_71_68_NOW ]  */
#define DMC520_DQ_MAP_71_68_NOW_ADDR 5008U
#define FIELD_DMC520_DQ_MAP_71_68_NOW_MSB 13U
#define FIELD_DMC520_DQ_MAP_71_68_NOW_LSB 8U
#define FIELD_DMC520_DQ_MAP_71_68_NOW_WIDTH 6U
#define FIELD_DMC520_DQ_MAP_71_68_NOW_MASK 0x3f00U
#define FIELD_DMC520_DQ_MAP_71_68_NOW_SHIFT_MASK 0x8U
#define FIELD_DMC520_DQ_MAP_71_68_NOW_RD(src) ((0x3f00U & (uint32_t)(src)) >> 8U)
#define FIELD_DMC520_DQ_MAP_71_68_NOW_WR(dst) (0x3f00U & ((uint32_t)(dst) >> 8U))
#define FIELD_DMC520_DQ_MAP_71_68_NOW_SET(dst, src) (((dst) & ~0x3f00U) | (((uint32_t)(src) << 8U) & 0x3f00U))

/*  DQ_MAP_CONTROL_71_64_NOW_ADDR [ RANK_DQ_BIT_SWAP_NOW ]  */
#define DMC520_RANK_DQ_BIT_SWAP_NOW_ADDR 5008U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NOW_MSB 23U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NOW_LSB 16U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NOW_WIDTH 8U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NOW_MASK 0xff0000U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NOW_SHIFT_MASK 0x10U
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NOW_RD(src) ((0xff0000U & (uint32_t)(src)) >> 16U)
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NOW_WR(dst) (0xff0000U & ((uint32_t)(dst) >> 16U))
#define FIELD_DMC520_RANK_DQ_BIT_SWAP_NOW_SET(dst, src) (((dst) & ~0xff0000U) | (((uint32_t)(src) << 16U) & 0xff0000U))

/*  USER_CONFIG0_NOW_ADDR [ USER_CONFIG0_NOW ]  */
#define DMC520_USER_CONFIG0_NOW_ADDR 5128U
#define FIELD_DMC520_USER_CONFIG0_NOW_MSB 31U
#define FIELD_DMC520_USER_CONFIG0_NOW_LSB 0U
#define FIELD_DMC520_USER_CONFIG0_NOW_WIDTH 32U
#define FIELD_DMC520_USER_CONFIG0_NOW_MASK 0xffffffffU
#define FIELD_DMC520_USER_CONFIG0_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_USER_CONFIG0_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_USER_CONFIG0_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_USER_CONFIG0_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  USER_CONFIG1_NOW_ADDR [ USER_CONFIG1_NOW ]  */
#define DMC520_USER_CONFIG1_NOW_ADDR 5132U
#define FIELD_DMC520_USER_CONFIG1_NOW_MSB 31U
#define FIELD_DMC520_USER_CONFIG1_NOW_LSB 0U
#define FIELD_DMC520_USER_CONFIG1_NOW_WIDTH 32U
#define FIELD_DMC520_USER_CONFIG1_NOW_MASK 0xffffffffU
#define FIELD_DMC520_USER_CONFIG1_NOW_SHIFT_MASK 0x0U
#define FIELD_DMC520_USER_CONFIG1_NOW_RD(src) ((0xffffffffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_USER_CONFIG1_NOW_WR(dst) (0xffffffffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_USER_CONFIG1_NOW_SET(dst, src) (((dst) & ~0xffffffffU) | (((uint32_t)(src) << 0U) & 0xffffffffU))

/*  PERIPH_ID_4_ADDR [ DES_2 ]  */
#define DMC520_DES_2_ADDR 8144U
#define FIELD_DMC520_DES_2_MSB 3U
#define FIELD_DMC520_DES_2_LSB 0U
#define FIELD_DMC520_DES_2_WIDTH 4U
#define FIELD_DMC520_DES_2_MASK 0xfU
#define FIELD_DMC520_DES_2_SHIFT_MASK 0x0U
#define FIELD_DMC520_DES_2_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DES_2_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DES_2_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  PERIPH_ID_4_ADDR [ SIZE ]  */
#define DMC520_SIZE_ADDR 8144U
#define FIELD_DMC520_SIZE_MSB 7U
#define FIELD_DMC520_SIZE_LSB 4U
#define FIELD_DMC520_SIZE_WIDTH 4U
#define FIELD_DMC520_SIZE_MASK 0xf0U
#define FIELD_DMC520_SIZE_SHIFT_MASK 0x4U
#define FIELD_DMC520_SIZE_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_SIZE_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_SIZE_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  PERIPH_ID_0_ADDR [ PART_0 ]  */
#define DMC520_PART_0_ADDR 8160U
#define FIELD_DMC520_PART_0_MSB 7U
#define FIELD_DMC520_PART_0_LSB 0U
#define FIELD_DMC520_PART_0_WIDTH 8U
#define FIELD_DMC520_PART_0_MASK 0xffU
#define FIELD_DMC520_PART_0_SHIFT_MASK 0x0U
#define FIELD_DMC520_PART_0_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PART_0_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PART_0_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  PERIPH_ID_1_ADDR [ PART_1 ]  */
#define DMC520_PART_1_ADDR 8164U
#define FIELD_DMC520_PART_1_MSB 3U
#define FIELD_DMC520_PART_1_LSB 0U
#define FIELD_DMC520_PART_1_WIDTH 4U
#define FIELD_DMC520_PART_1_MASK 0xfU
#define FIELD_DMC520_PART_1_SHIFT_MASK 0x0U
#define FIELD_DMC520_PART_1_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PART_1_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PART_1_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  PERIPH_ID_1_ADDR [ DES_0 ]  */
#define DMC520_DES_0_ADDR 8164U
#define FIELD_DMC520_DES_0_MSB 7U
#define FIELD_DMC520_DES_0_LSB 4U
#define FIELD_DMC520_DES_0_WIDTH 4U
#define FIELD_DMC520_DES_0_MASK 0xf0U
#define FIELD_DMC520_DES_0_SHIFT_MASK 0x4U
#define FIELD_DMC520_DES_0_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_DES_0_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_DES_0_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  PERIPH_ID_2_ADDR [ DES_1 ]  */
#define DMC520_DES_1_ADDR 8168U
#define FIELD_DMC520_DES_1_MSB 2U
#define FIELD_DMC520_DES_1_LSB 0U
#define FIELD_DMC520_DES_1_WIDTH 3U
#define FIELD_DMC520_DES_1_MASK 0x7U
#define FIELD_DMC520_DES_1_SHIFT_MASK 0x0U
#define FIELD_DMC520_DES_1_RD(src) ((0x7U & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_DES_1_WR(dst) (0x7U & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_DES_1_SET(dst, src) (((dst) & ~0x7U) | (((uint32_t)(src) << 0U) & 0x7U))

/*  PERIPH_ID_2_ADDR [ JEDEC ]  */
#define DMC520_JEDEC_ADDR 8168U
#define FIELD_DMC520_JEDEC_MSB 3U
#define FIELD_DMC520_JEDEC_LSB 3U
#define FIELD_DMC520_JEDEC_WIDTH 1U
#define FIELD_DMC520_JEDEC_MASK 0x8U
#define FIELD_DMC520_JEDEC_SHIFT_MASK 0x3U
#define FIELD_DMC520_JEDEC_RD(src) ((0x8U & (uint32_t)(src)) >> 3U)
#define FIELD_DMC520_JEDEC_WR(dst) (0x8U & ((uint32_t)(dst) >> 3U))
#define FIELD_DMC520_JEDEC_SET(dst, src) (((dst) & ~0x8U) | (((uint32_t)(src) << 3U) & 0x8U))

/*  PERIPH_ID_2_ADDR [ REVISION ]  */
#define DMC520_REVISION_ADDR 8168U
#define FIELD_DMC520_REVISION_MSB 7U
#define FIELD_DMC520_REVISION_LSB 4U
#define FIELD_DMC520_REVISION_WIDTH 4U
#define FIELD_DMC520_REVISION_MASK 0xf0U
#define FIELD_DMC520_REVISION_SHIFT_MASK 0x4U
#define FIELD_DMC520_REVISION_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_REVISION_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_REVISION_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  PERIPH_ID_3_ADDR [ CMOD ]  */
#define DMC520_CMOD_ADDR 8172U
#define FIELD_DMC520_CMOD_MSB 7U
#define FIELD_DMC520_CMOD_LSB 0U
#define FIELD_DMC520_CMOD_WIDTH 8U
#define FIELD_DMC520_CMOD_MASK 0xffU
#define FIELD_DMC520_CMOD_SHIFT_MASK 0x0U
#define FIELD_DMC520_CMOD_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_CMOD_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_CMOD_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  COMPONENT_ID_0_ADDR [ PRMBL_0 ]  */
#define DMC520_PRMBL_0_ADDR 8176U
#define FIELD_DMC520_PRMBL_0_MSB 7U
#define FIELD_DMC520_PRMBL_0_LSB 0U
#define FIELD_DMC520_PRMBL_0_WIDTH 8U
#define FIELD_DMC520_PRMBL_0_MASK 0xffU
#define FIELD_DMC520_PRMBL_0_SHIFT_MASK 0x0U
#define FIELD_DMC520_PRMBL_0_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PRMBL_0_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PRMBL_0_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  COMPONENT_ID_1_ADDR [ PRMBL_1 ]  */
#define DMC520_PRMBL_1_ADDR 8180U
#define FIELD_DMC520_PRMBL_1_MSB 3U
#define FIELD_DMC520_PRMBL_1_LSB 0U
#define FIELD_DMC520_PRMBL_1_WIDTH 4U
#define FIELD_DMC520_PRMBL_1_MASK 0xfU
#define FIELD_DMC520_PRMBL_1_SHIFT_MASK 0x0U
#define FIELD_DMC520_PRMBL_1_RD(src) ((0xfU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PRMBL_1_WR(dst) (0xfU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PRMBL_1_SET(dst, src) (((dst) & ~0xfU) | (((uint32_t)(src) << 0U) & 0xfU))

/*  COMPONENT_ID_1_ADDR [ CLASS ]  */
#define DMC520_CLASS_ADDR 8180U
#define FIELD_DMC520_CLASS_MSB 7U
#define FIELD_DMC520_CLASS_LSB 4U
#define FIELD_DMC520_CLASS_WIDTH 4U
#define FIELD_DMC520_CLASS_MASK 0xf0U
#define FIELD_DMC520_CLASS_SHIFT_MASK 0x4U
#define FIELD_DMC520_CLASS_RD(src) ((0xf0U & (uint32_t)(src)) >> 4U)
#define FIELD_DMC520_CLASS_WR(dst) (0xf0U & ((uint32_t)(dst) >> 4U))
#define FIELD_DMC520_CLASS_SET(dst, src) (((dst) & ~0xf0U) | (((uint32_t)(src) << 4U) & 0xf0U))

/*  COMPONENT_ID_2_ADDR [ PRMBL_2 ]  */
#define DMC520_PRMBL_2_ADDR 8184U
#define FIELD_DMC520_PRMBL_2_MSB 7U
#define FIELD_DMC520_PRMBL_2_LSB 0U
#define FIELD_DMC520_PRMBL_2_WIDTH 8U
#define FIELD_DMC520_PRMBL_2_MASK 0xffU
#define FIELD_DMC520_PRMBL_2_SHIFT_MASK 0x0U
#define FIELD_DMC520_PRMBL_2_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PRMBL_2_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PRMBL_2_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))

/*  COMPONENT_ID_3_ADDR [ PRMBL_3 ]  */
#define DMC520_PRMBL_3_ADDR 8188U
#define FIELD_DMC520_PRMBL_3_MSB 7U
#define FIELD_DMC520_PRMBL_3_LSB 0U
#define FIELD_DMC520_PRMBL_3_WIDTH 8U
#define FIELD_DMC520_PRMBL_3_MASK 0xffU
#define FIELD_DMC520_PRMBL_3_SHIFT_MASK 0x0U
#define FIELD_DMC520_PRMBL_3_RD(src) ((0xffU & (uint32_t)(src)) >> 0U)
#define FIELD_DMC520_PRMBL_3_WR(dst) (0xffU & ((uint32_t)(dst) >> 0U))
#define FIELD_DMC520_PRMBL_3_SET(dst, src) (((dst) & ~0xffU) | (((uint32_t)(src) << 0U) & 0xffU))




#define REGV_MEMC_STATUS_CONFIG 0U
#define REGV_MEMC_STATUS_LOW_POWER 1U
#define REGV_MEMC_STATUS_PAUSED 2U
#define REGV_MEMC_STATUS_READY 3U
#define REGV_MEMC_STATUS_ABORTED 4U
#define REGV_MEMC_STATUS_RECOVER 5U
#define REGV_DEST_MEMC_STATUS_CONFIG 0U
#define REGV_DEST_MEMC_STATUS_LOW_POWER 1U
#define REGV_DEST_MEMC_STATUS_PAUSED 2U
#define REGV_DEST_MEMC_STATUS_READY 3U
#define REGV_DEST_MEMC_STATUS_ABORTED 4U
#define REGV_MGR_ACTIVE_IDLE 0U
#define REGV_MGR_ACTIVE_ACTIVE 1U
#define REGV_MGR_DCI_FAILED_SUCCESS 0U
#define REGV_MGR_DCI_FAILED_FAILED 1U
#define REGV_GEARDOWN_STATUS_DISABLED 0U
#define REGV_GEARDOWN_STATUS_ENABLED 1U
#define REGV_SCRUB_ACTIVE0_IDLE 0U
#define REGV_SCRUB_ACTIVE0_ACTIVE 1U
#define REGV_SCRUB_OUTSTANDING_TRANS0_NONE 0U
#define REGV_SCRUB_OUTSTANDING_TRANS0_OUTSTANDING 1U
#define REGV_SCRUB_ACTIVE1_IDLE 0U
#define REGV_SCRUB_ACTIVE1_ACTIVE 1U
#define REGV_SCRUB_OUTSTANDING_TRANS1_NONE 0U
#define REGV_SCRUB_OUTSTANDING_TRANS1_OUTSTANDING 1U
#define REGV_SCRUB_ACTIVE2_IDLE 0U
#define REGV_SCRUB_ACTIVE2_ACTIVE 1U
#define REGV_SCRUB_OUTSTANDING_TRANS2_NONE 0U
#define REGV_SCRUB_OUTSTANDING_TRANS2_OUTSTANDING 1U
#define REGV_SCRUB_ACTIVE3_IDLE 0U
#define REGV_SCRUB_ACTIVE3_ACTIVE 1U
#define REGV_SCRUB_OUTSTANDING_TRANS3_NONE 0U
#define REGV_SCRUB_OUTSTANDING_TRANS3_OUTSTANDING 1U
#define REGV_SCRUB_ACTIVE4_IDLE 0U
#define REGV_SCRUB_ACTIVE4_ACTIVE 1U
#define REGV_SCRUB_OUTSTANDING_TRANS4_NONE 0U
#define REGV_SCRUB_OUTSTANDING_TRANS4_OUTSTANDING 1U
#define REGV_SCRUB_ACTIVE5_IDLE 0U
#define REGV_SCRUB_ACTIVE5_ACTIVE 1U
#define REGV_SCRUB_OUTSTANDING_TRANS5_NONE 0U
#define REGV_SCRUB_OUTSTANDING_TRANS5_OUTSTANDING 1U
#define REGV_SCRUB_ACTIVE6_IDLE 0U
#define REGV_SCRUB_ACTIVE6_ACTIVE 1U
#define REGV_SCRUB_OUTSTANDING_TRANS6_NONE 0U
#define REGV_SCRUB_OUTSTANDING_TRANS6_OUTSTANDING 1U
#define REGV_SCRUB_ACTIVE7_IDLE 0U
#define REGV_SCRUB_ACTIVE7_ACTIVE 1U
#define REGV_SCRUB_OUTSTANDING_TRANS7_NONE 0U
#define REGV_SCRUB_OUTSTANDING_TRANS7_OUTSTANDING 1U
#define REGV_PHY_DATA_WIDTH_CFG_BITS_32 1U
#define REGV_PHY_DATA_WIDTH_CFG_BITS_64 2U
#define REGV_PHY_DATA_WIDTH_CFG_BITS_128 3U
#define REGV_PHY_DATA_WIDTH_CFG_0_UNUSED 0U
#define REGV_MEMORY_CHIP_SELECTS_CFG_CHIPS_1 0U
#define REGV_MEMORY_CHIP_SELECTS_CFG_CHIPS_2 1U
#define REGV_MEMORY_CHIP_SELECTS_CFG_CHIPS_4 2U
#define REGV_MEMORY_CHIP_SELECTS_CFG_CHIPS_8 3U
#define REGV_QUEUE_DEPTH_CFG_QUEUE_16 0U
#define REGV_QUEUE_DEPTH_CFG_QUEUE_32 1U
#define REGV_QUEUE_DEPTH_CFG_QUEUE_64 3U
#define REGV_QUEUE_DEPTH_CFG_QUEUE_128 7U
#define REGV_DMC_BURST_LENGTH_CFG_LEN_4 2U
#define REGV_DMC_BURST_LENGTH_CFG_0_UNUSED 0U
#define REGV_DMC_BURST_LENGTH_CFG_1_UNUSED 1U
#define REGV_DMC_BURST_LENGTH_CFG_3_UNUSED 3U
#define REGV_MEMORY_ECC_CFG_FALSE 0U
#define REGV_MEMORY_ECC_CFG_TRUE 1U
#define REGV_MEMC_CMD_CONFIGURE 0U
#define REGV_MEMC_CMD_SLEEP 1U
#define REGV_MEMC_CMD_PAUSE 2U
#define REGV_MEMC_CMD_GO 3U
#define REGV_MEMC_CMD_EXECUTE 4U
#define REGV_MEMC_CMD_EXECUTE_DRAIN 5U
#define REGV_MEMC_CMD_ABORT_CLR 6U
#define REGV_COLUMN_BITS_BITS_10 2U
#define REGV_COLUMN_BITS_BITS_11 3U
#define REGV_COLUMN_BITS_BITS_12 4U
#define REGV_COLUMN_BITS_0_UNUSED 0U
#define REGV_COLUMN_BITS_1_UNUSED 1U
#define REGV_COLUMN_BITS_5_UNUSED 5U
#define REGV_COLUMN_BITS_6_UNUSED 6U
#define REGV_COLUMN_BITS_7_UNUSED 7U
#define REGV_ROW_BITS_BITS_12 1U
#define REGV_ROW_BITS_BITS_13 2U
#define REGV_ROW_BITS_BITS_14 3U
#define REGV_ROW_BITS_BITS_15 4U
#define REGV_ROW_BITS_BITS_16 5U
#define REGV_ROW_BITS_BITS_17 6U
#define REGV_ROW_BITS_BITS_18 7U
#define REGV_ROW_BITS_0_UNUSED 0U
#define REGV_BANK_BITS_BITS_3 3U
#define REGV_BANK_BITS_BITS_4 4U
#define REGV_BANK_BITS_0_UNUSED 0U
#define REGV_BANK_BITS_1_UNUSED 1U
#define REGV_BANK_BITS_2_UNUSED 2U
#define REGV_BANK_BITS_5_UNUSED 5U
#define REGV_BANK_BITS_6_UNUSED 6U
#define REGV_BANK_BITS_7_UNUSED 7U
#define REGV_RANK_BITS_BITS_0 0U
#define REGV_RANK_BITS_BITS_1 1U
#define REGV_RANK_BITS_BITS_2 2U
#define REGV_RANK_BITS_BITS_3 3U
#define REGV_BANK_HASH_ENABLE_DISABLED 0U
#define REGV_BANK_HASH_ENABLE_ENABLED 1U
#define REGV_ADDRESS_DECODE_BRB 0U
#define REGV_ADDRESS_DECODE_RB 1U
#define REGV_ADDRESS_DECODE_BR 2U
#define REGV_ADDRESS_DECODE_3_UNUSED 3U
#define REGV_STRIPE_DECODE_PAGE 0U
#define REGV_STRIPE_DECODE_BYTE64 1U
#define REGV_STRIPE_DECODE_BYTE128 2U
#define REGV_STRIPE_DECODE_BYTE256 3U
#define REGV_STRIPE_DECODE_BYTE512 4U
#define REGV_STRIPE_DECODE_BYTE1K 5U
#define REGV_STRIPE_DECODE_BYTE2K 6U
#define REGV_STRIPE_DECODE_BYTE4K 7U
#define REGV_MEMORY_WIDTH_BITS_64 2U
#define REGV_MEMORY_WIDTH_BITS_128 3U
#define REGV_MEMORY_WIDTH_0_UNUSED 0U
#define REGV_MEMORY_WIDTH_1_UNUSED 1U
#define REGV_ECC_MEMORY_WIDTH_BITS_8 0U
#define REGV_ECC_MEMORY_WIDTH_BITS_16 1U
#define REGV_MEMORY_BURST_LEN_2 1U
#define REGV_MEMORY_BURST_LEN_4 2U
#define REGV_MEMORY_BURST_LEN_8 3U
#define REGV_MEMORY_BURST_0_UNUSED 0U
#define REGV_ACCESS_GRANULARITY_N1 0U
#define REGV_ACCESS_GRANULARITY_N2 1U
#define REGV_ACCESS_GRANULARITY_N4 2U
#define REGV_ACCESS_GRANULARITY_N8 3U
#define REGV_ALIGN_BOUNDARY_N1 0U
#define REGV_ALIGN_BOUNDARY_N2 1U
#define REGV_ALIGN_BOUNDARY_N4 2U
#define REGV_ALIGN_BOUNDARY_N8 3U
#define REGV_ADDR_MAP_MODE_NOPDD_NOBITS 0U
#define REGV_ADDR_MAP_MODE_NOPDD_NOBIT8 1U
#define REGV_ADDR_MAP_MODE_NOPDD_NOBIT78 2U
#define REGV_ADDR_MAP_MODE_NOPDD_NOBIT7 3U
#define REGV_ADDR_MAP_MODE_PDD_NOBITS 4U
#define REGV_ADDR_MAP_MODE_PDD_NOBIT8 5U
#define REGV_ADDR_MAP_MODE_PDD_NOBIT78 6U
#define REGV_ADDR_MAP_MODE_PDD_NOBIT7 7U
#define REGV_STOP_MEM_CLOCK_IDLE_DISABLED 0U
#define REGV_STOP_MEM_CLOCK_IDLE_ENABLED 1U
#define REGV_STOP_MEM_CLOCK_SREF_DISABLED 0U
#define REGV_STOP_MEM_CLOCK_SREF_ENABLED 1U
#define REGV_AUTO_POWER_DOWN_DISABLED 0U
#define REGV_AUTO_POWER_DOWN_ENABLED 1U
#define REGV_AUTO_SELF_REFRESH_DISABLED 0U
#define REGV_AUTO_SELF_REFRESH_ENABLED 1U
#define REGV_TURNAROUND_PRESCALAR_PRESCALE_16 0U
#define REGV_TURNAROUND_PRESCALAR_PRESCALE_32 1U
#define REGV_TURNAROUND_PRESCALAR_PRESCALE_64 2U
#define REGV_TURNAROUND_PRESCALAR_PRESCALE_128 3U
#define REGV_HITS_MASK_L_FALSE 0U
#define REGV_HITS_MASK_L_TRUE 1U
#define REGV_HITS_MASK_M_FALSE 0U
#define REGV_HITS_MASK_M_TRUE 1U
#define REGV_HITS_MASK_H_FALSE 0U
#define REGV_HITS_MASK_H_TRUE 1U
#define REGV_HITS_MASK_HH_FALSE 0U
#define REGV_HITS_MASK_HH_TRUE 1U
#define REGV_ESCALATION_PRESCALAR_PRESCALE_16 0U
#define REGV_ESCALATION_PRESCALAR_PRESCALE_32 1U
#define REGV_ESCALATION_PRESCALAR_PRESCALE_64 2U
#define REGV_ESCALATION_PRESCALAR_PRESCALE_128 3U
#define REGV_TIMEOUT_PRESCALAR_PRESCALE_16 0U
#define REGV_TIMEOUT_PRESCALAR_PRESCALE_32 1U
#define REGV_TIMEOUT_PRESCALAR_PRESCALE_64 2U
#define REGV_TIMEOUT_PRESCALAR_PRESCALE_128 3U
#define REGV_CREDIT_PRESCALAR_PRESCALE_8 0U
#define REGV_CREDIT_PRESCALAR_PRESCALE_32 1U
#define REGV_CREDIT_PRESCALAR_PRESCALE_128 2U
#define REGV_CREDIT_PRESCALAR_PRESCALE_512 3U
#define REGV_REGION_NS_READ_EN_DISABLED 0U
#define REGV_REGION_NS_READ_EN_ENABLED 1U
#define REGV_REGION_NS_WRITE_EN_DISABLED 0U
#define REGV_REGION_NS_WRITE_EN_ENABLED 1U
#define REGV_REGION_S_READ_EN_DISABLED 0U
#define REGV_REGION_S_READ_EN_ENABLED 1U
#define REGV_REGION_S_WRITE_EN_DISABLED 0U
#define REGV_REGION_S_WRITE_EN_ENABLED 1U
#define REGV_ENABLE_ERR_RESPONSE_DISABLED 0U
#define REGV_ENABLE_ERR_RESPONSE_ENABLED 1U
#define REGV_REGION_NS_READ_EN0_DISABLED 0U
#define REGV_REGION_NS_READ_EN0_ENABLED 1U
#define REGV_REGION_NS_WRITE_EN0_DISABLED 0U
#define REGV_REGION_NS_WRITE_EN0_ENABLED 1U
#define REGV_REGION_S_READ_EN0_DISABLED 0U
#define REGV_REGION_S_READ_EN0_ENABLED 1U
#define REGV_REGION_S_WRITE_EN0_DISABLED 0U
#define REGV_REGION_S_WRITE_EN0_ENABLED 1U
#define REGV_REGION_NS_READ_EN1_DISABLED 0U
#define REGV_REGION_NS_READ_EN1_ENABLED 1U
#define REGV_REGION_NS_WRITE_EN1_DISABLED 0U
#define REGV_REGION_NS_WRITE_EN1_ENABLED 1U
#define REGV_REGION_S_READ_EN1_DISABLED 0U
#define REGV_REGION_S_READ_EN1_ENABLED 1U
#define REGV_REGION_S_WRITE_EN1_DISABLED 0U
#define REGV_REGION_S_WRITE_EN1_ENABLED 1U
#define REGV_REGION_NS_READ_EN2_DISABLED 0U
#define REGV_REGION_NS_READ_EN2_ENABLED 1U
#define REGV_REGION_NS_WRITE_EN2_DISABLED 0U
#define REGV_REGION_NS_WRITE_EN2_ENABLED 1U
#define REGV_REGION_S_READ_EN2_DISABLED 0U
#define REGV_REGION_S_READ_EN2_ENABLED 1U
#define REGV_REGION_S_WRITE_EN2_DISABLED 0U
#define REGV_REGION_S_WRITE_EN2_ENABLED 1U
#define REGV_REGION_NS_READ_EN3_DISABLED 0U
#define REGV_REGION_NS_READ_EN3_ENABLED 1U
#define REGV_REGION_NS_WRITE_EN3_DISABLED 0U
#define REGV_REGION_NS_WRITE_EN3_ENABLED 1U
#define REGV_REGION_S_READ_EN3_DISABLED 0U
#define REGV_REGION_S_READ_EN3_ENABLED 1U
#define REGV_REGION_S_WRITE_EN3_DISABLED 0U
#define REGV_REGION_S_WRITE_EN3_ENABLED 1U
#define REGV_REGION_NS_READ_EN4_DISABLED 0U
#define REGV_REGION_NS_READ_EN4_ENABLED 1U
#define REGV_REGION_NS_WRITE_EN4_DISABLED 0U
#define REGV_REGION_NS_WRITE_EN4_ENABLED 1U
#define REGV_REGION_S_READ_EN4_DISABLED 0U
#define REGV_REGION_S_READ_EN4_ENABLED 1U
#define REGV_REGION_S_WRITE_EN4_DISABLED 0U
#define REGV_REGION_S_WRITE_EN4_ENABLED 1U
#define REGV_REGION_NS_READ_EN5_DISABLED 0U
#define REGV_REGION_NS_READ_EN5_ENABLED 1U
#define REGV_REGION_NS_WRITE_EN5_DISABLED 0U
#define REGV_REGION_NS_WRITE_EN5_ENABLED 1U
#define REGV_REGION_S_READ_EN5_DISABLED 0U
#define REGV_REGION_S_READ_EN5_ENABLED 1U
#define REGV_REGION_S_WRITE_EN5_DISABLED 0U
#define REGV_REGION_S_WRITE_EN5_ENABLED 1U
#define REGV_REGION_NS_READ_EN6_DISABLED 0U
#define REGV_REGION_NS_READ_EN6_ENABLED 1U
#define REGV_REGION_NS_WRITE_EN6_DISABLED 0U
#define REGV_REGION_NS_WRITE_EN6_ENABLED 1U
#define REGV_REGION_S_READ_EN6_DISABLED 0U
#define REGV_REGION_S_READ_EN6_ENABLED 1U
#define REGV_REGION_S_WRITE_EN6_DISABLED 0U
#define REGV_REGION_S_WRITE_EN6_ENABLED 1U
#define REGV_REGION_NS_READ_EN7_DISABLED 0U
#define REGV_REGION_NS_READ_EN7_ENABLED 1U
#define REGV_REGION_NS_WRITE_EN7_DISABLED 0U
#define REGV_REGION_NS_WRITE_EN7_ENABLED 1U
#define REGV_REGION_S_READ_EN7_DISABLED 0U
#define REGV_REGION_S_READ_EN7_ENABLED 1U
#define REGV_REGION_S_WRITE_EN7_DISABLED 0U
#define REGV_REGION_S_WRITE_EN7_ENABLED 1U
#define REGV_M0_IDLE_LOW 0U
#define REGV_M0_IDLE_HIGH 1U
#define REGV_M0_EMPTY_LOW 0U
#define REGV_M0_EMPTY_HIGH 1U
#define REGV_M0_LOW_POWER_LOW 0U
#define REGV_M0_LOW_POWER_HIGH 1U
#define REGV_M0_RANK_MRS_MODE_CS0_NORMAL 0U
#define REGV_M0_RANK_MRS_MODE_CS0_WRLVL 1U
#define REGV_M0_RANK_MRS_MODE_CS0_MPR 2U
#define REGV_M0_RANK_MRS_MODE_CS0_TRR 3U
#define REGV_M0_RANK_MRS_MODE_CS1_NORMAL 0U
#define REGV_M0_RANK_MRS_MODE_CS1_WRLVL 1U
#define REGV_M0_RANK_MRS_MODE_CS1_MPR 2U
#define REGV_M0_RANK_MRS_MODE_CS1_TRR 3U
#define REGV_M0_RANK_MRS_MODE_CS2_NORMAL 0U
#define REGV_M0_RANK_MRS_MODE_CS2_WRLVL 1U
#define REGV_M0_RANK_MRS_MODE_CS2_MPR 2U
#define REGV_M0_RANK_MRS_MODE_CS2_TRR 3U
#define REGV_M0_RANK_MRS_MODE_CS3_NORMAL 0U
#define REGV_M0_RANK_MRS_MODE_CS3_WRLVL 1U
#define REGV_M0_RANK_MRS_MODE_CS3_MPR 2U
#define REGV_M0_RANK_MRS_MODE_CS3_TRR 3U
#define REGV_M0_RANK_MRS_MODE_CS4_NORMAL 0U
#define REGV_M0_RANK_MRS_MODE_CS4_WRLVL 1U
#define REGV_M0_RANK_MRS_MODE_CS4_MPR 2U
#define REGV_M0_RANK_MRS_MODE_CS4_TRR 3U
#define REGV_M0_RANK_MRS_MODE_CS5_NORMAL 0U
#define REGV_M0_RANK_MRS_MODE_CS5_WRLVL 1U
#define REGV_M0_RANK_MRS_MODE_CS5_MPR 2U
#define REGV_M0_RANK_MRS_MODE_CS5_TRR 3U
#define REGV_M0_RANK_MRS_MODE_CS6_NORMAL 0U
#define REGV_M0_RANK_MRS_MODE_CS6_WRLVL 1U
#define REGV_M0_RANK_MRS_MODE_CS6_MPR 2U
#define REGV_M0_RANK_MRS_MODE_CS6_TRR 3U
#define REGV_M0_RANK_MRS_MODE_CS7_NORMAL 0U
#define REGV_M0_RANK_MRS_MODE_CS7_WRLVL 1U
#define REGV_M0_RANK_MRS_MODE_CS7_MPR 2U
#define REGV_M0_RANK_MRS_MODE_CS7_TRR 3U
#define REGV_DIRECT_CMD_NOP 0U
#define REGV_DIRECT_CMD_MRS 1U
#define REGV_DIRECT_CMD_PRECHARGEALL 2U
#define REGV_DIRECT_CMD_AUTOREFRESH 3U
#define REGV_DIRECT_CMD_POWERDOWN_ENTRY 4U
#define REGV_DIRECT_CMD_ZQC 5U
#define REGV_DIRECT_CMD_MRR 6U
#define REGV_DIRECT_CMD_READ 7U
#define REGV_DIRECT_CMD_WRITE 8U
#define REGV_DIRECT_CMD_ACTIVATE 9U
#define REGV_DIRECT_CMD_TRAIN 10U
#define REGV_DIRECT_CMD_INVALIDATE_RESET 11U
#define REGV_DIRECT_CMD_UPDATE 12U
#define REGV_DIRECT_CMD_WAIT 13U
#define REGV_DIRECT_CMD_SCRUB 14U
#define REGV_DIRECT_CMD_CONTROL_WORD 15U
#define REGV_REPLAY_OVERRIDE_REPLAY_TYPE 0U
#define REGV_REPLAY_OVERRIDE_REPLAY_CURRENT 1U
#define REGV_REPLAY_OVERRIDE_IGNORE 2U
#define REGV_REPLAY_OVERRIDE_ABORT 3U
#define REGV_DCI_REPLAY_TYPE_REPLAY_SEQUENCE 0U
#define REGV_DCI_REPLAY_TYPE_REPLAY_CURRENT 1U
#define REGV_DCI_REPLAY_TYPE_IGNORE 2U
#define REGV_DCI_REPLAY_TYPE_ABORT 3U
#define REGV_REFRESH_GRANULARITY_1X 0U
#define REGV_REFRESH_GRANULARITY_2X 1U
#define REGV_REFRESH_GRANULARITY_4X 2U
#define REGV_REFRESH_GRANULARITY_RESERVED 3U
#define REGV_MEMORY_TYPE_DDR3 1U
#define REGV_MEMORY_TYPE_DDR4 2U
#define REGV_MEMORY_PACKAGE_LOGICAL 0U
#define REGV_MEMORY_PACKAGE_2H 1U
#define REGV_MEMORY_PACKAGE_4H 2U
#define REGV_MEMORY_PACKAGE_8H 3U
#define REGV_MEMORY_DEVICE_WIDTH_X4 0U
#define REGV_MEMORY_DEVICE_WIDTH_X8 1U
#define REGV_MEMORY_DEVICE_WIDTH_X16 2U
#define REGV_MEMORY_DEVICE_WIDTH_3_UNUSED 3U
#define REGV_MEMORY_BANK_GROUPS_BG0 0U
#define REGV_MEMORY_BANK_GROUPS_BG2 1U
#define REGV_MEMORY_BANK_GROUPS_BG4 3U
#define REGV_MEMORY_BANK_GROUPS_2_UNUSED 2U
#define REGV_ECC_ENABLE_NONE 0U
#define REGV_ECC_ENABLE_SECDED 1U
#define REGV_ECC_ENABLE_SYMBOL 2U
#define REGV_ECC_ENABLE_3_UNUSED 3U
#define REGV_CORRECTED_WRITEBACK_DISABLED 0U
#define REGV_CORRECTED_WRITEBACK_ENABLED 1U
#define REGV_UNCORRECTED_RETRY_DISABLED 0U
#define REGV_UNCORRECTED_RETRY_ENABLED 1U
#define REGV_RMW_ENABLE_DISABLED 0U
#define REGV_RMW_ENABLE_ENABLED 1U
#define REGV_CLK_GATE_EN_DISABLED 0U
#define REGV_CLK_GATE_EN_ENABLED 1U
#define REGV_PMU_ENABLE_DISABLED 0U
#define REGV_PMU_ENABLE_ENABLED 1U
#define REGV_PARITY_MASK_EXCLUDE 0U
#define REGV_PARITY_MASK_INCLUDE 1U
#define REGV_SI_CLK_GATE_DISABLE_ENABLED 0U
#define REGV_SI_CLK_GATE_DISABLE_DISABLED 1U
#define REGV_DCB_CLK_GATE_DISABLE_ENABLED 0U
#define REGV_DCB_CLK_GATE_DISABLE_DISABLED 1U
#define REGV_MI_CLK_GATE_DISABLE_ENABLED 0U
#define REGV_MI_CLK_GATE_DISABLE_DISABLED 1U
#define REGV_RMW_MODE_BYTE64 0U
#define REGV_RMW_MODE_BYTE32 1U
#define REGV_RMW_MODE_BYTE16 2U
#define REGV_MAP_CID_TO_CS_DISABLED 0U
#define REGV_MAP_CID_TO_CS_ENABLED 1U
#define REGV_SPARSE_3DS_CS_DISABLED 0U
#define REGV_SPARSE_3DS_CS_ENABLED 1U
#define REGV_NIBBLE_FAILED_RANK0_FIRST_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK0_FIRST_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK0_SECOND_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK0_SECOND_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK1_FIRST_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK1_FIRST_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK1_SECOND_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK1_SECOND_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK2_FIRST_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK2_FIRST_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK2_SECOND_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK2_SECOND_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK3_FIRST_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK3_FIRST_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK3_SECOND_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK3_SECOND_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK4_FIRST_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK4_FIRST_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK4_SECOND_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK4_SECOND_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK5_FIRST_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK5_FIRST_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK5_SECOND_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK5_SECOND_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK6_FIRST_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK6_FIRST_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK6_SECOND_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK6_SECOND_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK7_FIRST_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK7_FIRST_VALID_VALID 1U
#define REGV_NIBBLE_FAILED_RANK7_SECOND_VALID_NVALID 0U
#define REGV_NIBBLE_FAILED_RANK7_SECOND_VALID_VALID 1U
#define REGV_TRIGGER0_NONE 0U
#define REGV_TRIGGER0_ACTIVATE 1U
#define REGV_TRIGGER0_ERR_DETECT 2U
#define REGV_TRIGGER0_IDLE 3U
#define REGV_SCRUB_ADDR_MODE0_PHYSICAL_ADDRESS 0U
#define REGV_SCRUB_ADDR_MODE0_SYSTEM_ADDRESS 1U
#define REGV_TRIGGER1_NONE 0U
#define REGV_TRIGGER1_ACTIVATE 1U
#define REGV_TRIGGER1_ERR_DETECT 2U
#define REGV_TRIGGER1_IDLE 3U
#define REGV_SCRUB_ADDR_MODE1_PHYSICAL_ADDRESS 0U
#define REGV_SCRUB_ADDR_MODE1_SYSTEM_ADDRESS 1U
#define REGV_TRIGGER2_NONE 0U
#define REGV_TRIGGER2_ACTIVATE 1U
#define REGV_TRIGGER2_ERR_DETECT 2U
#define REGV_TRIGGER2_IDLE 3U
#define REGV_SCRUB_ADDR_MODE2_PHYSICAL_ADDRESS 0U
#define REGV_SCRUB_ADDR_MODE2_SYSTEM_ADDRESS 1U
#define REGV_TRIGGER3_NONE 0U
#define REGV_TRIGGER3_ACTIVATE 1U
#define REGV_TRIGGER3_ERR_DETECT 2U
#define REGV_TRIGGER3_IDLE 3U
#define REGV_SCRUB_ADDR_MODE3_PHYSICAL_ADDRESS 0U
#define REGV_SCRUB_ADDR_MODE3_SYSTEM_ADDRESS 1U
#define REGV_TRIGGER4_NONE 0U
#define REGV_TRIGGER4_ACTIVATE 1U
#define REGV_TRIGGER4_ERR_DETECT 2U
#define REGV_TRIGGER4_IDLE 3U
#define REGV_SCRUB_ADDR_MODE4_PHYSICAL_ADDRESS 0U
#define REGV_SCRUB_ADDR_MODE4_SYSTEM_ADDRESS 1U
#define REGV_TRIGGER5_NONE 0U
#define REGV_TRIGGER5_ACTIVATE 1U
#define REGV_TRIGGER5_ERR_DETECT 2U
#define REGV_TRIGGER5_IDLE 3U
#define REGV_SCRUB_ADDR_MODE5_PHYSICAL_ADDRESS 0U
#define REGV_SCRUB_ADDR_MODE5_SYSTEM_ADDRESS 1U
#define REGV_TRIGGER6_NONE 0U
#define REGV_TRIGGER6_ACTIVATE 1U
#define REGV_TRIGGER6_ERR_DETECT 2U
#define REGV_TRIGGER6_IDLE 3U
#define REGV_SCRUB_ADDR_MODE6_PHYSICAL_ADDRESS 0U
#define REGV_SCRUB_ADDR_MODE6_SYSTEM_ADDRESS 1U
#define REGV_TRIGGER7_NONE 0U
#define REGV_TRIGGER7_ACTIVATE 1U
#define REGV_TRIGGER7_ERR_DETECT 2U
#define REGV_TRIGGER7_IDLE 3U
#define REGV_SCRUB_ADDR_MODE7_PHYSICAL_ADDRESS 0U
#define REGV_SCRUB_ADDR_MODE7_SYSTEM_ADDRESS 1U
#define REGV_WRITE_DBI_ENABLE_DISABLED 0U
#define REGV_WRITE_DBI_ENABLE_ENABLED 1U
#define REGV_CRC_ENABLE_DISABLED 0U
#define REGV_CRC_ENABLE_ENABLED 1U
#define REGV_READ_DBI_ENABLE_DISABLED 0U
#define REGV_READ_DBI_ENABLE_ENABLED 1U
#define REGV_TWO_T_TIMING_DISABLED 0U
#define REGV_TWO_T_TIMING_ENABLED 1U
#define REGV_ZQCS_AFTER_XSREF_DISABLED 0U
#define REGV_ZQCS_AFTER_XSREF_ENABLED 1U
#define REGV_TEMP_POLL_AFTER_XSREF_DISABLED 0U
#define REGV_TEMP_POLL_AFTER_XSREF_ENABLED 1U
#define REGV_TRR_ENABLE_DISABLED 0U
#define REGV_TRR_ENABLE_ENABLED 1U
#define REGV_ADDRESS_MIRRORING_DISABLED 0U
#define REGV_ADDRESS_MIRRORING_ENABLED 1U
#define REGV_MRS_OUTPUT_INVERSION_DISABLED 0U
#define REGV_MRS_OUTPUT_INVERSION_ENABLED 1U
#define REGV_LVL_WAKEUP_EN_DISABLED 0U
#define REGV_LVL_WAKEUP_EN_ENABLED 1U
#define REGV_DFI_ERR_MODE_REPLAY 0U
#define REGV_DFI_ERR_MODE_INTERRUPT 1U
#define REGV_ALERT_MODE_REPLAY 0U
#define REGV_ALERT_MODE_IGNORE 1U
#define REGV_CS_MUX_CONTROL_DISABLED 0U
#define REGV_CS_MUX_CONTROL_DUAL_MUX 1U
#define REGV_CS_MUX_CONTROL_QUAD_MUX 2U
#define REGV_CS_MUX_CONTROL_DUALQUAD_MUX 3U
#define REGV_CKE_MUX_CONTROL_DISABLED 0U
#define REGV_CKE_MUX_CONTROL_DUAL_CKE 1U
#define REGV_CKE_MUX_CONTROL_QUAD_CKE 2U
#define REGV_CKE_MUX_CONTROL_OCTO_CKE 3U
#define REGV_CK_MUX_CONTROL_DISABLED 0U
#define REGV_CK_MUX_CONTROL_DUAL_CK 1U
#define REGV_CK_MUX_CONTROL_QUAD_CK 2U
#define REGV_CK_MUX_CONTROL_OCTO_CK 3U
#define REGV_RST_MUX_CONTROL_DISABLED 0U
#define REGV_RST_MUX_CONTROL_DUAL_RST 1U
#define REGV_RST_MUX_CONTROL_QUAD_RST 2U
#define REGV_RST_MUX_CONTROL_OCTO_RST 3U
#define REGV_RANK_MASK_CS0_ALLOWED 0U
#define REGV_RANK_MASK_CS0_ABORTED 1U
#define REGV_RANK_MASK_CS1_ALLOWED 0U
#define REGV_RANK_MASK_CS1_ABORTED 1U
#define REGV_RANK_MASK_CS2_ALLOWED 0U
#define REGV_RANK_MASK_CS2_ABORTED 1U
#define REGV_RANK_MASK_CS3_ALLOWED 0U
#define REGV_RANK_MASK_CS3_ABORTED 1U
#define REGV_RANK_MASK_CS4_ALLOWED 0U
#define REGV_RANK_MASK_CS4_ABORTED 1U
#define REGV_RANK_MASK_CS5_ALLOWED 0U
#define REGV_RANK_MASK_CS5_ABORTED 1U
#define REGV_RANK_MASK_CS6_ALLOWED 0U
#define REGV_RANK_MASK_CS6_ABORTED 1U
#define REGV_RANK_MASK_CS7_ALLOWED 0U
#define REGV_RANK_MASK_CS7_ABORTED 1U
#define REGV_ESCALATION_PRESCALAR_SCRUB_PRESCALE_4K 0U
#define REGV_ESCALATION_PRESCALAR_SCRUB_PRESCALE_8K 1U
#define REGV_ESCALATION_PRESCALAR_SCRUB_PRESCALE_16K 2U
#define REGV_ESCALATION_PRESCALAR_SCRUB_PRESCALE_32K 3U
#define REGV_ESCALATION_PRESCALAR_SCRUB_PRESCALE_64K 4U
#define REGV_ESCALATION_PRESCALAR_SCRUB_PRESCALE_128K 5U
#define REGV_ESCALATION_PRESCALAR_SCRUB_PRESCALE_256K 6U
#define REGV_ESCALATION_PRESCALAR_SCRUB_PRESCALE_512K 7U
#define REGV_MRR_LEN_LEN_4 2U
#define REGV_MRR_LEN_0_UNUSED 0U
#define REGV_MRR_LEN_1_UNUSED 1U
#define REGV_MRR_LEN_3_UNUSED 3U
#define REGV_T_RTR_SKIP_DISABLED 0U
#define REGV_T_RTR_SKIP_ENABLED 1U
#define REGV_T_WTW_SKIP_DISABLED 0U
#define REGV_T_WTW_SKIP_ENABLED 1U
#define REGV_RDLVL_MODE_PHY_EVALUATION 0U
#define REGV_RDLVL_MODE_INTERRUPT 1U
#define REGV_RDLVL_SETUP_MRS 0U
#define REGV_RDLVL_SETUP_NOP 1U
#define REGV_RDLVL_COMMAND_RD 0U
#define REGV_RDLVL_COMMAND_MRR 1U
#define REGV_RDLVL_REFRESH_DISABLED 0U
#define REGV_RDLVL_REFRESH_ENABLED 1U
#define REGV_RDLVL_ERR_EN_DISABLED 0U
#define REGV_RDLVL_ERR_EN_ENABLED 1U
#define REGV_RDLVL_PREAMBLE_DISABLED 0U
#define REGV_RDLVL_PREAMBLE_ENABLED 1U
#define REGV_WRLVL_MODE_PHY_EVALUATION 0U
#define REGV_WRLVL_MODE_INTERRUPT 1U
#define REGV_WRLVL_SETUP_MRS 0U
#define REGV_WRLVL_SETUP_NOP 1U
#define REGV_WRLVL_REFRESH_DISABLED 0U
#define REGV_WRLVL_REFRESH_ENABLED 1U
#define REGV_WRLVL_ERR_EN_DISABLED 0U
#define REGV_WRLVL_ERR_EN_ENABLED 1U
#define REGV_LP_IDLE_EN_DISABLED 0U
#define REGV_LP_IDLE_EN_ENABLED 1U
#define REGV_LP_PD_EN_DISABLED 0U
#define REGV_LP_PD_EN_ENABLED 1U
#define REGV_LP_SREF_EN_DISABLED 0U
#define REGV_LP_SREF_EN_ENABLED 1U
#define REGV_LP_MPD_EN_DISABLED 0U
#define REGV_LP_MPD_EN_ENABLED 1U
#define REGV_LP_ARCH_EN_DISABLED 0U
#define REGV_LP_ARCH_EN_ENABLED 1U
#define REGV_PHYUPD_TYPE_00_SREF 0U
#define REGV_PHYUPD_TYPE_00_STALL 1U
#define REGV_PHYUPD_TYPE_00_REFNSTALL 2U
#define REGV_PHYUPD_TYPE_00_DEFER 3U
#define REGV_PHYUPD_TYPE_01_SREF 0U
#define REGV_PHYUPD_TYPE_01_STALL 1U
#define REGV_PHYUPD_TYPE_01_REFNSTALL 2U
#define REGV_PHYUPD_TYPE_01_DEFER 3U
#define REGV_PHYUPD_TYPE_10_SREF 0U
#define REGV_PHYUPD_TYPE_10_STALL 1U
#define REGV_PHYUPD_TYPE_10_REFNSTALL 2U
#define REGV_PHYUPD_TYPE_10_DEFER 3U
#define REGV_PHYUPD_TYPE_11_SREF 0U
#define REGV_PHYUPD_TYPE_11_STALL 1U
#define REGV_PHYUPD_TYPE_11_REFNSTALL 2U
#define REGV_PHYUPD_TYPE_11_DEFER 3U
#define REGV_CTRLUPD_AFTER_XSREF_DISABLED 0U
#define REGV_CTRLUPD_AFTER_XSREF_ENABLED 1U
#define REGV_PHYUPD_MODE_ACK 0U
#define REGV_PHYUPD_MODE_INTERRUPT 1U
#define REGV_RANK0_TEMPERATURE_STATUS_INVALID 0U
#define REGV_RANK0_TEMPERATURE_STATUS_VALID 1U
#define REGV_RANK1_TEMPERATURE_STATUS_INVALID 0U
#define REGV_RANK1_TEMPERATURE_STATUS_VALID 1U
#define REGV_RANK2_TEMPERATURE_STATUS_INVALID 0U
#define REGV_RANK2_TEMPERATURE_STATUS_VALID 1U
#define REGV_RANK3_TEMPERATURE_STATUS_INVALID 0U
#define REGV_RANK3_TEMPERATURE_STATUS_VALID 1U
#define REGV_RANK4_TEMPERATURE_STATUS_INVALID 0U
#define REGV_RANK4_TEMPERATURE_STATUS_VALID 1U
#define REGV_RANK5_TEMPERATURE_STATUS_INVALID 0U
#define REGV_RANK5_TEMPERATURE_STATUS_VALID 1U
#define REGV_RANK6_TEMPERATURE_STATUS_INVALID 0U
#define REGV_RANK6_TEMPERATURE_STATUS_VALID 1U
#define REGV_RANK7_TEMPERATURE_STATUS_INVALID 0U
#define REGV_RANK7_TEMPERATURE_STATUS_VALID 1U
#define REGV_M0_MODE_CHANGE_CMD_IDLE 0U
#define REGV_M0_MODE_CHANGE_CMD_RESERVED 1U
#define REGV_M0_MODE_CHANGE_CMD_GEARDOWN_ENTRY 2U
#define REGV_M0_MODE_CHANGE_CMD_GEARDOWN_EXIT 3U
#define REGV_M0_MODE_CHANGE_CMD_MPD_ENTRY 4U
#define REGV_M0_MODE_CHANGE_CMD_MPD_EXIT 5U
#define REGV_M0_MODE_CHANGE_CMD_CAL_ENABLE 6U
#define REGV_M0_MODE_CHANGE_CMD_CAL_DISABLE 7U
#define REGV_M0_MODE_CHANGE_SEQ_IDLE 0U
#define REGV_M0_MODE_CHANGE_SEQ_MRSA 1U
#define REGV_M0_MODE_CHANGE_SEQ_MRSB 2U
#define REGV_M0_MODE_CHANGE_SEQ_POST 3U
#define REGV_RAM_ECC_ERRC_INT_EN_DISABLED 0U
#define REGV_RAM_ECC_ERRC_INT_EN_ENABLED 1U
#define REGV_RAM_ECC_ERRD_INT_EN_DISABLED 0U
#define REGV_RAM_ECC_ERRD_INT_EN_ENABLED 1U
#define REGV_DRAM_ECC_ERRC_INT_EN_DISABLED 0U
#define REGV_DRAM_ECC_ERRC_INT_EN_ENABLED 1U
#define REGV_DRAM_ECC_ERRD_INT_EN_DISABLED 0U
#define REGV_DRAM_ECC_ERRD_INT_EN_ENABLED 1U
#define REGV_FAILED_ACCESS_INT_EN_DISABLED 0U
#define REGV_FAILED_ACCESS_INT_EN_ENABLED 1U
#define REGV_FAILED_PROG_INT_EN_DISABLED 0U
#define REGV_FAILED_PROG_INT_EN_ENABLED 1U
#define REGV_LINK_ERR_INT_EN_DISABLED 0U
#define REGV_LINK_ERR_INT_EN_ENABLED 1U
#define REGV_TEMPERATURE_EVENT_INT_EN_DISABLED 0U
#define REGV_TEMPERATURE_EVENT_INT_EN_ENABLED 1U
#define REGV_ARCH_FSM_INT_EN_DISABLED 0U
#define REGV_ARCH_FSM_INT_EN_ENABLED 1U
#define REGV_PHY_REQUEST_INT_EN_DISABLED 0U
#define REGV_PHY_REQUEST_INT_EN_ENABLED 1U
#define REGV_RAM_ECC_ERRC_INT_CLR_RESERVED 0U
#define REGV_RAM_ECC_ERRC_INT_CLR_CLEAR_INTERRUPT 1U
#define REGV_RAM_ECC_ERRD_INT_CLR_RESERVED 0U
#define REGV_RAM_ECC_ERRD_INT_CLR_CLEAR_INTERRUPT 1U
#define REGV_DRAM_ECC_ERRC_INT_CLR_RESERVED 0U
#define REGV_DRAM_ECC_ERRC_INT_CLR_CLEAR_INTERRUPT 1U
#define REGV_DRAM_ECC_ERRD_INT_CLR_RESERVED 0U
#define REGV_DRAM_ECC_ERRD_INT_CLR_CLEAR_INTERRUPT 1U
#define REGV_FAILED_ACCESS_INT_CLR_RESERVED 0U
#define REGV_FAILED_ACCESS_INT_CLR_CLEAR_INTERRUPT 1U
#define REGV_FAILED_PROG_INT_CLR_RESERVED 0U
#define REGV_FAILED_PROG_INT_CLR_CLEAR_INTERRUPT 1U
#define REGV_LINK_ERR_INT_CLR_RESERVED 0U
#define REGV_LINK_ERR_INT_CLR_CLEAR_INTERRUPT 1U
#define REGV_TEMPERATURE_EVENT_INT_CLR_RESERVED 0U
#define REGV_TEMPERATURE_EVENT_INT_CLR_CLEAR_INTERRUPT 1U
#define REGV_ARCH_FSM_INT_CLR_RESERVED 0U
#define REGV_ARCH_FSM_INT_CLR_CLEAR_INTERRUPT 1U
#define REGV_PHY_REQUEST_INT_CLR_RESERVED 0U
#define REGV_PHY_REQUEST_INT_CLR_CLEAR_INTERRUPT 1U
#define REGV_RAM_ECC_ERRC_INT_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_RAM_ECC_ERRC_INT_STATUS_INTERRUPT_PENDING 1U
#define REGV_RAM_ECC_ERRD_INT_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_RAM_ECC_ERRD_INT_STATUS_INTERRUPT_PENDING 1U
#define REGV_DRAM_ECC_ERRC_INT_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_DRAM_ECC_ERRC_INT_STATUS_INTERRUPT_PENDING 1U
#define REGV_DRAM_ECC_ERRD_INT_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_DRAM_ECC_ERRD_INT_STATUS_INTERRUPT_PENDING 1U
#define REGV_FAILED_ACCESS_INT_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_FAILED_ACCESS_INT_STATUS_INTERRUPT_PENDING 1U
#define REGV_FAILED_PROG_INT_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_FAILED_PROG_INT_STATUS_INTERRUPT_PENDING 1U
#define REGV_LINK_ERR_INT_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_LINK_ERR_INT_STATUS_INTERRUPT_PENDING 1U
#define REGV_TEMPERATURE_EVENT_INT_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_TEMPERATURE_EVENT_INT_STATUS_INTERRUPT_PENDING 1U
#define REGV_ARCH_FSM_INT_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_ARCH_FSM_INT_STATUS_INTERRUPT_PENDING 1U
#define REGV_PHY_REQUEST_INT_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_PHY_REQUEST_INT_STATUS_INTERRUPT_PENDING 1U
#define REGV_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_RAM_ECC_ERRC_INT_OVERFLOW_STATUS_INTERRUPT_PENDING 1U
#define REGV_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_RAM_ECC_ERRD_INT_OVERFLOW_STATUS_INTERRUPT_PENDING 1U
#define REGV_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_DRAM_ECC_ERRC_INT_OVERFLOW_STATUS_INTERRUPT_PENDING 1U
#define REGV_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_DRAM_ECC_ERRD_INT_OVERFLOW_STATUS_INTERRUPT_PENDING 1U
#define REGV_FAILED_ACCESS_INT_OVERFLOW_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_FAILED_ACCESS_INT_OVERFLOW_STATUS_INTERRUPT_PENDING 1U
#define REGV_FAILED_PROG_INT_OVERFLOW_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_FAILED_PROG_INT_OVERFLOW_STATUS_INTERRUPT_PENDING 1U
#define REGV_LINK_ERR_INT_OVERFLOW_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_LINK_ERR_INT_OVERFLOW_STATUS_INTERRUPT_PENDING 1U
#define REGV_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_TEMPERATURE_EVENT_INT_OVERFLOW_STATUS_INTERRUPT_PENDING 1U
#define REGV_ARCH_FSM_INT_OVERFLOW_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_ARCH_FSM_INT_OVERFLOW_STATUS_INTERRUPT_PENDING 1U
#define REGV_PHY_REQUEST_INT_OVERFLOW_STATUS_NO_INTERRUPT_PENDING 0U
#define REGV_PHY_REQUEST_INT_OVERFLOW_STATUS_INTERRUPT_PENDING 1U
#define REGV_ARCH_FSM_INT_INFO_ABORTED_CLEAN 0U
#define REGV_ARCH_FSM_INT_INFO_ABORTED_ABORTED 1U
#define REGV_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_SUCCESS 0U
#define REGV_ARCH_FSM_INT_INFO_MGR_DCI_FAILED_FAILED 1U
#define REGV_RAM_ECC_ERRC_INT_INTEG_DISABLED 0U
#define REGV_RAM_ECC_ERRC_INT_INTEG_ENABLED 1U
#define REGV_RAM_ECC_ERRC_OFLOW_INTEG_DISABLED 0U
#define REGV_RAM_ECC_ERRC_OFLOW_INTEG_ENABLED 1U
#define REGV_RAM_ECC_ERRD_INT_INTEG_DISABLED 0U
#define REGV_RAM_ECC_ERRD_INT_INTEG_ENABLED 1U
#define REGV_RAM_ECC_ERRD_OFLOW_INTEG_DISABLED 0U
#define REGV_RAM_ECC_ERRD_OFLOW_INTEG_ENABLED 1U
#define REGV_DRAM_ECC_ERRC_INT_INTEG_DISABLED 0U
#define REGV_DRAM_ECC_ERRC_INT_INTEG_ENABLED 1U
#define REGV_DRAM_ECC_ERRC_OFLOW_INTEG_DISABLED 0U
#define REGV_DRAM_ECC_ERRC_OFLOW_INTEG_ENABLED 1U
#define REGV_DRAM_ECC_ERRD_INT_INTEG_DISABLED 0U
#define REGV_DRAM_ECC_ERRD_INT_INTEG_ENABLED 1U
#define REGV_DRAM_ECC_ERRD_OFLOW_INTEG_DISABLED 0U
#define REGV_DRAM_ECC_ERRD_OFLOW_INTEG_ENABLED 1U
#define REGV_FAILED_ACCESS_INT_INTEG_DISABLED 0U
#define REGV_FAILED_ACCESS_INT_INTEG_ENABLED 1U
#define REGV_FAILED_ACCESS_OFLOW_INTEG_DISABLED 0U
#define REGV_FAILED_ACCESS_OFLOW_INTEG_ENABLED 1U
#define REGV_FAILED_PROG_INT_INTEG_DISABLED 0U
#define REGV_FAILED_PROG_INT_INTEG_ENABLED 1U
#define REGV_FAILED_PROG_OFLOW_INTEG_DISABLED 0U
#define REGV_FAILED_PROG_OFLOW_INTEG_ENABLED 1U
#define REGV_LINK_ERR_INT_INTEG_DISABLED 0U
#define REGV_LINK_ERR_INT_INTEG_ENABLED 1U
#define REGV_LINK_ERR_OFLOW_INTEG_DISABLED 0U
#define REGV_LINK_ERR_OFLOW_INTEG_ENABLED 1U
#define REGV_TEMPERATURE_EVENT_INT_INTEG_DISABLED 0U
#define REGV_TEMPERATURE_EVENT_INT_INTEG_ENABLED 1U
#define REGV_TEMPERATURE_EVENT_OFLOW_INTEG_DISABLED 0U
#define REGV_TEMPERATURE_EVENT_OFLOW_INTEG_ENABLED 1U
#define REGV_ARCH_FSM_INT_INTEG_DISABLED 0U
#define REGV_ARCH_FSM_INT_INTEG_ENABLED 1U
#define REGV_ARCH_FSM_OFLOW_INTEG_DISABLED 0U
#define REGV_ARCH_FSM_OFLOW_INTEG_ENABLED 1U
#define REGV_PHY_REQUEST_INT_INTEG_DISABLED 0U
#define REGV_PHY_REQUEST_INT_INTEG_ENABLED 1U
#define REGV_PHY_REQUEST_OFLOW_INTEG_DISABLED 0U
#define REGV_PHY_REQUEST_OFLOW_INTEG_ENABLED 1U
#define REGV_PERIPH_ID_REVISION_R0P0 0U
#define REGV_PERIPH_ID_REVISION_R0P1 1U
#define REGV_PERIPH_ID_REVISION_R1P0 2U
#define REGV_PERIPH_ID_REVISION_R2P0 3U
#define REGV_PERIPH_ID_REVISION_R2P1 4U
#define REGV_PERIPH_ID_REVISION_R2P2 5U
#define REGV_COLUMN_BITS_BITS_9 1U
#define REGV_MEMORY_WIDTH_BITS_32 1U



typedef struct dmc_param {
          unsigned int memc_cmd;
          unsigned int address_control_next;
          unsigned int decode_control_next;
          unsigned int format_control;
          unsigned int address_map_next;
          unsigned int low_power_control_next;
          unsigned int turnaround_control_next;
          unsigned int hit_turnaround_control_next;
          unsigned int qos_class_control_next;
          unsigned int escalation_control_next;
          unsigned int qv_control_31_00_next;
          unsigned int qv_control_63_32_next;
          unsigned int rt_control_31_00_next;
          unsigned int rt_control_63_32_next;
          unsigned int timeout_control_next;
          unsigned int credit_control_next;
          unsigned int write_priority_control_31_00_next;
          unsigned int write_priority_control_63_32_next;
          unsigned int queue_threshold_control_31_00_next;
          unsigned int queue_threshold_control_63_32_next;
          unsigned int memory_address_max_31_00_next;
          unsigned int memory_address_max_43_32_next;
          unsigned int access_address_min0_31_00_next;
          unsigned int access_address_min0_43_32_next;
          unsigned int access_address_max0_31_00_next;
          unsigned int access_address_max0_43_32_next;
          unsigned int access_address_min1_31_00_next;
          unsigned int access_address_min1_43_32_next;
          unsigned int access_address_max1_31_00_next;
          unsigned int access_address_max1_43_32_next;
          unsigned int access_address_min2_31_00_next;
          unsigned int access_address_min2_43_32_next;
          unsigned int access_address_max2_31_00_next;
          unsigned int access_address_max2_43_32_next;
          unsigned int access_address_min3_31_00_next;
          unsigned int access_address_min3_43_32_next;
          unsigned int access_address_max3_31_00_next;
          unsigned int access_address_max3_43_32_next;
          unsigned int access_address_min4_31_00_next;
          unsigned int access_address_min4_43_32_next;
          unsigned int access_address_max4_31_00_next;
          unsigned int access_address_max4_43_32_next;
          unsigned int access_address_min5_31_00_next;
          unsigned int access_address_min5_43_32_next;
          unsigned int access_address_max5_31_00_next;
          unsigned int access_address_max5_43_32_next;
          unsigned int access_address_min6_31_00_next;
          unsigned int access_address_min6_43_32_next;
          unsigned int access_address_max6_31_00_next;
          unsigned int access_address_max6_43_32_next;
          unsigned int access_address_min7_31_00_next;
          unsigned int access_address_min7_43_32_next;
          unsigned int access_address_max7_31_00_next;
          unsigned int access_address_max7_43_32_next;
          unsigned int direct_addr;
          unsigned int direct_cmd;
          unsigned int dci_replay_type_next;
          unsigned int dci_strb;
          unsigned int dci_data;
          unsigned int refresh_control_next;
          unsigned int memory_type_next;
          unsigned int feature_config;
          unsigned int nibble_failed_031_000;
          unsigned int nibble_failed_063_032;
          unsigned int nibble_failed_095_064;
          unsigned int nibble_failed_127_096;
          unsigned int queue_allocate_control_031_000;
          unsigned int queue_allocate_control_063_032;
          unsigned int queue_allocate_control_095_064;
          unsigned int queue_allocate_control_127_096;
          unsigned int ecc_errc_count_31_00;
          unsigned int ecc_errc_count_63_32;
          unsigned int ecc_errd_count_31_00;
          unsigned int ecc_errd_count_63_32;
          unsigned int ram_err_count;
          unsigned int link_err_count;
          unsigned int scrub_control0_next;
          unsigned int scrub_address_min0_next;
          unsigned int scrub_address_max0_next;
          unsigned int scrub_control1_next;
          unsigned int scrub_address_min1_next;
          unsigned int scrub_address_max1_next;
          unsigned int scrub_control2_next;
          unsigned int scrub_address_min2_next;
          unsigned int scrub_address_max2_next;
          unsigned int scrub_control3_next;
          unsigned int scrub_address_min3_next;
          unsigned int scrub_address_max3_next;
          unsigned int scrub_control4_next;
          unsigned int scrub_address_min4_next;
          unsigned int scrub_address_max4_next;
          unsigned int scrub_control5_next;
          unsigned int scrub_address_min5_next;
          unsigned int scrub_address_max5_next;
          unsigned int scrub_control6_next;
          unsigned int scrub_address_min6_next;
          unsigned int scrub_address_max6_next;
          unsigned int scrub_control7_next;
          unsigned int scrub_address_min7_next;
          unsigned int scrub_address_max7_next;
          unsigned int feature_control_next;
          unsigned int mux_control_next;
          unsigned int rank_remap_control_next;
          unsigned int scrub_control_next;
          unsigned int t_refi_next;
          unsigned int t_rfc_next;
          unsigned int t_mrr_next;
          unsigned int t_mrw_next;
          unsigned int t_rdpden_next;
          unsigned int t_rcd_next;
          unsigned int t_ras_next;
          unsigned int t_rp_next;
          unsigned int t_rpall_next;
          unsigned int t_rrd_next;
          unsigned int t_act_window_next;
          unsigned int t_rtr_next;
          unsigned int t_rtw_next;
          unsigned int t_rtp_next;
          unsigned int t_wr_next;
          unsigned int t_wtr_next;
          unsigned int t_wtw_next;
          unsigned int t_xmpd_next;
          unsigned int t_ep_next;
          unsigned int t_xp_next;
          unsigned int t_esr_next;
          unsigned int t_xsr_next;
          unsigned int t_esrck_next;
          unsigned int t_ckxsr_next;
          unsigned int t_cmd_next;
          unsigned int t_parity_next;
          unsigned int t_zqcs_next;
          unsigned int t_rddata_en_next;
          unsigned int t_phyrdlat_next;
          unsigned int t_phywrlat_next;
          unsigned int rdlvl_control_next;
          unsigned int rdlvl_mrs_next;
          unsigned int t_rdlvl_en_next;
          unsigned int t_rdlvl_rr_next;
          unsigned int wrlvl_control_next;
          unsigned int wrlvl_mrs_next;
          unsigned int t_wrlvl_en_next;
          unsigned int t_wrlvl_ww_next;
          unsigned int phy_power_control_next;
          unsigned int t_lpresp_next;
          unsigned int phy_update_control_next;
          unsigned int odt_timing_next;
          unsigned int odt_wr_control_31_00_next;
          unsigned int odt_wr_control_63_32_next;
          unsigned int odt_rd_control_31_00_next;
          unsigned int odt_rd_control_63_32_next;
          unsigned int dq_map_control_15_00_next;
          unsigned int dq_map_control_31_16_next;
          unsigned int dq_map_control_47_32_next;
          unsigned int dq_map_control_63_48_next;
          unsigned int dq_map_control_71_64_next;
          unsigned int phy_rdwrdata_cs_mask_31_00;
          unsigned int phy_rdwrdata_cs_mask_63_32;
          unsigned int phy_request_cs_remap;
          unsigned int user_config0_next;
          unsigned int user_config1_next;
          unsigned int user_config2;
          unsigned int user_config3;
          unsigned int interrupt_control;
          unsigned int interrupt_clr;
          unsigned int integ_cfg;
          unsigned int integ_outputs;
} __attribute__((aligned(8))) dmc_param_t;


static const dmc_param_t dmc_reset_values = { 0x00000000U, 0x00030202U, 0x00000000U, 0x22000213U, 0x00000000U, 0x00000020U, 0x0F0F0F0FU, 0x08909FBFU, 0x00000FC8U, 0x00080F03U, 0x76543210U, 0xFEDCBA98U, 0x00000000U, 0x00000000U, 0x00000001U, 0x00000F03U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000010U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000002U, 0x0000000FU, 0x00000000U, 0x00000000U, 0x00000101U, 0x000000F0U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0xFFFFFFFFU, 0xFFFFFFFFU, 0xFFFFFFFFU, 0xFFFFFFFFU, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x1F000000U, 0x00000000U, 0x00000000U, 0x1F000000U, 0x00000000U, 0x00000000U, 0x1F000000U, 0x00000000U, 0x00000000U, 0x1F000000U, 0x00000000U, 0x00000000U, 0x1F000000U, 0x00000000U, 0x00000000U, 0x1F000000U, 0x00000000U, 0x00000000U, 0x1F000000U, 0x00000000U, 0x00000000U, 0x1F000000U, 0x00000000U, 0x00000000U, 0x0AA00000U, 0x00000000U, 0x76543210U, 0x00001F00U, 0x00090100U, 0x00008C23U, 0x00000002U, 0x0000000CU, 0x0000000AU, 0x00000005U, 0x0000000EU, 0x00000005U, 0x00000005U, 0x00000404U, 0x03560014U, 0x00060404U, 0x00060606U, 0x00000004U, 0x00000005U, 0x00040505U, 0x00060404U, 0x000003FFU, 0x00000002U, 0x00060002U, 0x0000000EU, 0x05120100U, 0x00000005U, 0x00000001U, 0x00000000U, 0x00000900U, 0x00000040U, 0x00000001U, 0x00000000U, 0x00000001U, 0x00001080U, 0x00000004U, 0x00000000U, 0x00000000U, 0x00001000U, 0x00000086U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x0FE00000U, 0x06000600U, 0x08040201U, 0x80402010U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0xF7FBFDFEU, 0x7FBFDFEFU, 0x76543210U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U, 0x00000000U,};




#endif // __DDR_DMC_DEFINES_H__

