#-----------------------------------------------------------
# xsim v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Sep 05 20:42:10 2019
# Process ID: 8076
# Current directory: C:/Users/chris/Downloads/user/tb/exp_hls/example/example_hls/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/example/xsim_script.tcl}
# Log file: C:/Users/chris/Downloads/user/tb/exp_hls/example/example_hls/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/chris/Downloads/user/tb/exp_hls/example/example_hls/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 103 [0.00%] @ "113000"
// RTL Simulation : 103 / 103 [0.00%] @ "3130000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3148700 ps : File "C:/Users/chris/Downloads/user/tb/exp_hls/example/example_hls/solution1/sim/verilog/example.autotb.v" Line 640
## quit
INFO: [Common 17-206] Exiting xsim at Thu Sep 05 20:42:47 2019...
