// Seed: 3150698962
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output wor id_2,
    input supply0 id_3,
    input uwire id_4,
    output wor id_5,
    output tri0 id_6,
    output uwire id_7
);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd26
) (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    input wand _id_3,
    output supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    output wand id_7,
    input supply1 id_8,
    input wand id_9,
    output uwire id_10,
    output uwire id_11,
    input tri0 id_12[~  1 : id_3],
    output tri0 id_13,
    input tri1 id_14
    , id_20,
    input supply0 id_15,
    input uwire id_16,
    output tri id_17,
    input supply1 id_18
);
  wire id_21, id_22;
  module_0 modCall_1 (
      id_7,
      id_13,
      id_7,
      id_8,
      id_2,
      id_17,
      id_4,
      id_7
  );
endmodule
