HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:PSU_Top_Level
Implementation;Synthesis|| CL169 ||@W:Pruning unused register id[12:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(147);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/147||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sum_rem[15:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(148);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/148||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 39 to 24 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(149);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/149||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 0 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(150);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/150||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object sec_lim is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(161);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/161||pwm_tx.v(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/36
Implementation;Synthesis|| CG133 ||@W:Object cur_secondary is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(162);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/162||pwm_tx.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/37
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port wait_time. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(184);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/184||PID_controller.v(67);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/67
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port k_d. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(185);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/185||PID_controller.v(115);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/115
Implementation;Synthesis|| CL169 ||@W:Pruning unused register id[12:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(237);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/237||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sum_rem[15:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(238);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/238||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 39 to 24 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(239);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/239||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 0 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(240);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/240||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object sec_lim is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(251);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/251||pwm_tx.v(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/36
Implementation;Synthesis|| CG133 ||@W:Object cur_secondary is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(252);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/252||pwm_tx.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/37
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port wait_time. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(274);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/274||PID_controller.v(67);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/67
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port k_d. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(275);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/275||PID_controller.v(115);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/115
Implementation;Synthesis|| CL169 ||@W:Pruning unused register id[12:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(289);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/289||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sum_rem[15:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(290);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/290||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 39 to 24 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(291);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/291||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 0 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(292);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/292||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object sec_lim is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(303);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/303||pwm_tx.v(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/36
Implementation;Synthesis|| CG133 ||@W:Object cur_secondary is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(304);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/304||pwm_tx.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/37
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port wait_time. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(326);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/326||PID_controller.v(67);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/67
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port k_d. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(327);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/327||PID_controller.v(115);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/115
Implementation;Synthesis|| CL169 ||@W:Pruning unused register id[12:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(341);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/341||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sum_rem[15:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(342);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/342||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 39 to 24 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(343);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/343||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 0 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(344);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/344||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object sec_lim is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(355);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/355||pwm_tx.v(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/36
Implementation;Synthesis|| CG133 ||@W:Object cur_secondary is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(356);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/356||pwm_tx.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/37
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port wait_time. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(378);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/378||PID_controller.v(67);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/67
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port k_d. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(379);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/379||PID_controller.v(115);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/115
Implementation;Synthesis|| CL169 ||@W:Pruning unused register id[12:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(393);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/393||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sum_rem[15:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(394);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/394||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 39 to 24 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(395);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/395||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 0 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(396);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/396||pwm_ctl.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object sec_lim is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(407);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/407||pwm_tx.v(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/36
Implementation;Synthesis|| CG133 ||@W:Object cur_secondary is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(408);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/408||pwm_tx.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/37
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port wait_time. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(430);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/430||PID_controller.v(67);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/67
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port k_d. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(431);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/431||PID_controller.v(115);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/115
Implementation;Synthesis|| CG133 ||@W:Object pre_delayreg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(434);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/434||constant_gen.v(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/36
Implementation;Synthesis|| CG133 ||@W:Object post_delayreg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(435);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/435||constant_gen.v(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/36
Implementation;Synthesis|| CG133 ||@W:Object k_ireg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(436);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/436||constant_gen.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/37
Implementation;Synthesis|| CG133 ||@W:Object k_dreg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(437);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/437||constant_gen.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/37
Implementation;Synthesis|| CG133 ||@W:Object k_preg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(438);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/438||constant_gen.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/37
Implementation;Synthesis|| CG133 ||@W:Object vd_reg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(439);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/439||constant_gen.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/37
Implementation;Synthesis|| CG133 ||@W:Object choose is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(442);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/442||PSU_Top_Level.v(48);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/48
Implementation;Synthesis|| CG133 ||@W:Object choose_cd is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(443);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/443||PSU_Top_Level.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object choos_constd is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(444);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/444||PSU_Top_Level.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/49
Implementation;Synthesis|| CL246 ||@W:Input port bits 38 to 24 of sum[39:0] are unused. Assign logic for all port bits or change the input port size.||PSU_Top_Level.srr(454);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/454||pwm_ctl.v(29);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 38 to 24 of sum[39:0] are unused. Assign logic for all port bits or change the input port size.||PSU_Top_Level.srr(465);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/465||pwm_ctl.v(29);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 38 to 24 of sum[39:0] are unused. Assign logic for all port bits or change the input port size.||PSU_Top_Level.srr(476);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/476||pwm_ctl.v(29);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/29
Implementation;Synthesis|| CL246 ||@W:Input port bits 38 to 24 of sum[39:0] are unused. Assign logic for all port bits or change the input port size.||PSU_Top_Level.srr(487);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/487||pwm_ctl.v(29);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/29
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(489);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/489||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(490);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/490||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(491);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/491||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(492);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/492||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(493);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/493||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(494);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/494||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(495);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/495||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(496);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/496||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(497);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/497||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(498);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/498||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(499);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/499||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(500);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/500||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(501);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/501||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(502);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/502||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 2 of avg_count[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(503);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/503||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL246 ||@W:Input port bits 38 to 24 of sum[39:0] are unused. Assign logic for all port bits or change the input port size.||PSU_Top_Level.srr(530);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/530||pwm_ctl.v(29);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/29
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(553);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/553||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(554);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/554||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(555);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/555||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(556);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/556||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(557);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/557||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(558);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/558||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(559);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/559||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(560);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/560||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(561);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/561||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(562);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/562||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(563);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/563||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 5 of avg_count[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(564);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/564||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(582);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/582||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(583);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/583||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(584);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/584||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(585);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/585||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(586);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/586||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(587);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/587||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 26 of cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(588);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/588||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| MT530 ||@W:Found inferred clock PSU_Top_Level|clk which controls 7065 sequential elements including PSU_CTL.state[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||PSU_Top_Level.srr(785);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/785||psu_controller.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\psu_controller.v'/linenumber/35
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_clk_11_3|cur_clk_inferred_clock which controls 32 sequential elements including PID_15.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||PSU_Top_Level.srr(786);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/786||spi_stp.v(32);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\spi_stp.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_clk_11_2|cur_clk_inferred_clock which controls 32 sequential elements including PID_5.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||PSU_Top_Level.srr(787);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/787||spi_stp.v(32);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\spi_stp.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_clk_11_1|cur_clk_inferred_clock which controls 32 sequential elements including PID_FB.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||PSU_Top_Level.srr(788);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/788||spi_stp.v(32);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\spi_stp.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_clk_20|cur_clk_inferred_clock which controls 32 sequential elements including PID_33.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||PSU_Top_Level.srr(789);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/789||spi_stp.v(32);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\spi_stp.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_clk_11_0|cur_clk_inferred_clock which controls 32 sequential elements including PID_12.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||PSU_Top_Level.srr(790);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/790||spi_stp.v(32);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\spi_stp.v'/linenumber/32
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1145);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1145||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1146);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1146||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1147);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1147||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1148);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1148||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_4_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1149);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1149||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_5_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1150);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1150||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_6_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1151);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1151||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_7_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1152);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1152||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_8_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1153);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1153||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_9_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1154);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1154||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_10_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1155);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1155||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_11_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1156);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1156||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_12_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1157);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1157||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_13_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1158);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1158||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_14_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1159);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1159||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_15_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1160);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1160||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_16_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1161);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1161||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_17_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1162);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1162||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_18_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1163);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1163||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_19_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1164);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1164||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_20_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1165);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1165||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_21_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1166);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1166||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_22_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1167);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1167||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_23_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1168);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1168||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_24_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1169);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1169||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_25_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1170);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1170||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_26_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1171);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1171||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_27_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1172);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1172||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_28_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1173);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1173||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_29_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1174);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1174||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_30_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1175);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1175||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_31_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1176);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1176||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_32_[12] (in view view:work.PID_controller_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1177);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1177||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1258);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1258||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1259);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1259||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1260);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1260||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1261);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1261||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_4_[12] (in view view:work.PID_controller_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1262);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1262||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1304);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1304||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1305);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1305||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1306);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1306||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1307);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1307||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_4_[12] (in view view:work.PID_controller_Z5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1308);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1308||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1343);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1343||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1344);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1344||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1345);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1345||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1346);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1346||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_4_[12] (in view view:work.PID_controller_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1347);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1347||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z7(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1365);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1365||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z7(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1366);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1366||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z7(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1367);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1367||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z7(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1368);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1368||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_4_[12] (in view view:work.PID_controller_Z7(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(1369);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1369||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MT420 ||@W:Found inferred clock PSU_Top_Level|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"||PSU_Top_Level.srr(1796);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1796||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_clk_11_3|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_15.SPICLK.cur_clk"||PSU_Top_Level.srr(1797);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1797||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_clk_11_2|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_5.SPICLK.cur_clk"||PSU_Top_Level.srr(1798);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1798||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_clk_11_1|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_FB.SPICLK.cur_clk"||PSU_Top_Level.srr(1799);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1799||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_clk_20|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_33.SPICLK.cur_clk"||PSU_Top_Level.srr(1800);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1800||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_clk_11_0|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_12.SPICLK.cur_clk"||PSU_Top_Level.srr(1801);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1801||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||PSU_Top_Level.srr(1817);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1817||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||PSU_Top_Level.srr(1819);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/1819||null;null
Implementation;Compile;RootName:PSU_Top_Level
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||PSU_Top_Level_compile_log.rpt;liberoaction://open_report/file/PSU_Top_Level_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:PSU_Top_Level
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||PSU_Top_Level_placeroute_log.rpt;liberoaction://open_report/file/PSU_Top_Level_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:PSU_Top_Level
