
*** Running vivado
    with args -log design_1_top_core_i2c_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_core_i2c_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_top_core_i2c_0_0.tcl -notrace
Command: synth_design -top design_1_top_core_i2c_0_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 551.250 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_core_i2c_0_0' [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ip/design_1_top_core_i2c_0_0/synth/design_1_top_core_i2c_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_core_i2c' [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/top_core_i2c.v:1]
INFO: [Synth 8-638] synthesizing module 'apb_interface' [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/apb_interface.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/apb_interface.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/apb_interface.v:96]
INFO: [Synth 8-256] done synthesizing module 'apb_interface' (1#1) [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/apb_interface.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_generator' [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:1]
WARNING: [Synth 8-5788] Register mem_reg in module fifo_generator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'fifo_generator' (2#1) [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:1]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/i2c_master.v:2]
	Parameter IDLE bound to: 4'b0001 
	Parameter START bound to: 4'b0010 
	Parameter ADDR bound to: 4'b0011 
	Parameter READ_ACK bound to: 4'b0100 
	Parameter WRITE_DATA bound to: 4'b0101 
	Parameter READ_ACK_DATA bound to: 4'b0110 
	Parameter READ_DATA bound to: 4'b0111 
	Parameter WRITE_ACK_DATA bound to: 4'b1000 
	Parameter SR bound to: 4'b1001 
	Parameter STOP bound to: 4'b1010 
INFO: [Synth 8-638] synthesizing module 'div_clk' [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/div_clk.v:2]
INFO: [Synth 8-256] done synthesizing module 'div_clk' (3#1) [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/div_clk.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/i2c_master.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/i2c_master.v:157]
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (4#1) [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/i2c_master.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_core_i2c' (5#1) [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/top_core_i2c.v:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_core_i2c_0_0' (6#1) [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ip/design_1_top_core_i2c_0_0/synth/design_1_top_core_i2c_0_0.v:57]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[31]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[30]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[29]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[28]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[27]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[26]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[25]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[24]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[23]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[22]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[21]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[20]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[19]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[18]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[17]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[16]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[15]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[14]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[13]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[12]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[9]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[8]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[5]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[1]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PADDR[0]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[19]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[18]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[17]
WARNING: [Synth 8-3331] design apb_interface has unconnected port PWDATA[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 551.250 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 551.250 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 837.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:60]
INFO: [Synth 8-5544] ROM "full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:25]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:41]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:56]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/div_clk.v:14]
WARNING: [Synth 8-6014] Unused sequential element counter_clk_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/div_clk.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 41    
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 49    
	   6 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module apb_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module fifo_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 19    
Module div_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/fifo_tx_0/counter_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:56]
WARNING: [Synth 8-6014] Unused sequential element inst/fifo_tx_0/wr_ptr_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:25]
WARNING: [Synth 8-6014] Unused sequential element inst/fifo_tx_0/rd_ptr_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:41]
WARNING: [Synth 8-6014] Unused sequential element inst/fifo_rx_0/counter_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:56]
WARNING: [Synth 8-6014] Unused sequential element inst/fifo_rx_0/wr_ptr_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:25]
WARNING: [Synth 8-6014] Unused sequential element inst/fifo_rx_0/rd_ptr_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/fifo_generator.v:41]
WARNING: [Synth 8-6014] Unused sequential element inst/i2c_master/div_clk/counter_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/div_clk.v:14]
WARNING: [Synth 8-6014] Unused sequential element inst/i2c_master/div_clk/counter_clk_reg was removed.  [d:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/e0f7/div_clk.v:32]
INFO: [Synth 8-3917] design design_1_top_core_i2c_0_0 has port PREADY driven by constant 1
INFO: [Synth 8-3917] design design_1_top_core_i2c_0_0 has port PSLVERR driven by constant 0
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[31]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[30]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[29]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[28]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[27]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[26]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[25]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[24]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[23]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[22]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[21]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[20]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[19]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[18]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[17]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[16]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[15]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[14]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[13]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[12]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[9]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[8]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[5]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[1]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PADDR[0]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[19]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[18]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[17]
WARNING: [Synth 8-3331] design design_1_top_core_i2c_0_0 has unconnected port PWDATA[16]
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[8]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[9]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[10]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[11]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[12]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[13]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[14]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[15]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[16]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[17]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[18]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[19]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[20]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[21]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[22]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[23]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[24]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[25]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[26]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[27]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[28]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[29]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/apb_interface/PRDATA_reg[30]' (FDCE) to 'inst/apb_interface/PRDATA_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/apb_interface/PRDATA_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/rx_status_reg[7]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/rx_status_reg[6]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/rx_status_reg[5]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/rx_status_reg[4]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/rx_status_reg[3]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/rx_status_reg[2]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/rx_status_reg[1]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/PRDATA_reg[31]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/tx_ctrl_reg[7]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/tx_ctrl_reg[6]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/tx_ctrl_reg[5]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/tx_ctrl_reg[4]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/tx_ctrl_reg[3]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/tx_ctrl_reg[2]) is unused and will be removed from module design_1_top_core_i2c_0_0.
INFO: [Synth 8-3332] Sequential element (inst/apb_interface/tx_ctrl_reg[1]) is unused and will be removed from module design_1_top_core_i2c_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    13|
|2     |LUT1   |     9|
|3     |LUT2   |    49|
|4     |LUT3   |    16|
|5     |LUT4   |    56|
|6     |LUT5   |    23|
|7     |LUT6   |   161|
|8     |MUXF7  |    27|
|9     |MUXF8  |     8|
|10    |FDCE   |   123|
|11    |FDPE   |     1|
|12    |FDRE   |   281|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------+------+
|      |Instance          |Module           |Cells |
+------+------------------+-----------------+------+
|1     |top               |                 |   767|
|2     |  inst            |top_core_i2c     |   767|
|3     |    apb_interface |apb_interface    |    87|
|4     |    fifo_rx_0     |fifo_generator   |   224|
|5     |    fifo_tx_0     |fifo_generator_0 |   232|
|6     |    i2c_master    |i2c_master       |   224|
|7     |      div_clk     |div_clk          |   123|
+------+------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 837.293 ; gain = 286.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 837.293 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 837.293 ; gain = 286.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

70 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 837.293 ; gain = 545.426
INFO: [Common 17-1381] The checkpoint 'D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/design_1_top_core_i2c_0_0_synth_1/design_1_top_core_i2c_0_0.dcp' has been generated.
