<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ide › sgiioc4.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sgiioc4.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2003-2006 Silicon Graphics, Inc.  All Rights Reserved.</span>
<span class="cm"> * Copyright (C) 2008-2009 MontaVista Software, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it would be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public</span>
<span class="cm"> * License along with this program; if not, write the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * For further information regarding this notice, see:</span>
<span class="cm"> *</span>
<span class="cm"> * http://oss.sgi.com/projects/GenInfo/NoticeExplan</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/scatterlist.h&gt;</span>
<span class="cp">#include &lt;linux/ioc4.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/ide.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;SGIIOC4&quot;</span>

<span class="cm">/* IOC4 Specific Definitions */</span>
<span class="cp">#define IOC4_CMD_OFFSET		0x100</span>
<span class="cp">#define IOC4_CTRL_OFFSET	0x120</span>
<span class="cp">#define IOC4_DMA_OFFSET		0x140</span>
<span class="cp">#define IOC4_INTR_OFFSET	0x0</span>

<span class="cp">#define IOC4_TIMING		0x00</span>
<span class="cp">#define IOC4_DMA_PTR_L		0x01</span>
<span class="cp">#define IOC4_DMA_PTR_H		0x02</span>
<span class="cp">#define IOC4_DMA_ADDR_L		0x03</span>
<span class="cp">#define IOC4_DMA_ADDR_H		0x04</span>
<span class="cp">#define IOC4_BC_DEV		0x05</span>
<span class="cp">#define IOC4_BC_MEM		0x06</span>
<span class="cp">#define	IOC4_DMA_CTRL		0x07</span>
<span class="cp">#define	IOC4_DMA_END_ADDR	0x08</span>

<span class="cm">/* Bits in the IOC4 Control/Status Register */</span>
<span class="cp">#define	IOC4_S_DMA_START	0x01</span>
<span class="cp">#define	IOC4_S_DMA_STOP		0x02</span>
<span class="cp">#define	IOC4_S_DMA_DIR		0x04</span>
<span class="cp">#define	IOC4_S_DMA_ACTIVE	0x08</span>
<span class="cp">#define	IOC4_S_DMA_ERROR	0x10</span>
<span class="cp">#define	IOC4_ATA_MEMERR		0x02</span>

<span class="cm">/* Read/Write Directions */</span>
<span class="cp">#define	IOC4_DMA_WRITE		0x04</span>
<span class="cp">#define	IOC4_DMA_READ		0x00</span>

<span class="cm">/* Interrupt Register Offsets */</span>
<span class="cp">#define IOC4_INTR_REG		0x03</span>
<span class="cp">#define	IOC4_INTR_SET		0x05</span>
<span class="cp">#define	IOC4_INTR_CLEAR		0x07</span>

<span class="cp">#define IOC4_IDE_CACHELINE_SIZE	128</span>
<span class="cp">#define IOC4_CMD_CTL_BLK_SIZE	0x20</span>
<span class="cp">#define IOC4_SUPPORTED_FIRMWARE_REV 46</span>

<span class="k">struct</span> <span class="n">ioc4_dma_regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">timing_reg0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">timing_reg1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">low_mem_ptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">high_mem_ptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">low_mem_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">high_mem_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dev_byte_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mem_byte_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Each Physical Region Descriptor Entry size is 16 bytes (2 * 64 bits) */</span>
<span class="cm">/* IOC4 has only 1 IDE channel */</span>
<span class="cp">#define IOC4_PRD_BYTES		16</span>
<span class="cp">#define IOC4_PRD_ENTRIES	(PAGE_SIZE / (4 * IOC4_PRD_BYTES))</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">sgiioc4_init_hwif_ports</span><span class="p">(</span><span class="k">struct</span> <span class="n">ide_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data_port</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ctrl_port</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">data_port</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Registers are word (32 bit) aligned */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">io_ports_array</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">io_ports</span><span class="p">.</span><span class="n">ctl_addr</span> <span class="o">=</span> <span class="n">ctrl_port</span><span class="p">;</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">io_ports</span><span class="p">.</span><span class="n">irq_addr</span> <span class="o">=</span> <span class="n">irq_port</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sgiioc4_checkirq</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">intr_addr</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">io_ports</span><span class="p">.</span><span class="n">irq_addr</span> <span class="o">+</span> <span class="n">IOC4_INTR_REG</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">intr_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">sgiioc4_read_status</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sgiioc4_clearirq</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">intr_reg</span><span class="p">;</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ide_io_ports</span> <span class="o">*</span><span class="n">io_ports</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">io_ports</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">other_ir</span> <span class="o">=</span> <span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">irq_addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">IOC4_INTR_REG</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="cm">/* Code to check for PCI error conditions */</span>
	<span class="n">intr_reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">other_ir</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">intr_reg</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Valid IOC4-IDE interrupt */</span>
		<span class="cm">/*</span>
<span class="cm">		 * Using sgiioc4_read_status to read the Status register has a</span>
<span class="cm">		 * side effect of clearing the interrupt.  The first read should</span>
<span class="cm">		 * clear it if it is set.  The second read should return</span>
<span class="cm">		 * a &quot;clear&quot; status if it got cleared.  If not, then spin</span>
<span class="cm">		 * for a bit trying to clear it.</span>
<span class="cm">		 */</span>
		<span class="n">u8</span> <span class="n">stat</span> <span class="o">=</span> <span class="n">sgiioc4_read_status</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
		<span class="kt">int</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">stat</span> <span class="o">=</span> <span class="n">sgiioc4_read_status</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">ATA_BUSY</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">count</span><span class="o">++</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">stat</span> <span class="o">=</span> <span class="n">sgiioc4_read_status</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">intr_reg</span> <span class="o">&amp;</span> <span class="mh">0x02</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
			<span class="cm">/* Error when transferring DMA data on PCI bus */</span>
			<span class="n">u32</span> <span class="n">pci_err_addr_low</span><span class="p">,</span> <span class="n">pci_err_addr_high</span><span class="p">,</span>
			    <span class="n">pci_stat_cmd_reg</span><span class="p">;</span>

			<span class="n">pci_err_addr_low</span> <span class="o">=</span>
				<span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">irq_addr</span><span class="p">);</span>
			<span class="n">pci_err_addr_high</span> <span class="o">=</span>
				<span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">io_ports</span><span class="o">-&gt;</span><span class="n">irq_addr</span> <span class="o">+</span> <span class="mi">4</span><span class="p">));</span>
			<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">pci_stat_cmd_reg</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s(%s): PCI Bus Error when doing DMA: &quot;</span>
			       <span class="s">&quot;status-cmd reg is 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">__func__</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">pci_stat_cmd_reg</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s(%s): PCI Error Address is 0x%x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">__func__</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
			       <span class="n">pci_err_addr_high</span><span class="p">,</span> <span class="n">pci_err_addr_low</span><span class="p">);</span>
			<span class="cm">/* Clear the PCI Error indicator */</span>
			<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="mh">0x00000146</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Clear the Interrupt, Error bits on the IOC4 */</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x03</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">other_ir</span><span class="p">);</span>

		<span class="n">intr_reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">other_ir</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">intr_reg</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sgiioc4_dma_start</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioc4_dma_addr</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">IOC4_DMA_CTRL</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioc4_dma_addr</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">temp_reg</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">|</span> <span class="n">IOC4_S_DMA_START</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">temp_reg</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioc4_dma_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">sgiioc4_ide_dma_stop</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">u64</span> <span class="n">dma_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioc4_dma_addr</span> <span class="o">=</span> <span class="n">dma_base</span> <span class="o">+</span> <span class="n">IOC4_DMA_CTRL</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ioc4_dma</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">count</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ioc4_dma</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioc4_dma_addr</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">ioc4_dma</span> <span class="o">&amp;</span> <span class="n">IOC4_S_DMA_STOP</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">count</span><span class="o">++</span> <span class="o">&lt;</span> <span class="mi">200</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">ioc4_dma</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioc4_dma_addr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ioc4_dma</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Stops the IOC4 DMA Engine */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sgiioc4_dma_end</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ioc4_dma</span><span class="p">,</span> <span class="n">bc_dev</span><span class="p">,</span> <span class="n">bc_mem</span><span class="p">,</span> <span class="n">num</span><span class="p">,</span> <span class="n">valid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dma_base</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma_stat</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">ending_dma</span> <span class="o">=</span> <span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">IOC4_S_DMA_STOP</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">IOC4_DMA_CTRL</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">ioc4_dma</span> <span class="o">=</span> <span class="n">sgiioc4_ide_dma_stop</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="n">dma_base</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ioc4_dma</span> <span class="o">&amp;</span> <span class="n">IOC4_S_DMA_STOP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;%s(%s): IOC4 DMA STOP bit is still 1 :&quot;</span>
		       <span class="s">&quot;ioc4_dma_reg 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">__func__</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ioc4_dma</span><span class="p">);</span>
		<span class="n">dma_stat</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * The IOC4 will DMA 1&#39;s to the ending DMA area to indicate that</span>
<span class="cm">	 * previous data DMA is complete.  This is necessary because of relaxed</span>
<span class="cm">	 * ordering between register reads and DMA writes on the Altix.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">cnt</span><span class="o">++</span> <span class="o">&lt;</span> <span class="mi">200</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="n">valid</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">num</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">num</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">num</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ending_dma</span><span class="p">[</span><span class="n">num</span><span class="p">])</span> <span class="p">{</span>
				<span class="n">valid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">valid</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s(%s) : DMA incomplete</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
		       <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="n">dma_stat</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">bc_dev</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">IOC4_BC_DEV</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">bc_mem</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">IOC4_BC_MEM</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">bc_dev</span> <span class="o">&amp;</span> <span class="mh">0x01FF</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">bc_mem</span> <span class="o">&amp;</span> <span class="mh">0x1FF</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bc_dev</span> <span class="o">&gt;</span> <span class="n">bc_mem</span> <span class="o">+</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
			       <span class="s">&quot;%s(%s): WARNING!! byte_count_dev %d &quot;</span>
			       <span class="s">&quot;!= byte_count_mem %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">__func__</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">bc_dev</span><span class="p">,</span> <span class="n">bc_mem</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">dma_stat</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sgiioc4_set_dma_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/* Returns 1 if DMA IRQ issued, 0 otherwise */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sgiioc4_dma_test_irq</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sgiioc4_checkirq</span><span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sgiioc4_dma_host_set</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">on</span><span class="p">)</span>
		<span class="n">sgiioc4_clearirq</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sgiioc4_resetproc</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_cmd</span> <span class="o">*</span><span class="n">cmd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">cmd</span><span class="p">;</span>

	<span class="n">sgiioc4_dma_end</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="n">ide_dma_unmap_sg</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
	<span class="n">sgiioc4_clearirq</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sgiioc4_dma_lost_irq</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sgiioc4_resetproc</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>

	<span class="n">ide_dma_lost_irq</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">sgiioc4_read_status</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">io_ports</span><span class="p">.</span><span class="n">status_addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">readb</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">port</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">ATA_BUSY</span><span class="p">))</span> <span class="p">{</span>	<span class="cm">/* Not busy... check for interrupt */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">other_ir</span> <span class="o">=</span> <span class="n">port</span> <span class="o">-</span> <span class="mh">0x110</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">other_ir</span><span class="p">);</span>

		<span class="cm">/* Clear the Interrupt, Error bits on the IOC4 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intr_reg</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">writel</span><span class="p">(</span><span class="mh">0x03</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">other_ir</span><span class="p">);</span>
			<span class="n">intr_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">other_ir</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Creates a DMA map for the scatter-gather list entries */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ide_dma_sgiioc4</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span>
				     <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dma_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">+</span> <span class="n">IOC4_DMA_OFFSET</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_ports</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioc4_dma_regs</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">pad</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;    %s: MMIO-DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">dma_base</span><span class="p">,</span> <span class="n">num_ports</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s(%s) -- ERROR: addresses 0x%08lx to 0x%08lx &quot;</span>
		       <span class="s">&quot;already in use</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
		       <span class="n">dma_base</span><span class="p">,</span> <span class="n">dma_base</span> <span class="o">+</span> <span class="n">num_ports</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">io_ports</span><span class="p">.</span><span class="n">irq_addr</span> <span class="o">+</span>
			 <span class="n">IOC4_DMA_OFFSET</span><span class="p">;</span>

	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">sg_max_nents</span> <span class="o">=</span> <span class="n">IOC4_PRD_ENTRIES</span><span class="p">;</span>

	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">prd_max_nents</span> <span class="o">=</span> <span class="n">IOC4_PRD_ENTRIES</span><span class="p">;</span>
	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">prd_ent_size</span> <span class="o">=</span> <span class="n">IOC4_PRD_BYTES</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ide_allocate_dma_engine</span><span class="p">(</span><span class="n">hwif</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">dma_pci_alloc_failure</span><span class="p">;</span>

	<span class="n">pad</span> <span class="o">=</span> <span class="n">pci_alloc_consistent</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">IOC4_IDE_CACHELINE_SIZE</span><span class="p">,</span>
				   <span class="p">(</span><span class="n">dma_addr_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">extra_base</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pad</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ide_set_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="n">pad</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ide_release_dma_engine</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s(%s) -- ERROR: Unable to allocate DMA maps</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">__func__</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: changing from DMA to PIO mode&quot;</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>

<span class="nl">dma_pci_alloc_failure:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">dma_base</span><span class="p">,</span> <span class="n">num_ports</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Initializes the IOC4 DMA Engine */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sgiioc4_configure_for_dma</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma_direction</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ioc4_dma</span><span class="p">;</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dma_base</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioc4_dma_addr</span> <span class="o">=</span> <span class="n">dma_base</span> <span class="o">+</span> <span class="n">IOC4_DMA_CTRL</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dma_addr</span><span class="p">,</span> <span class="n">ending_dma_addr</span><span class="p">;</span>

	<span class="n">ioc4_dma</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioc4_dma_addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ioc4_dma</span> <span class="o">&amp;</span> <span class="n">IOC4_S_DMA_ACTIVE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s(%s): Warning!! DMA from previous &quot;</span>
		       <span class="s">&quot;transfer was still active</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">IOC4_S_DMA_STOP</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioc4_dma_addr</span><span class="p">);</span>
		<span class="n">ioc4_dma</span> <span class="o">=</span> <span class="n">sgiioc4_ide_dma_stop</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="n">dma_base</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ioc4_dma</span> <span class="o">&amp;</span> <span class="n">IOC4_S_DMA_STOP</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s(%s): IOC4 DMA STOP bit is &quot;</span>
			       <span class="s">&quot;still 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ioc4_dma</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioc4_dma_addr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ioc4_dma</span> <span class="o">&amp;</span> <span class="n">IOC4_S_DMA_ERROR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s(%s): Warning!! DMA Error during &quot;</span>
		       <span class="s">&quot;previous transfer, status 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">__func__</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ioc4_dma</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">IOC4_S_DMA_STOP</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioc4_dma_addr</span><span class="p">);</span>
		<span class="n">ioc4_dma</span> <span class="o">=</span> <span class="n">sgiioc4_ide_dma_stop</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="n">dma_base</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ioc4_dma</span> <span class="o">&amp;</span> <span class="n">IOC4_S_DMA_STOP</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s(%s): IOC4 DMA STOP bit is &quot;</span>
			       <span class="s">&quot;still 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Address of the Scatter Gather List */</span>
	<span class="n">dma_addr</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dmatable_dma</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">dma_addr</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">IOC4_DMA_PTR_L</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>

	<span class="cm">/* Address of the Ending DMA */</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IOC4_IDE_CACHELINE_SIZE</span><span class="p">);</span>
	<span class="n">ending_dma_addr</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">extra_base</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ending_dma_addr</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">dma_base</span> <span class="o">+</span>
						 <span class="n">IOC4_DMA_END_ADDR</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">dma_direction</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ioc4_dma_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* IOC4 Scatter Gather list Format					 */</span>
<span class="cm">/* 128 Bit entries to support 64 bit addresses in the future		 */</span>
<span class="cm">/* The Scatter Gather list Entry should be in the BIG-ENDIAN Format	 */</span>
<span class="cm">/* --------------------------------------------------------------------- */</span>
<span class="cm">/* | Upper 32 bits - Zero	    |		Lower 32 bits- address | */</span>
<span class="cm">/* --------------------------------------------------------------------- */</span>
<span class="cm">/* | Upper 32 bits - Zero	    |EOL| 15 unused     | 16 Bit Length| */</span>
<span class="cm">/* --------------------------------------------------------------------- */</span>
<span class="cm">/* Creates the scatter gather list, DMA Table				 */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sgiioc4_build_dmatable</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ide_cmd</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dmatable_cpu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">=</span> <span class="n">cmd</span><span class="o">-&gt;</span><span class="n">sg_nents</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">sg_table</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">i</span> <span class="o">&amp;&amp;</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dma_addr_t</span> <span class="n">cur_addr</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">cur_len</span><span class="p">;</span>
		<span class="n">cur_addr</span> <span class="o">=</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="n">cur_len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">cur_len</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">count</span><span class="o">++</span> <span class="o">&gt;=</span> <span class="n">IOC4_PRD_ENTRIES</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
				       <span class="s">&quot;%s: DMA table too small</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				       <span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
				<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">u32</span> <span class="n">bcount</span> <span class="o">=</span>
				    <span class="mh">0x10000</span> <span class="o">-</span> <span class="p">(</span><span class="n">cur_addr</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">bcount</span> <span class="o">&gt;</span> <span class="n">cur_len</span><span class="p">)</span>
					<span class="n">bcount</span> <span class="o">=</span> <span class="n">cur_len</span><span class="p">;</span>

				<span class="cm">/*</span>
<span class="cm">				 * Put the address, length in</span>
<span class="cm">				 * the IOC4 dma-table format</span>
<span class="cm">				 */</span>
				<span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
				<span class="n">table</span><span class="o">++</span><span class="p">;</span>
				<span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="n">cpu_to_be32</span><span class="p">(</span><span class="n">cur_addr</span><span class="p">);</span>
				<span class="n">table</span><span class="o">++</span><span class="p">;</span>
				<span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
				<span class="n">table</span><span class="o">++</span><span class="p">;</span>

				<span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="n">cpu_to_be32</span><span class="p">(</span><span class="n">bcount</span><span class="p">);</span>
				<span class="n">table</span><span class="o">++</span><span class="p">;</span>

				<span class="n">cur_addr</span> <span class="o">+=</span> <span class="n">bcount</span><span class="p">;</span>
				<span class="n">cur_len</span> <span class="o">-=</span> <span class="n">bcount</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">sg</span> <span class="o">=</span> <span class="n">sg_next</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="n">i</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">count</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">table</span><span class="o">--</span><span class="p">;</span>
		<span class="o">*</span><span class="n">table</span> <span class="o">|=</span> <span class="n">cpu_to_be32</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* revert to PIO for this request */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sgiioc4_dma_setup</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ide_cmd</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ddir</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">write</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">cmd</span><span class="o">-&gt;</span><span class="n">tf_flags</span> <span class="o">&amp;</span> <span class="n">IDE_TFLAG_WRITE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sgiioc4_build_dmatable</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">cmd</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="cm">/* try PIO instead of DMA */</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">write</span><span class="p">)</span>
		<span class="cm">/* Writes TO the IOC4 FROM Main Memory */</span>
		<span class="n">ddir</span> <span class="o">=</span> <span class="n">IOC4_DMA_READ</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="cm">/* Writes FROM the IOC4 TO Main Memory */</span>
		<span class="n">ddir</span> <span class="o">=</span> <span class="n">IOC4_DMA_WRITE</span><span class="p">;</span>

	<span class="n">sgiioc4_configure_for_dma</span><span class="p">(</span><span class="n">ddir</span><span class="p">,</span> <span class="n">drive</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_tp_ops</span> <span class="n">sgiioc4_tp_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">exec_command</span>		<span class="o">=</span> <span class="n">ide_exec_command</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_status</span>		<span class="o">=</span> <span class="n">sgiioc4_read_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_altstatus</span>		<span class="o">=</span> <span class="n">ide_read_altstatus</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_devctl</span>		<span class="o">=</span> <span class="n">ide_write_devctl</span><span class="p">,</span>

	<span class="p">.</span><span class="n">dev_select</span>		<span class="o">=</span> <span class="n">ide_dev_select</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tf_load</span>		<span class="o">=</span> <span class="n">ide_tf_load</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tf_read</span>		<span class="o">=</span> <span class="n">ide_tf_read</span><span class="p">,</span>

	<span class="p">.</span><span class="n">input_data</span>		<span class="o">=</span> <span class="n">ide_input_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">output_data</span>		<span class="o">=</span> <span class="n">ide_output_data</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">sgiioc4_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">sgiioc4_set_dma_mode</span><span class="p">,</span>
	<span class="cm">/* reset DMA engine, clear IRQs */</span>
	<span class="p">.</span><span class="n">resetproc</span>		<span class="o">=</span> <span class="n">sgiioc4_resetproc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_dma_ops</span> <span class="n">sgiioc4_dma_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dma_host_set</span>		<span class="o">=</span> <span class="n">sgiioc4_dma_host_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_setup</span>		<span class="o">=</span> <span class="n">sgiioc4_dma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_start</span>		<span class="o">=</span> <span class="n">sgiioc4_dma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_end</span>		<span class="o">=</span> <span class="n">sgiioc4_dma_end</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_test_irq</span>		<span class="o">=</span> <span class="n">sgiioc4_dma_test_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_lost_irq</span>		<span class="o">=</span> <span class="n">sgiioc4_dma_lost_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">sgiioc4_port_info</span> <span class="n">__devinitconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">chipset</span>		<span class="o">=</span> <span class="n">ide_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_dma</span>		<span class="o">=</span> <span class="n">ide_dma_sgiioc4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tp_ops</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">sgiioc4_tp_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sgiioc4_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sgiioc4_dma_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">host_flags</span>		<span class="o">=</span> <span class="n">IDE_HFLAG_MMIO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_flags</span>		<span class="o">=</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mwdma_mask</span>		<span class="o">=</span> <span class="n">ATA_MWDMA2_ONLY</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">sgiioc4_ide_setup_pci_device</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cmd_base</span><span class="p">,</span> <span class="n">irqport</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bar0</span><span class="p">,</span> <span class="n">cmd_phys_base</span><span class="p">,</span> <span class="n">ctl</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">virt_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ide_hw</span> <span class="n">hw</span><span class="p">,</span> <span class="o">*</span><span class="n">hws</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">hw</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* Get the CmdBlk and CtrlBlk base registers */</span>
	<span class="n">bar0</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">virt_base</span> <span class="o">=</span> <span class="n">pci_ioremap_bar</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">virt_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: Unable to remap BAR 0 address: 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">DRV_NAME</span><span class="p">,</span> <span class="n">bar0</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">cmd_base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">virt_base</span> <span class="o">+</span> <span class="n">IOC4_CMD_OFFSET</span><span class="p">;</span>
	<span class="n">ctl</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">virt_base</span> <span class="o">+</span> <span class="n">IOC4_CTRL_OFFSET</span><span class="p">;</span>
	<span class="n">irqport</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">virt_base</span> <span class="o">+</span> <span class="n">IOC4_INTR_OFFSET</span><span class="p">;</span>

	<span class="n">cmd_phys_base</span> <span class="o">=</span> <span class="n">bar0</span> <span class="o">+</span> <span class="n">IOC4_CMD_OFFSET</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">cmd_phys_base</span><span class="p">,</span> <span class="n">IOC4_CMD_CTL_BLK_SIZE</span><span class="p">,</span>
			       <span class="n">DRV_NAME</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s %s -- ERROR: addresses 0x%08lx to 0x%08lx &quot;</span>
		       <span class="s">&quot;already in use</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span>
		       <span class="n">cmd_phys_base</span><span class="p">,</span> <span class="n">cmd_phys_base</span> <span class="o">+</span> <span class="n">IOC4_CMD_CTL_BLK_SIZE</span><span class="p">);</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">req_mem_rgn_err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize the IO registers */</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hw</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">sgiioc4_init_hwif_ports</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hw</span><span class="p">,</span> <span class="n">cmd_base</span><span class="p">,</span> <span class="n">ctl</span><span class="p">,</span> <span class="n">irqport</span><span class="p">);</span>
	<span class="n">hw</span><span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">hw</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* Initialize chipset IRQ registers */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x03</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">irqport</span> <span class="o">+</span> <span class="n">IOC4_INTR_SET</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ide_host_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sgiioc4_port_info</span><span class="p">,</span> <span class="n">hws</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">cmd_phys_base</span><span class="p">,</span> <span class="n">IOC4_CMD_CTL_BLK_SIZE</span><span class="p">);</span>
<span class="nl">req_mem_rgn_err:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">virt_base</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pci_init_sgiioc4</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: IDE controller at PCI slot %s, revision %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">DRV_NAME</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">&lt;</span> <span class="n">IOC4_SUPPORTED_FIRMWARE_REV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Skipping %s IDE controller in slot %s: &quot;</span>
				<span class="s">&quot;firmware is obsolete - please upgrade to &quot;</span>
				<span class="s">&quot;revision46 or higher</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">DRV_NAME</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">sgiioc4_ide_setup_pci_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ioc4_ide_attach_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">ioc4_driver_data</span> <span class="o">*</span><span class="n">idd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * PCI-RT does not bring out IDE connection.</span>
<span class="cm">	 * Do not attach to this particular IOC4.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idd</span><span class="o">-&gt;</span><span class="n">idd_variant</span> <span class="o">==</span> <span class="n">IOC4_VARIANT_PCI_RT</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">pci_init_sgiioc4</span><span class="p">(</span><span class="n">idd</span><span class="o">-&gt;</span><span class="n">idd_pdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ioc4_submodule</span> <span class="n">__devinitdata</span> <span class="n">ioc4_ide_submodule</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">is_name</span> <span class="o">=</span> <span class="s">&quot;IOC4_ide&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_probe</span> <span class="o">=</span> <span class="n">ioc4_ide_attach_one</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ioc4_ide_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioc4_register_submodule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioc4_ide_submodule</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">late_initcall</span><span class="p">(</span><span class="n">ioc4_ide_init</span><span class="p">);</span> <span class="cm">/* Call only after IDE init is done */</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Aniket Malatpure/Jeremy Higdon&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;IDE PCI driver module for SGI IOC4 Base-IO Card&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
