
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/ch_intrinsics/.Xil/Vivado-19760-lazarus/dcp/memset.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/ch_intrinsics/.Xil/Vivado-19760-lazarus/dcp/memset.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1169.465 ; gain = 8.000 ; free physical = 9496 ; free virtual = 30228
Restored from archive | CPU: 0.050000 secs | Memory: 0.402832 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1169.465 ; gain = 8.000 ; free physical = 9496 ; free virtual = 30228
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1169.465 ; gain = 359.938 ; free physical = 9501 ; free virtual = 30227
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:15:42 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : memset
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: FSM_sequential_cur_state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FSM_sequential_cur_state_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FSM_sequential_cur_state_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FSM_sequential_cur_state_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.482      -15.235                     75                   83        0.161        0.000                      0                   83       -0.349       -1.742                       9                    88  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.482      -15.235                     75                   83        0.161        0.000                      0                   83       -0.349       -1.742                       9                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           75  Failing Endpoints,  Worst Slack       -0.482ns,  Total Violation      -15.235ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            9  Failing Endpoints,  Worst Slack       -0.349ns,  Total Violation       -1.742ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.789ns (54.220%)  route 0.666ns (45.780%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     4.316    clk_IBUF_BUFG
    SLICE_X0Y98                                                       r  tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.216     4.532 f  tmp_reg[2]/Q
                         net (fo=1, routed)           0.502     5.033    tmp[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.043     5.076 r  exitcond_i_16/O
                         net (fo=1, routed)           0.000     5.076    n_2_exitcond_i_16
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.327 r  exitcond_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.327    n_2_exitcond_reg_i_8
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.376 r  exitcond_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.376    n_2_exitcond_reg_i_4
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.483 r  exitcond_reg_i_2/CO[2]
                         net (fo=1, routed)           0.164     5.648    n_3_exitcond_reg_i_2
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.123     5.771 r  exitcond_i_1/O
                         net (fo=1, routed)           0.000     5.771    n_2_exitcond_i_1
    SLICE_X1Y96          FDRE                                         r  exitcond_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  exitcond_reg/C
                         clock pessimism              0.317     5.293    
                         clock uncertainty           -0.035     5.257    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.032     5.289    exitcond_reg
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                 -0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 exitcond_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.181%)  route 0.236ns (64.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.722     1.977    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  exitcond_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.100     2.077 f  exitcond_reg/Q
                         net (fo=2, routed)           0.236     2.313    exitcond
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.028     2.341 r  FSM_sequential_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.341    n_2_FSM_sequential_cur_state[1]_i_1
    SLICE_X0Y104         FDRE                                         r  FSM_sequential_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.893     2.389    clk_IBUF_BUFG
    SLICE_X0Y104                                                      r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism             -0.268     2.120    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.060     2.180    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 0.5 }
Period:             1.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            1.349     1.000   -0.349  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.674     0.500   -0.174  SLICE_X2Y208   memtroll/_str/mem_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.674     0.500   -0.174  SLICE_X2Y203   memtroll/_str/mem_reg_0_31_0_0/SP/CLK



report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1764.969 ; gain = 595.504 ; free physical = 9073 ; free virtual = 29799
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:15:42 2015...
