#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; QuadDec_L_Cnt16_CounterUDB
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST

; QuadDec_R_Cnt16_CounterUDB
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST

; UART_1_TXInternalInterrupt
UART_1_TXInternalInterrupt__ES2_PATCH EQU 0
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_1_TXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; QuadDec_L_bQuadDec
QuadDec_L_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_L_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
QuadDec_L_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_L_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_L_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_L_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_L_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_L_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_L_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_L_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
QuadDec_L_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_L_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_L_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_L_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_L_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_L_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

; QuadDec_R_bQuadDec
QuadDec_R_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_R_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
QuadDec_R_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_R_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_R_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_R_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_R_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_R_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_R_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_R_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
QuadDec_R_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_R_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_R_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_R_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_R_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_R_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

; LIN_1_UART_BUART
LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
LIN_1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
LIN_1_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
LIN_1_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
LIN_1_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
LIN_1_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
LIN_1_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
LIN_1_UART_BUART_sRX_RxSts__3__POS EQU 3
LIN_1_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
LIN_1_UART_BUART_sRX_RxSts__4__POS EQU 4
LIN_1_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
LIN_1_UART_BUART_sRX_RxSts__5__POS EQU 5
LIN_1_UART_BUART_sRX_RxSts__MASK EQU 0x38
LIN_1_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
LIN_1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LIN_1_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
LIN_1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
LIN_1_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
LIN_1_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
LIN_1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
LIN_1_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
LIN_1_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
LIN_1_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LIN_1_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LIN_1_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
LIN_1_UART_BUART_sTX_TxSts__0__POS EQU 0
LIN_1_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
LIN_1_UART_BUART_sTX_TxSts__1__POS EQU 1
LIN_1_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
LIN_1_UART_BUART_sTX_TxSts__2__POS EQU 2
LIN_1_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
LIN_1_UART_BUART_sTX_TxSts__3__POS EQU 3
LIN_1_UART_BUART_sTX_TxSts__MASK EQU 0x0F
LIN_1_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
LIN_1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
LIN_1_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; LIN_1_BLIN_ISR
LIN_1_BLIN_ISR__ES2_PATCH EQU 0
LIN_1_BLIN_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
LIN_1_BLIN_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
LIN_1_BLIN_ISR__INTC_MASK EQU 0x01
LIN_1_BLIN_ISR__INTC_NUMBER EQU 0
LIN_1_BLIN_ISR__INTC_PRIOR_NUM EQU 7
LIN_1_BLIN_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
LIN_1_BLIN_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
LIN_1_BLIN_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
LIN_1_BLIN_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; LIN_1_UART_ISR
LIN_1_UART_ISR__ES2_PATCH EQU 0
LIN_1_UART_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
LIN_1_UART_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
LIN_1_UART_ISR__INTC_MASK EQU 0x02
LIN_1_UART_ISR__INTC_NUMBER EQU 1
LIN_1_UART_ISR__INTC_PRIOR_NUM EQU 7
LIN_1_UART_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
LIN_1_UART_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
LIN_1_UART_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
LIN_1_UART_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; limit_center
limit_center__0__MASK EQU 0x01
limit_center__0__PC EQU CYREG_PRT2_PC0
limit_center__0__PORT EQU 2
limit_center__0__SHIFT EQU 0
limit_center__AG EQU CYREG_PRT2_AG
limit_center__AMUX EQU CYREG_PRT2_AMUX
limit_center__BIE EQU CYREG_PRT2_BIE
limit_center__BIT_MASK EQU CYREG_PRT2_BIT_MASK
limit_center__BYP EQU CYREG_PRT2_BYP
limit_center__CTL EQU CYREG_PRT2_CTL
limit_center__DM0 EQU CYREG_PRT2_DM0
limit_center__DM1 EQU CYREG_PRT2_DM1
limit_center__DM2 EQU CYREG_PRT2_DM2
limit_center__DR EQU CYREG_PRT2_DR
limit_center__INP_DIS EQU CYREG_PRT2_INP_DIS
limit_center__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
limit_center__LCD_EN EQU CYREG_PRT2_LCD_EN
limit_center__MASK EQU 0x01
limit_center__PORT EQU 2
limit_center__PRT EQU CYREG_PRT2_PRT
limit_center__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
limit_center__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
limit_center__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
limit_center__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
limit_center__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
limit_center__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
limit_center__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
limit_center__PS EQU CYREG_PRT2_PS
limit_center__SHIFT EQU 0
limit_center__SLW EQU CYREG_PRT2_SLW

; LIN_1_IntClk
LIN_1_IntClk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
LIN_1_IntClk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
LIN_1_IntClk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
LIN_1_IntClk__CFG2_SRC_SEL_MASK EQU 0x07
LIN_1_IntClk__INDEX EQU 0x01
LIN_1_IntClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LIN_1_IntClk__PM_ACT_MSK EQU 0x02
LIN_1_IntClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LIN_1_IntClk__PM_STBY_MSK EQU 0x02

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; PWM_2_PWMUDB
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
PWM_2_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_2_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_2_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

; UART_1_BUART
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1

; limit_right
limit_right__0__MASK EQU 0x10
limit_right__0__PC EQU CYREG_PRT6_PC4
limit_right__0__PORT EQU 6
limit_right__0__SHIFT EQU 4
limit_right__AG EQU CYREG_PRT6_AG
limit_right__AMUX EQU CYREG_PRT6_AMUX
limit_right__BIE EQU CYREG_PRT6_BIE
limit_right__BIT_MASK EQU CYREG_PRT6_BIT_MASK
limit_right__BYP EQU CYREG_PRT6_BYP
limit_right__CTL EQU CYREG_PRT6_CTL
limit_right__DM0 EQU CYREG_PRT6_DM0
limit_right__DM1 EQU CYREG_PRT6_DM1
limit_right__DM2 EQU CYREG_PRT6_DM2
limit_right__DR EQU CYREG_PRT6_DR
limit_right__INP_DIS EQU CYREG_PRT6_INP_DIS
limit_right__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
limit_right__LCD_EN EQU CYREG_PRT6_LCD_EN
limit_right__MASK EQU 0x10
limit_right__PORT EQU 6
limit_right__PRT EQU CYREG_PRT6_PRT
limit_right__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
limit_right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
limit_right__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
limit_right__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
limit_right__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
limit_right__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
limit_right__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
limit_right__PS EQU CYREG_PRT6_PS
limit_right__SHIFT EQU 4
limit_right__SLW EQU CYREG_PRT6_SLW

; limit_left
limit_left__0__MASK EQU 0x40
limit_left__0__PC EQU CYREG_PRT6_PC6
limit_left__0__PORT EQU 6
limit_left__0__SHIFT EQU 6
limit_left__AG EQU CYREG_PRT6_AG
limit_left__AMUX EQU CYREG_PRT6_AMUX
limit_left__BIE EQU CYREG_PRT6_BIE
limit_left__BIT_MASK EQU CYREG_PRT6_BIT_MASK
limit_left__BYP EQU CYREG_PRT6_BYP
limit_left__CTL EQU CYREG_PRT6_CTL
limit_left__DM0 EQU CYREG_PRT6_DM0
limit_left__DM1 EQU CYREG_PRT6_DM1
limit_left__DM2 EQU CYREG_PRT6_DM2
limit_left__DR EQU CYREG_PRT6_DR
limit_left__INP_DIS EQU CYREG_PRT6_INP_DIS
limit_left__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
limit_left__LCD_EN EQU CYREG_PRT6_LCD_EN
limit_left__MASK EQU 0x40
limit_left__PORT EQU 6
limit_left__PRT EQU CYREG_PRT6_PRT
limit_left__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
limit_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
limit_left__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
limit_left__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
limit_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
limit_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
limit_left__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
limit_left__PS EQU CYREG_PRT6_PS
limit_left__SHIFT EQU 6
limit_left__SLW EQU CYREG_PRT6_SLW

; LIN_1_bLIN
LIN_1_bLIN_CtrlReg__0__MASK EQU 0x01
LIN_1_bLIN_CtrlReg__0__POS EQU 0
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_bLIN_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_bLIN_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LIN_1_bLIN_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_bLIN_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_bLIN_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_bLIN_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LIN_1_bLIN_CtrlReg__1__MASK EQU 0x02
LIN_1_bLIN_CtrlReg__1__POS EQU 1
LIN_1_bLIN_CtrlReg__2__MASK EQU 0x04
LIN_1_bLIN_CtrlReg__2__POS EQU 2
LIN_1_bLIN_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LIN_1_bLIN_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
LIN_1_bLIN_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LIN_1_bLIN_CtrlReg__COUNT_REG EQU CYREG_B0_UDB10_CTL
LIN_1_bLIN_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LIN_1_bLIN_CtrlReg__MASK EQU 0x07
LIN_1_bLIN_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_bLIN_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
LIN_1_bLIN_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_REG EQU CYREG_B0_UDB10_A0
LIN_1_bLIN_InactFSM_BusInactDp_u0__A1_REG EQU CYREG_B0_UDB10_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_REG EQU CYREG_B0_UDB10_D0
LIN_1_bLIN_InactFSM_BusInactDp_u0__D1_REG EQU CYREG_B0_UDB10_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_REG EQU CYREG_B0_UDB10_F0
LIN_1_bLIN_InactFSM_BusInactDp_u0__F1_REG EQU CYREG_B0_UDB10_F1
LIN_1_bLIN_InactFSM_BusInactDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LIN_1_bLIN_LINDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
LIN_1_bLIN_LINDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
LIN_1_bLIN_LINDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
LIN_1_bLIN_LINDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
LIN_1_bLIN_LINDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LIN_1_bLIN_LINDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
LIN_1_bLIN_LINDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
LIN_1_bLIN_LINDp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
LIN_1_bLIN_LINDp_u0__A0_REG EQU CYREG_B0_UDB13_A0
LIN_1_bLIN_LINDp_u0__A1_REG EQU CYREG_B0_UDB13_A1
LIN_1_bLIN_LINDp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
LIN_1_bLIN_LINDp_u0__D0_REG EQU CYREG_B0_UDB13_D0
LIN_1_bLIN_LINDp_u0__D1_REG EQU CYREG_B0_UDB13_D1
LIN_1_bLIN_LINDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LIN_1_bLIN_LINDp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
LIN_1_bLIN_LINDp_u0__F0_REG EQU CYREG_B0_UDB13_F0
LIN_1_bLIN_LINDp_u0__F1_REG EQU CYREG_B0_UDB13_F1
LIN_1_bLIN_StsReg__0__MASK EQU 0x01
LIN_1_bLIN_StsReg__0__POS EQU 0
LIN_1_bLIN_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LIN_1_bLIN_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
LIN_1_bLIN_StsReg__1__MASK EQU 0x02
LIN_1_bLIN_StsReg__1__POS EQU 1
LIN_1_bLIN_StsReg__2__MASK EQU 0x04
LIN_1_bLIN_StsReg__2__POS EQU 2
LIN_1_bLIN_StsReg__3__MASK EQU 0x08
LIN_1_bLIN_StsReg__3__POS EQU 3
LIN_1_bLIN_StsReg__MASK EQU 0x0F
LIN_1_bLIN_StsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
LIN_1_bLIN_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LIN_1_bLIN_StsReg__STATUS_REG EQU CYREG_B0_UDB13_ST

; Motor_1_A
Motor_1_A__0__MASK EQU 0x20
Motor_1_A__0__PC EQU CYREG_PRT4_PC5
Motor_1_A__0__PORT EQU 4
Motor_1_A__0__SHIFT EQU 5
Motor_1_A__AG EQU CYREG_PRT4_AG
Motor_1_A__AMUX EQU CYREG_PRT4_AMUX
Motor_1_A__BIE EQU CYREG_PRT4_BIE
Motor_1_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Motor_1_A__BYP EQU CYREG_PRT4_BYP
Motor_1_A__CTL EQU CYREG_PRT4_CTL
Motor_1_A__DM0 EQU CYREG_PRT4_DM0
Motor_1_A__DM1 EQU CYREG_PRT4_DM1
Motor_1_A__DM2 EQU CYREG_PRT4_DM2
Motor_1_A__DR EQU CYREG_PRT4_DR
Motor_1_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Motor_1_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Motor_1_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Motor_1_A__MASK EQU 0x20
Motor_1_A__PORT EQU 4
Motor_1_A__PRT EQU CYREG_PRT4_PRT
Motor_1_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Motor_1_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Motor_1_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Motor_1_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Motor_1_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Motor_1_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Motor_1_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Motor_1_A__PS EQU CYREG_PRT4_PS
Motor_1_A__SHIFT EQU 5
Motor_1_A__SLW EQU CYREG_PRT4_SLW

; Motor_1_B
Motor_1_B__0__MASK EQU 0x10
Motor_1_B__0__PC EQU CYREG_PRT4_PC4
Motor_1_B__0__PORT EQU 4
Motor_1_B__0__SHIFT EQU 4
Motor_1_B__AG EQU CYREG_PRT4_AG
Motor_1_B__AMUX EQU CYREG_PRT4_AMUX
Motor_1_B__BIE EQU CYREG_PRT4_BIE
Motor_1_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Motor_1_B__BYP EQU CYREG_PRT4_BYP
Motor_1_B__CTL EQU CYREG_PRT4_CTL
Motor_1_B__DM0 EQU CYREG_PRT4_DM0
Motor_1_B__DM1 EQU CYREG_PRT4_DM1
Motor_1_B__DM2 EQU CYREG_PRT4_DM2
Motor_1_B__DR EQU CYREG_PRT4_DR
Motor_1_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Motor_1_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Motor_1_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Motor_1_B__MASK EQU 0x10
Motor_1_B__PORT EQU 4
Motor_1_B__PRT EQU CYREG_PRT4_PRT
Motor_1_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Motor_1_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Motor_1_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Motor_1_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Motor_1_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Motor_1_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Motor_1_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Motor_1_B__PS EQU CYREG_PRT4_PS
Motor_1_B__SHIFT EQU 4
Motor_1_B__SLW EQU CYREG_PRT4_SLW

; Motor_2_A
Motor_2_A__0__MASK EQU 0x08
Motor_2_A__0__PC EQU CYREG_PRT4_PC3
Motor_2_A__0__PORT EQU 4
Motor_2_A__0__SHIFT EQU 3
Motor_2_A__AG EQU CYREG_PRT4_AG
Motor_2_A__AMUX EQU CYREG_PRT4_AMUX
Motor_2_A__BIE EQU CYREG_PRT4_BIE
Motor_2_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Motor_2_A__BYP EQU CYREG_PRT4_BYP
Motor_2_A__CTL EQU CYREG_PRT4_CTL
Motor_2_A__DM0 EQU CYREG_PRT4_DM0
Motor_2_A__DM1 EQU CYREG_PRT4_DM1
Motor_2_A__DM2 EQU CYREG_PRT4_DM2
Motor_2_A__DR EQU CYREG_PRT4_DR
Motor_2_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Motor_2_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Motor_2_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Motor_2_A__MASK EQU 0x08
Motor_2_A__PORT EQU 4
Motor_2_A__PRT EQU CYREG_PRT4_PRT
Motor_2_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Motor_2_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Motor_2_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Motor_2_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Motor_2_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Motor_2_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Motor_2_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Motor_2_A__PS EQU CYREG_PRT4_PS
Motor_2_A__SHIFT EQU 3
Motor_2_A__SLW EQU CYREG_PRT4_SLW

; Motor_2_B
Motor_2_B__0__MASK EQU 0x04
Motor_2_B__0__PC EQU CYREG_PRT4_PC2
Motor_2_B__0__PORT EQU 4
Motor_2_B__0__SHIFT EQU 2
Motor_2_B__AG EQU CYREG_PRT4_AG
Motor_2_B__AMUX EQU CYREG_PRT4_AMUX
Motor_2_B__BIE EQU CYREG_PRT4_BIE
Motor_2_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Motor_2_B__BYP EQU CYREG_PRT4_BYP
Motor_2_B__CTL EQU CYREG_PRT4_CTL
Motor_2_B__DM0 EQU CYREG_PRT4_DM0
Motor_2_B__DM1 EQU CYREG_PRT4_DM1
Motor_2_B__DM2 EQU CYREG_PRT4_DM2
Motor_2_B__DR EQU CYREG_PRT4_DR
Motor_2_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Motor_2_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Motor_2_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Motor_2_B__MASK EQU 0x04
Motor_2_B__PORT EQU 4
Motor_2_B__PRT EQU CYREG_PRT4_PRT
Motor_2_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Motor_2_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Motor_2_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Motor_2_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Motor_2_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Motor_2_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Motor_2_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Motor_2_B__PS EQU CYREG_PRT4_PS
Motor_2_B__SHIFT EQU 2
Motor_2_B__SLW EQU CYREG_PRT4_SLW

; rori_L_A
rori_L_A__0__MASK EQU 0x01
rori_L_A__0__PC EQU CYREG_PRT0_PC0
rori_L_A__0__PORT EQU 0
rori_L_A__0__SHIFT EQU 0
rori_L_A__AG EQU CYREG_PRT0_AG
rori_L_A__AMUX EQU CYREG_PRT0_AMUX
rori_L_A__BIE EQU CYREG_PRT0_BIE
rori_L_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
rori_L_A__BYP EQU CYREG_PRT0_BYP
rori_L_A__CTL EQU CYREG_PRT0_CTL
rori_L_A__DM0 EQU CYREG_PRT0_DM0
rori_L_A__DM1 EQU CYREG_PRT0_DM1
rori_L_A__DM2 EQU CYREG_PRT0_DM2
rori_L_A__DR EQU CYREG_PRT0_DR
rori_L_A__INP_DIS EQU CYREG_PRT0_INP_DIS
rori_L_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
rori_L_A__LCD_EN EQU CYREG_PRT0_LCD_EN
rori_L_A__MASK EQU 0x01
rori_L_A__PORT EQU 0
rori_L_A__PRT EQU CYREG_PRT0_PRT
rori_L_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
rori_L_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
rori_L_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
rori_L_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
rori_L_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
rori_L_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
rori_L_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
rori_L_A__PS EQU CYREG_PRT0_PS
rori_L_A__SHIFT EQU 0
rori_L_A__SLW EQU CYREG_PRT0_SLW

; rori_L_B
rori_L_B__0__MASK EQU 0x02
rori_L_B__0__PC EQU CYREG_PRT0_PC1
rori_L_B__0__PORT EQU 0
rori_L_B__0__SHIFT EQU 1
rori_L_B__AG EQU CYREG_PRT0_AG
rori_L_B__AMUX EQU CYREG_PRT0_AMUX
rori_L_B__BIE EQU CYREG_PRT0_BIE
rori_L_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
rori_L_B__BYP EQU CYREG_PRT0_BYP
rori_L_B__CTL EQU CYREG_PRT0_CTL
rori_L_B__DM0 EQU CYREG_PRT0_DM0
rori_L_B__DM1 EQU CYREG_PRT0_DM1
rori_L_B__DM2 EQU CYREG_PRT0_DM2
rori_L_B__DR EQU CYREG_PRT0_DR
rori_L_B__INP_DIS EQU CYREG_PRT0_INP_DIS
rori_L_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
rori_L_B__LCD_EN EQU CYREG_PRT0_LCD_EN
rori_L_B__MASK EQU 0x02
rori_L_B__PORT EQU 0
rori_L_B__PRT EQU CYREG_PRT0_PRT
rori_L_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
rori_L_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
rori_L_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
rori_L_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
rori_L_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
rori_L_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
rori_L_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
rori_L_B__PS EQU CYREG_PRT0_PS
rori_L_B__SHIFT EQU 1
rori_L_B__SLW EQU CYREG_PRT0_SLW

; rori_L_i
rori_L_i__0__MASK EQU 0x04
rori_L_i__0__PC EQU CYREG_PRT0_PC2
rori_L_i__0__PORT EQU 0
rori_L_i__0__SHIFT EQU 2
rori_L_i__AG EQU CYREG_PRT0_AG
rori_L_i__AMUX EQU CYREG_PRT0_AMUX
rori_L_i__BIE EQU CYREG_PRT0_BIE
rori_L_i__BIT_MASK EQU CYREG_PRT0_BIT_MASK
rori_L_i__BYP EQU CYREG_PRT0_BYP
rori_L_i__CTL EQU CYREG_PRT0_CTL
rori_L_i__DM0 EQU CYREG_PRT0_DM0
rori_L_i__DM1 EQU CYREG_PRT0_DM1
rori_L_i__DM2 EQU CYREG_PRT0_DM2
rori_L_i__DR EQU CYREG_PRT0_DR
rori_L_i__INP_DIS EQU CYREG_PRT0_INP_DIS
rori_L_i__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
rori_L_i__LCD_EN EQU CYREG_PRT0_LCD_EN
rori_L_i__MASK EQU 0x04
rori_L_i__PORT EQU 0
rori_L_i__PRT EQU CYREG_PRT0_PRT
rori_L_i__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
rori_L_i__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
rori_L_i__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
rori_L_i__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
rori_L_i__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
rori_L_i__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
rori_L_i__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
rori_L_i__PS EQU CYREG_PRT0_PS
rori_L_i__SHIFT EQU 2
rori_L_i__SLW EQU CYREG_PRT0_SLW

; rori_R_A
rori_R_A__0__MASK EQU 0x08
rori_R_A__0__PC EQU CYREG_PRT0_PC3
rori_R_A__0__PORT EQU 0
rori_R_A__0__SHIFT EQU 3
rori_R_A__AG EQU CYREG_PRT0_AG
rori_R_A__AMUX EQU CYREG_PRT0_AMUX
rori_R_A__BIE EQU CYREG_PRT0_BIE
rori_R_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
rori_R_A__BYP EQU CYREG_PRT0_BYP
rori_R_A__CTL EQU CYREG_PRT0_CTL
rori_R_A__DM0 EQU CYREG_PRT0_DM0
rori_R_A__DM1 EQU CYREG_PRT0_DM1
rori_R_A__DM2 EQU CYREG_PRT0_DM2
rori_R_A__DR EQU CYREG_PRT0_DR
rori_R_A__INP_DIS EQU CYREG_PRT0_INP_DIS
rori_R_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
rori_R_A__LCD_EN EQU CYREG_PRT0_LCD_EN
rori_R_A__MASK EQU 0x08
rori_R_A__PORT EQU 0
rori_R_A__PRT EQU CYREG_PRT0_PRT
rori_R_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
rori_R_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
rori_R_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
rori_R_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
rori_R_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
rori_R_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
rori_R_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
rori_R_A__PS EQU CYREG_PRT0_PS
rori_R_A__SHIFT EQU 3
rori_R_A__SLW EQU CYREG_PRT0_SLW

; rori_R_B
rori_R_B__0__MASK EQU 0x10
rori_R_B__0__PC EQU CYREG_PRT0_PC4
rori_R_B__0__PORT EQU 0
rori_R_B__0__SHIFT EQU 4
rori_R_B__AG EQU CYREG_PRT0_AG
rori_R_B__AMUX EQU CYREG_PRT0_AMUX
rori_R_B__BIE EQU CYREG_PRT0_BIE
rori_R_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
rori_R_B__BYP EQU CYREG_PRT0_BYP
rori_R_B__CTL EQU CYREG_PRT0_CTL
rori_R_B__DM0 EQU CYREG_PRT0_DM0
rori_R_B__DM1 EQU CYREG_PRT0_DM1
rori_R_B__DM2 EQU CYREG_PRT0_DM2
rori_R_B__DR EQU CYREG_PRT0_DR
rori_R_B__INP_DIS EQU CYREG_PRT0_INP_DIS
rori_R_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
rori_R_B__LCD_EN EQU CYREG_PRT0_LCD_EN
rori_R_B__MASK EQU 0x10
rori_R_B__PORT EQU 0
rori_R_B__PRT EQU CYREG_PRT0_PRT
rori_R_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
rori_R_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
rori_R_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
rori_R_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
rori_R_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
rori_R_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
rori_R_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
rori_R_B__PS EQU CYREG_PRT0_PS
rori_R_B__SHIFT EQU 4
rori_R_B__SLW EQU CYREG_PRT0_SLW

; rori_R_i
rori_R_i__0__MASK EQU 0x20
rori_R_i__0__PC EQU CYREG_PRT0_PC5
rori_R_i__0__PORT EQU 0
rori_R_i__0__SHIFT EQU 5
rori_R_i__AG EQU CYREG_PRT0_AG
rori_R_i__AMUX EQU CYREG_PRT0_AMUX
rori_R_i__BIE EQU CYREG_PRT0_BIE
rori_R_i__BIT_MASK EQU CYREG_PRT0_BIT_MASK
rori_R_i__BYP EQU CYREG_PRT0_BYP
rori_R_i__CTL EQU CYREG_PRT0_CTL
rori_R_i__DM0 EQU CYREG_PRT0_DM0
rori_R_i__DM1 EQU CYREG_PRT0_DM1
rori_R_i__DM2 EQU CYREG_PRT0_DM2
rori_R_i__DR EQU CYREG_PRT0_DR
rori_R_i__INP_DIS EQU CYREG_PRT0_INP_DIS
rori_R_i__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
rori_R_i__LCD_EN EQU CYREG_PRT0_LCD_EN
rori_R_i__MASK EQU 0x20
rori_R_i__PORT EQU 0
rori_R_i__PRT EQU CYREG_PRT0_PRT
rori_R_i__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
rori_R_i__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
rori_R_i__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
rori_R_i__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
rori_R_i__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
rori_R_i__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
rori_R_i__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
rori_R_i__PS EQU CYREG_PRT0_PS
rori_R_i__SHIFT EQU 5
rori_R_i__SLW EQU CYREG_PRT0_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x01

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x04
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x10
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x10

; L_RXD_1
L_RXD_1__0__MASK EQU 0x02
L_RXD_1__0__PC EQU CYREG_PRT5_PC1
L_RXD_1__0__PORT EQU 5
L_RXD_1__0__SHIFT EQU 1
L_RXD_1__AG EQU CYREG_PRT5_AG
L_RXD_1__AMUX EQU CYREG_PRT5_AMUX
L_RXD_1__BIE EQU CYREG_PRT5_BIE
L_RXD_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
L_RXD_1__BYP EQU CYREG_PRT5_BYP
L_RXD_1__CTL EQU CYREG_PRT5_CTL
L_RXD_1__DM0 EQU CYREG_PRT5_DM0
L_RXD_1__DM1 EQU CYREG_PRT5_DM1
L_RXD_1__DM2 EQU CYREG_PRT5_DM2
L_RXD_1__DR EQU CYREG_PRT5_DR
L_RXD_1__INP_DIS EQU CYREG_PRT5_INP_DIS
L_RXD_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
L_RXD_1__LCD_EN EQU CYREG_PRT5_LCD_EN
L_RXD_1__MASK EQU 0x02
L_RXD_1__PORT EQU 5
L_RXD_1__PRT EQU CYREG_PRT5_PRT
L_RXD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
L_RXD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
L_RXD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
L_RXD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
L_RXD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
L_RXD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
L_RXD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
L_RXD_1__PS EQU CYREG_PRT5_PS
L_RXD_1__SHIFT EQU 1
L_RXD_1__SLW EQU CYREG_PRT5_SLW

; L_TXD_1
L_TXD_1__0__MASK EQU 0x04
L_TXD_1__0__PC EQU CYREG_PRT5_PC2
L_TXD_1__0__PORT EQU 5
L_TXD_1__0__SHIFT EQU 2
L_TXD_1__AG EQU CYREG_PRT5_AG
L_TXD_1__AMUX EQU CYREG_PRT5_AMUX
L_TXD_1__BIE EQU CYREG_PRT5_BIE
L_TXD_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
L_TXD_1__BYP EQU CYREG_PRT5_BYP
L_TXD_1__CTL EQU CYREG_PRT5_CTL
L_TXD_1__DM0 EQU CYREG_PRT5_DM0
L_TXD_1__DM1 EQU CYREG_PRT5_DM1
L_TXD_1__DM2 EQU CYREG_PRT5_DM2
L_TXD_1__DR EQU CYREG_PRT5_DR
L_TXD_1__INP_DIS EQU CYREG_PRT5_INP_DIS
L_TXD_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
L_TXD_1__LCD_EN EQU CYREG_PRT5_LCD_EN
L_TXD_1__MASK EQU 0x04
L_TXD_1__PORT EQU 5
L_TXD_1__PRT EQU CYREG_PRT5_PRT
L_TXD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
L_TXD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
L_TXD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
L_TXD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
L_TXD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
L_TXD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
L_TXD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
L_TXD_1__PS EQU CYREG_PRT5_PS
L_TXD_1__SHIFT EQU 2
L_TXD_1__SLW EQU CYREG_PRT5_SLW

; isr_1
isr_1__ES2_PATCH EQU 0
isr_1__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_1__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_1__INTC_MASK EQU 0x08
isr_1__INTC_NUMBER EQU 3
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR3
isr_1__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_1__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_1__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x06)

; Tx_1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT2_PC1
Tx_1__0__PORT EQU 2
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT2_AG
Tx_1__AMUX EQU CYREG_PRT2_AMUX
Tx_1__BIE EQU CYREG_PRT2_BIE
Tx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_1__BYP EQU CYREG_PRT2_BYP
Tx_1__CTL EQU CYREG_PRT2_CTL
Tx_1__DM0 EQU CYREG_PRT2_DM0
Tx_1__DM1 EQU CYREG_PRT2_DM1
Tx_1__DM2 EQU CYREG_PRT2_DM2
Tx_1__DR EQU CYREG_PRT2_DR
Tx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 2
Tx_1__PRT EQU CYREG_PRT2_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_1__PS EQU CYREG_PRT2_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E09E069
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
