#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002361d63d460 .scope module, "control_unit" "control_unit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 5 "alu_control";
v000002361d63a630_0 .var "alu_control", 4 0;
o000002361d656008 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002361d612f10_0 .net "funct3", 2 0, o000002361d656008;  0 drivers
o000002361d656038 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000002361d3bb120_0 .net "funct7", 6 0, o000002361d656038;  0 drivers
o000002361d656068 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000002361d3baca0_0 .net "opcode", 6 0, o000002361d656068;  0 drivers
E_000002361d63c310 .event anyedge, v000002361d3bb120_0, v000002361d612f10_0, v000002361d3baca0_0;
S_000002361d63a4a0 .scope module, "instruction_based_testbench" "instruction_based_testbench" 3 6;
 .timescale -9 -12;
v000002361d64d3a0_0 .var "alu_control", 4 0;
v000002361d612760_0 .net "alu_result", 31 0, v000002361d63a130_0;  1 drivers
v000002361d6a5dd0_0 .net "alu_zero", 0 0, L_000002361d6a5a10;  1 drivers
v000002361d6a5e70_0 .var "mem_read", 0 0;
v000002361d6a5f10_0 .var "mem_write", 0 0;
v000002361d6a58d0_0 .var "pc", 31 0;
v000002361d6a6410_0 .var "read_data1", 31 0;
v000002361d6a5d30_0 .var "read_data2", 31 0;
S_000002361d639f00 .scope module, "DUT" "alu" 3 22, 4 1 0, S_000002361d63a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002361d64d020 .param/l "ALU_ADD" 1 4 10, C4<00001>;
P_000002361d64d058 .param/l "ALU_ADDI" 1 4 16, C4<00111>;
P_000002361d64d090 .param/l "ALU_AND" 1 4 12, C4<00011>;
P_000002361d64d0c8 .param/l "ALU_ANDI" 1 4 17, C4<01000>;
P_000002361d64d100 .param/l "ALU_LUI" 1 4 22, C4<01101>;
P_000002361d64d138 .param/l "ALU_OR" 1 4 13, C4<00100>;
P_000002361d64d170 .param/l "ALU_ORI" 1 4 18, C4<01001>;
P_000002361d64d1a8 .param/l "ALU_SLL" 1 4 19, C4<01010>;
P_000002361d64d1e0 .param/l "ALU_SLT" 1 4 14, C4<00101>;
P_000002361d64d218 .param/l "ALU_SLTI" 1 4 15, C4<00110>;
P_000002361d64d250 .param/l "ALU_SRA" 1 4 21, C4<01100>;
P_000002361d64d288 .param/l "ALU_SRL" 1 4 20, C4<01011>;
P_000002361d64d2c0 .param/l "ALU_SUB" 1 4 11, C4<00010>;
L_000002361d6a6898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002361d3ba940_0 .net/2u *"_ivl_0", 31 0, L_000002361d6a6898;  1 drivers
v000002361d3ba410_0 .net "alu_control", 4 0, v000002361d64d3a0_0;  1 drivers
v000002361d3b92e0_0 .net "input1", 31 0, v000002361d6a6410_0;  1 drivers
v000002361d63a090_0 .net "input2", 31 0, v000002361d6a5d30_0;  1 drivers
v000002361d63a130_0 .var "result", 31 0;
v000002361d64d300_0 .net "zero", 0 0, L_000002361d6a5a10;  alias, 1 drivers
E_000002361d63c390 .event anyedge, v000002361d3ba410_0, v000002361d3b92e0_0, v000002361d63a090_0;
L_000002361d6a5a10 .cmp/eq 32, v000002361d63a130_0, L_000002361d6a6898;
    .scope S_000002361d63d460;
T_0 ;
    %wait E_000002361d63c310;
    %load/vec4 v000002361d3baca0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002361d612f10_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002361d3bb120_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v000002361d63a630_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v000002361d63a630_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.1 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002361d639f00;
T_1 ;
    %wait E_000002361d63c390;
    %load/vec4 v000002361d3ba410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.0 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %add;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.1 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %add;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.2 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %sub;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.3 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %and;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.4 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %and;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.5 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %or;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.6 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %or;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.7 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.8 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.9 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.10 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.11 ;
    %load/vec4 v000002361d3b92e0_0;
    %load/vec4 v000002361d63a090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v000002361d63a090_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002361d63a130_0, 0, 32;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002361d63a4a0;
T_2 ;
    %vpi_call 3 31 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002361d63a4a0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002361d6a58d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002361d6a5f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002361d6a5e70_0, 0, 1;
    %vpi_call 3 40 "$display", "Starting Instruction based tests on ALU and memory operations." {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002361d6a6410_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000002361d6a5d30_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002361d64d3a0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 3 47 "$display", "ADD Test: 10 + 20 = %d", v000002361d612760_0 {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000002361d6a6410_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002361d6a5d30_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002361d64d3a0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 3 54 "$display", "SUB Test: 30 - 15 = %d", v000002361d612760_0 {0 0 0};
    %pushi/vec4 170, 0, 32;
    %store/vec4 v000002361d6a6410_0, 0, 32;
    %pushi/vec4 204, 0, 32;
    %store/vec4 v000002361d6a5d30_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002361d64d3a0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 3 61 "$display", "AND Test: 0b10101010 & 0b11001100 = %b", v000002361d612760_0 {0 0 0};
    %pushi/vec4 170, 0, 32;
    %store/vec4 v000002361d6a6410_0, 0, 32;
    %pushi/vec4 204, 0, 32;
    %store/vec4 v000002361d6a5d30_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002361d64d3a0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 3 68 "$display", "OR Test: 0b10101010 | 0b11001100 = %b", v000002361d612760_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002361d6a6410_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000002361d6a5d30_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002361d64d3a0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 3 75 "$display", "SLT Test: 10 < 20 = %d", v000002361d612760_0 {0 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002361d6a6410_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002361d6a5d30_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000002361d64d3a0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000002361d6a5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 3 82 "$display", "BEQ Test: Branch taken (100 == 100)" {0 0 0};
T_2.0 ;
    %vpi_call 3 85 "$display", "All instruction based tests completed." {0 0 0};
    %vpi_call 3 86 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./ins.v";
    "test.v";
    "./alu.v";
