<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v.html" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v</a>
defines: 
time_elapsed: 0.392s
ram usage: 28556 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpivy4rc5g/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v.html" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:11
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:12, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:13
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:14
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:15
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:16
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:17, file:<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v.html" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:4
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , id:6, line:5
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (result), id:2, line:5
          |vpiName:result
          |vpiFullName:work@top.result
        |vpiRhs:
        \_operation: , id:3, line:5
          |vpiOpType:34
          |vpiOperand:
          \_constant: , id:4, line:5
            |vpiConstType:7
            |vpiSize:32
            |INT:0
          |vpiOperand:
          \_constant: , id:5, line:5
            |vpiConstType:3
            |vpiSize:1
            |BIN:1
  |vpiNet:
  \_logic_net: (result), id:18, line:2
    |vpiName:result
    |vpiFullName:work@top.result
    |vpiNetType:48
|uhdmtopModules:
\_module: work@top (work@top), id:19, file:<a href="../../../../third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v.html" target="file-frame">third_party/tests/ivtest/ivltests/repl_zero_wid_fail.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiNet:
  \_logic_net: (result), id:10, line:2, parent:work@top
    |vpiName:result
    |vpiFullName:work@top.result
    |vpiNetType:48
    |vpiRange:
    \_range: , id:9
      |vpiLeftRange:
      \_constant: , id:7
        |INT:7
      |vpiRightRange:
      \_constant: , id:8
        |INT:0

Object: work_top of type 32 @ 1
Object:  of type 24 @ 0
Object: work_top of type 4 @ 4
Object:  of type 3 @ 5
Object:  of type 39 @ 5
Object:  of type 7 @ 5
Object:  of type 7 @ 5
Object: result of type 608 @ 5
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 1
Object: result of type 36 @ 2
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
%Error: Replication value of 0 is only legal under a concatenation (IEEE 2017 11.4.12.1)
              : ... In instance work_top
%Warning-WIDTHCONCAT: Unsized numbers/parameters not allowed in replications.
                            : ... In instance work_top
                      ... Use &#34;/* verilator lint_off WIDTHCONCAT */&#34; and lint_on around source to disable this message.
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>