;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, <106
	MOV @-127, <106
	MOV @-127, @-102
	MOV @-127, <106
	DJN 0, -8
	ADD 300, 90
	ADD 300, 90
	ADD 300, 90
	ADD 300, 90
	MOV #12, @6
	MOV #12, @6
	DJN -1, @-20
	SUB 21, 0
	SUB -7, <-20
	SUB -7, <-20
	JMN 900, 293
	MOV -1, <-20
	MOV -427, <-726
	MOV -427, <-726
	MOV -1, <-20
	MOV 121, 60
	JMZ -427, <-716
	JMZ -427, <-716
	JMP @-137, 194
	CMP -7, <-420
	CMP #0, -8
	SUB -7, <-420
	CMP -7, <-420
	SPL <10, <2
	MOV 12, @16
	CMP #0, -8
	SUB @0, @2
	SUB -7, <-920
	SUB 12, 0
	JMP 0, @903
	SUB -7, <-920
	DJN -1, @-20
	SUB #270, 60
	JMP <-127, @106
	SUB #270, 60
	SUB #270, 60
	JMP <-127, @106
	SUB 12, 0
	MOV -427, <-726
	DJN -1, @-20
	SPL <10, <2
	SUB #270, 60
