{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720288121620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720288121620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  6 13:48:41 2024 " "Processing started: Sat Jul  6 13:48:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720288121620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720288121620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_Clock -c LED_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_Clock -c LED_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720288121620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720288121829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720288121829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmyus/onedrive/documentos/vscoderepositories/verilogprojects/devboardtemplate/led_clock.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/gmyus/onedrive/documentos/vscoderepositories/verilogprojects/devboardtemplate/led_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Clock " "Found entity 1: LED_Clock" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720288127265 ""} { "Info" "ISGN_ENTITY_NAME" "2 from_BCD_to_7SEG " "Found entity 2: from_BCD_to_7SEG" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720288127265 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_divider " "Found entity 3: clk_divider" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720288127265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720288127265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div1 LED_Clock.sv(48) " "Verilog HDL Implicit Net warning at LED_Clock.sv(48): created implicit net for \"clk_div1\"" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720288127265 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LED_Clock.sv(49) " "Verilog HDL Instantiation warning at LED_Clock.sv(49): instance has no name" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720288127265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_Clock " "Elaborating entity \"LED_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720288127281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LED_Clock.sv(55) " "Verilog HDL assignment warning at LED_Clock.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720288127281 "|LED_Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_divisor_1 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_divisor_1\"" {  } { { "../DevBoardTemplate/LED_Clock.sv" "clk_divisor_1" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720288127286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "from_BCD_to_7SEG from_BCD_to_7SEG:comb_3 " "Elaborating entity \"from_BCD_to_7SEG\" for hierarchy \"from_BCD_to_7SEG:comb_3\"" {  } { { "../DevBoardTemplate/LED_Clock.sv" "comb_3" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720288127291 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720288127519 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_7Seg\[7\] VCC " "Pin \"LED_7Seg\[7\]\" is stuck at VCC" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720288127528 "|LED_Clock|LED_7Seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_LED_7Seg\[0\] GND " "Pin \"EN_LED_7Seg\[0\]\" is stuck at GND" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720288127528 "|LED_Clock|EN_LED_7Seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_LED_7Seg\[1\] VCC " "Pin \"EN_LED_7Seg\[1\]\" is stuck at VCC" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720288127528 "|LED_Clock|EN_LED_7Seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_LED_7Seg\[2\] VCC " "Pin \"EN_LED_7Seg\[2\]\" is stuck at VCC" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720288127528 "|LED_Clock|EN_LED_7Seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_LED_7Seg\[3\] VCC " "Pin \"EN_LED_7Seg\[3\]\" is stuck at VCC" {  } { { "../DevBoardTemplate/LED_Clock.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/VerilogProjects/DevBoardTemplate/LED_Clock.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720288127528 "|LED_Clock|EN_LED_7Seg[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720288127528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720288127577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720288127851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720288127851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720288127875 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720288127875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720288127875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720288127875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720288127883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul  6 13:48:47 2024 " "Processing ended: Sat Jul  6 13:48:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720288127883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720288127883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720288127883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720288127883 ""}
