// Seed: 1661274117
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output supply0 id_2
);
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_16 = 32'd81,
    parameter id_8  = 32'd19
) (
    output tri0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wand id_3,
    output supply1 id_4
    , id_29,
    input uwire id_5,
    output tri id_6,
    output supply0 id_7,
    input tri0 _id_8,
    input wor id_9
    , id_30,
    input wor id_10,
    input supply0 id_11,
    input wand id_12,
    input supply0 id_13,
    output wand id_14,
    output supply0 id_15,
    input tri _id_16,
    input tri id_17,
    output wor id_18,
    input uwire id_19,
    input wor id_20,
    input uwire id_21,
    output uwire id_22,
    output tri id_23,
    output supply1 id_24,
    output tri id_25,
    output tri1 id_26,
    input tri id_27
);
  logic id_31;
  wire  id_32;
  assign id_18 = -1'b0 - id_30;
  wire [{  -1 'b0 {  1  }  } : id_16] id_33;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire [id_8 : -1] id_34;
  wire id_35;
endmodule
