module mod9(clkin, outled);

input clkin;
output reg ledout;

integer counter = 0;

reg led = 0;

always@(posedge clkin):
begin
	counter <= counter + 1;
	if(counter > 50000000)
	begin
		counter <= 0;
		led <= ~led;
	end
end

endmodule