entity date is
   port (
      cd_clk             : in      bit;
      cd_reset           : in      bit;
      cd_op1             : in      bit_vector(7 downto 0);
      cd_op2             : in      bit_vector(7 downto 0);
      cd_init            : in      bit;
      cd_ld_op1          : in      bit;
      cd_ld_op2          : in      bit;
      cd_add_b_to_p      : in      bit;
      cd_shift_left_p    : in      bit;
      cd_subtract_from_p : in      bit;
      cd_add_to_p1       : in      bit;
      cd_shift_left_a1   : in      bit;
      cd_add_to_p2       : in      bit;
      cd_shift_left_a2   : in      bit;
      cd_add_to_a        : in      bit;
      cd_ld_r            : in      bit;
      cd_n               : out     bit_vector(7 downto 0);
      cd_p               : out     bit_vector(8 downto 0);
      cd_cat             : out     bit_vector(7 downto 0);
      cd_rest            : out     bit_vector(8 downto 0);
      vdd                : in      bit;
      vss                : in      bit
 );
end date;

architecture structural of date is
Component nmx2_x1
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao2o22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a2a23_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff2_x4
   port (
      ck  : in      bit;
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa3ao322_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      i6  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nxr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao2o22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component one_x0
   port (
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component zero_x0
   port (
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal not_reg_a              : bit_vector( 7 downto 0);
signal not_reg_b              : bit_vector( 7 downto 7);
signal not_reg_b_negat        : bit_vector( 7 downto 7);
signal not_reg_n              : bit_vector( 7 downto 1);
signal not_reg_p              : bit_vector( 8 downto 1);
signal not_rtlcarry_0         : bit_vector( 7 downto 7);
signal not_rtlcarry_1         : bit_vector( 7 downto 7);
signal not_rtlcarry_2         : bit_vector( 7 downto 7);
signal not_rtlcarry_3         : bit_vector( 6 downto 6);
signal not_rtlcarry_5         : bit_vector( 6 downto 1);
signal reg_a                  : bit_vector( 7 downto 0);
signal reg_b                  : bit_vector( 7 downto 0);
signal reg_b_negat            : bit_vector( 8 downto 0);
signal reg_n                  : bit_vector( 7 downto 0);
signal reg_p                  : bit_vector( 8 downto 0);
signal rtlalc_10              : bit_vector( 7 downto 0);
signal rtlalc_9               : bit_vector( 8 downto 0);
signal rtlcarry_0             : bit_vector( 7 downto 1);
signal rtlcarry_1             : bit_vector( 7 downto 1);
signal rtlcarry_2             : bit_vector( 7 downto 1);
signal rtlcarry_3             : bit_vector( 6 downto 1);
signal rtlcarry_5             : bit_vector( 6 downto 1);
signal rtlcarry_6             : bit_vector( 6 downto 1);
signal rtlcarry_8             : bit_vector( 6 downto 1);
signal zero_sig               : bit;
signal xr2_x1_sig             : bit;
signal xr2_x1_9_sig           : bit;
signal xr2_x1_99_sig          : bit;
signal xr2_x1_98_sig          : bit;
signal xr2_x1_97_sig          : bit;
signal xr2_x1_96_sig          : bit;
signal xr2_x1_95_sig          : bit;
signal xr2_x1_94_sig          : bit;
signal xr2_x1_93_sig          : bit;
signal xr2_x1_92_sig          : bit;
signal xr2_x1_91_sig          : bit;
signal xr2_x1_90_sig          : bit;
signal xr2_x1_8_sig           : bit;
signal xr2_x1_89_sig          : bit;
signal xr2_x1_88_sig          : bit;
signal xr2_x1_87_sig          : bit;
signal xr2_x1_86_sig          : bit;
signal xr2_x1_85_sig          : bit;
signal xr2_x1_84_sig          : bit;
signal xr2_x1_83_sig          : bit;
signal xr2_x1_82_sig          : bit;
signal xr2_x1_81_sig          : bit;
signal xr2_x1_80_sig          : bit;
signal xr2_x1_7_sig           : bit;
signal xr2_x1_79_sig          : bit;
signal xr2_x1_78_sig          : bit;
signal xr2_x1_77_sig          : bit;
signal xr2_x1_76_sig          : bit;
signal xr2_x1_75_sig          : bit;
signal xr2_x1_74_sig          : bit;
signal xr2_x1_73_sig          : bit;
signal xr2_x1_72_sig          : bit;
signal xr2_x1_71_sig          : bit;
signal xr2_x1_70_sig          : bit;
signal xr2_x1_6_sig           : bit;
signal xr2_x1_69_sig          : bit;
signal xr2_x1_68_sig          : bit;
signal xr2_x1_67_sig          : bit;
signal xr2_x1_66_sig          : bit;
signal xr2_x1_65_sig          : bit;
signal xr2_x1_64_sig          : bit;
signal xr2_x1_63_sig          : bit;
signal xr2_x1_62_sig          : bit;
signal xr2_x1_61_sig          : bit;
signal xr2_x1_60_sig          : bit;
signal xr2_x1_5_sig           : bit;
signal xr2_x1_59_sig          : bit;
signal xr2_x1_58_sig          : bit;
signal xr2_x1_57_sig          : bit;
signal xr2_x1_56_sig          : bit;
signal xr2_x1_55_sig          : bit;
signal xr2_x1_54_sig          : bit;
signal xr2_x1_53_sig          : bit;
signal xr2_x1_52_sig          : bit;
signal xr2_x1_51_sig          : bit;
signal xr2_x1_50_sig          : bit;
signal xr2_x1_4_sig           : bit;
signal xr2_x1_49_sig          : bit;
signal xr2_x1_48_sig          : bit;
signal xr2_x1_47_sig          : bit;
signal xr2_x1_46_sig          : bit;
signal xr2_x1_45_sig          : bit;
signal xr2_x1_44_sig          : bit;
signal xr2_x1_43_sig          : bit;
signal xr2_x1_42_sig          : bit;
signal xr2_x1_41_sig          : bit;
signal xr2_x1_40_sig          : bit;
signal xr2_x1_3_sig           : bit;
signal xr2_x1_39_sig          : bit;
signal xr2_x1_38_sig          : bit;
signal xr2_x1_37_sig          : bit;
signal xr2_x1_36_sig          : bit;
signal xr2_x1_35_sig          : bit;
signal xr2_x1_34_sig          : bit;
signal xr2_x1_33_sig          : bit;
signal xr2_x1_32_sig          : bit;
signal xr2_x1_31_sig          : bit;
signal xr2_x1_30_sig          : bit;
signal xr2_x1_2_sig           : bit;
signal xr2_x1_29_sig          : bit;
signal xr2_x1_28_sig          : bit;
signal xr2_x1_27_sig          : bit;
signal xr2_x1_26_sig          : bit;
signal xr2_x1_25_sig          : bit;
signal xr2_x1_24_sig          : bit;
signal xr2_x1_23_sig          : bit;
signal xr2_x1_22_sig          : bit;
signal xr2_x1_21_sig          : bit;
signal xr2_x1_20_sig          : bit;
signal xr2_x1_19_sig          : bit;
signal xr2_x1_18_sig          : bit;
signal xr2_x1_17_sig          : bit;
signal xr2_x1_16_sig          : bit;
signal xr2_x1_15_sig          : bit;
signal xr2_x1_14_sig          : bit;
signal xr2_x1_13_sig          : bit;
signal xr2_x1_12_sig          : bit;
signal xr2_x1_127_sig         : bit;
signal xr2_x1_126_sig         : bit;
signal xr2_x1_125_sig         : bit;
signal xr2_x1_124_sig         : bit;
signal xr2_x1_123_sig         : bit;
signal xr2_x1_122_sig         : bit;
signal xr2_x1_121_sig         : bit;
signal xr2_x1_120_sig         : bit;
signal xr2_x1_11_sig          : bit;
signal xr2_x1_119_sig         : bit;
signal xr2_x1_118_sig         : bit;
signal xr2_x1_117_sig         : bit;
signal xr2_x1_116_sig         : bit;
signal xr2_x1_115_sig         : bit;
signal xr2_x1_114_sig         : bit;
signal xr2_x1_113_sig         : bit;
signal xr2_x1_112_sig         : bit;
signal xr2_x1_111_sig         : bit;
signal xr2_x1_110_sig         : bit;
signal xr2_x1_10_sig          : bit;
signal xr2_x1_109_sig         : bit;
signal xr2_x1_108_sig         : bit;
signal xr2_x1_107_sig         : bit;
signal xr2_x1_106_sig         : bit;
signal xr2_x1_105_sig         : bit;
signal xr2_x1_104_sig         : bit;
signal xr2_x1_103_sig         : bit;
signal xr2_x1_102_sig         : bit;
signal xr2_x1_101_sig         : bit;
signal xr2_x1_100_sig         : bit;
signal one_sig                : bit;
signal on12_x1_sig            : bit;
signal on12_x1_9_sig          : bit;
signal on12_x1_8_sig          : bit;
signal on12_x1_7_sig          : bit;
signal on12_x1_72_sig         : bit;
signal on12_x1_71_sig         : bit;
signal on12_x1_70_sig         : bit;
signal on12_x1_6_sig          : bit;
signal on12_x1_69_sig         : bit;
signal on12_x1_68_sig         : bit;
signal on12_x1_67_sig         : bit;
signal on12_x1_66_sig         : bit;
signal on12_x1_65_sig         : bit;
signal on12_x1_64_sig         : bit;
signal on12_x1_63_sig         : bit;
signal on12_x1_62_sig         : bit;
signal on12_x1_61_sig         : bit;
signal on12_x1_60_sig         : bit;
signal on12_x1_5_sig          : bit;
signal on12_x1_59_sig         : bit;
signal on12_x1_58_sig         : bit;
signal on12_x1_57_sig         : bit;
signal on12_x1_56_sig         : bit;
signal on12_x1_55_sig         : bit;
signal on12_x1_54_sig         : bit;
signal on12_x1_53_sig         : bit;
signal on12_x1_52_sig         : bit;
signal on12_x1_51_sig         : bit;
signal on12_x1_50_sig         : bit;
signal on12_x1_4_sig          : bit;
signal on12_x1_49_sig         : bit;
signal on12_x1_48_sig         : bit;
signal on12_x1_47_sig         : bit;
signal on12_x1_46_sig         : bit;
signal on12_x1_45_sig         : bit;
signal on12_x1_44_sig         : bit;
signal on12_x1_43_sig         : bit;
signal on12_x1_42_sig         : bit;
signal on12_x1_41_sig         : bit;
signal on12_x1_40_sig         : bit;
signal on12_x1_3_sig          : bit;
signal on12_x1_39_sig         : bit;
signal on12_x1_38_sig         : bit;
signal on12_x1_37_sig         : bit;
signal on12_x1_36_sig         : bit;
signal on12_x1_35_sig         : bit;
signal on12_x1_34_sig         : bit;
signal on12_x1_33_sig         : bit;
signal on12_x1_32_sig         : bit;
signal on12_x1_31_sig         : bit;
signal on12_x1_30_sig         : bit;
signal on12_x1_2_sig          : bit;
signal on12_x1_29_sig         : bit;
signal on12_x1_28_sig         : bit;
signal on12_x1_27_sig         : bit;
signal on12_x1_26_sig         : bit;
signal on12_x1_25_sig         : bit;
signal on12_x1_24_sig         : bit;
signal on12_x1_23_sig         : bit;
signal on12_x1_22_sig         : bit;
signal on12_x1_21_sig         : bit;
signal on12_x1_20_sig         : bit;
signal on12_x1_19_sig         : bit;
signal on12_x1_18_sig         : bit;
signal on12_x1_17_sig         : bit;
signal on12_x1_16_sig         : bit;
signal on12_x1_15_sig         : bit;
signal on12_x1_14_sig         : bit;
signal on12_x1_13_sig         : bit;
signal on12_x1_12_sig         : bit;
signal on12_x1_11_sig         : bit;
signal on12_x1_10_sig         : bit;
signal oa3ao322_x2_sig        : bit;
signal oa2a2a23_x2_sig        : bit;
signal oa2a2a23_x2_5_sig      : bit;
signal oa2a2a23_x2_4_sig      : bit;
signal oa2a2a23_x2_3_sig      : bit;
signal oa2a2a23_x2_2_sig      : bit;
signal oa2a22_x2_sig          : bit;
signal oa22_x2_sig            : bit;
signal oa22_x2_9_sig          : bit;
signal oa22_x2_8_sig          : bit;
signal oa22_x2_89_sig         : bit;
signal oa22_x2_88_sig         : bit;
signal oa22_x2_87_sig         : bit;
signal oa22_x2_86_sig         : bit;
signal oa22_x2_85_sig         : bit;
signal oa22_x2_84_sig         : bit;
signal oa22_x2_83_sig         : bit;
signal oa22_x2_82_sig         : bit;
signal oa22_x2_81_sig         : bit;
signal oa22_x2_80_sig         : bit;
signal oa22_x2_7_sig          : bit;
signal oa22_x2_79_sig         : bit;
signal oa22_x2_78_sig         : bit;
signal oa22_x2_77_sig         : bit;
signal oa22_x2_76_sig         : bit;
signal oa22_x2_75_sig         : bit;
signal oa22_x2_74_sig         : bit;
signal oa22_x2_73_sig         : bit;
signal oa22_x2_72_sig         : bit;
signal oa22_x2_71_sig         : bit;
signal oa22_x2_70_sig         : bit;
signal oa22_x2_6_sig          : bit;
signal oa22_x2_69_sig         : bit;
signal oa22_x2_68_sig         : bit;
signal oa22_x2_67_sig         : bit;
signal oa22_x2_66_sig         : bit;
signal oa22_x2_65_sig         : bit;
signal oa22_x2_64_sig         : bit;
signal oa22_x2_63_sig         : bit;
signal oa22_x2_62_sig         : bit;
signal oa22_x2_61_sig         : bit;
signal oa22_x2_60_sig         : bit;
signal oa22_x2_5_sig          : bit;
signal oa22_x2_59_sig         : bit;
signal oa22_x2_58_sig         : bit;
signal oa22_x2_57_sig         : bit;
signal oa22_x2_56_sig         : bit;
signal oa22_x2_55_sig         : bit;
signal oa22_x2_54_sig         : bit;
signal oa22_x2_53_sig         : bit;
signal oa22_x2_52_sig         : bit;
signal oa22_x2_51_sig         : bit;
signal oa22_x2_50_sig         : bit;
signal oa22_x2_4_sig          : bit;
signal oa22_x2_49_sig         : bit;
signal oa22_x2_48_sig         : bit;
signal oa22_x2_47_sig         : bit;
signal oa22_x2_46_sig         : bit;
signal oa22_x2_45_sig         : bit;
signal oa22_x2_44_sig         : bit;
signal oa22_x2_43_sig         : bit;
signal oa22_x2_42_sig         : bit;
signal oa22_x2_41_sig         : bit;
signal oa22_x2_40_sig         : bit;
signal oa22_x2_3_sig          : bit;
signal oa22_x2_39_sig         : bit;
signal oa22_x2_38_sig         : bit;
signal oa22_x2_37_sig         : bit;
signal oa22_x2_36_sig         : bit;
signal oa22_x2_35_sig         : bit;
signal oa22_x2_34_sig         : bit;
signal oa22_x2_33_sig         : bit;
signal oa22_x2_32_sig         : bit;
signal oa22_x2_31_sig         : bit;
signal oa22_x2_30_sig         : bit;
signal oa22_x2_2_sig          : bit;
signal oa22_x2_29_sig         : bit;
signal oa22_x2_28_sig         : bit;
signal oa22_x2_27_sig         : bit;
signal oa22_x2_26_sig         : bit;
signal oa22_x2_25_sig         : bit;
signal oa22_x2_24_sig         : bit;
signal oa22_x2_23_sig         : bit;
signal oa22_x2_22_sig         : bit;
signal oa22_x2_21_sig         : bit;
signal oa22_x2_20_sig         : bit;
signal oa22_x2_19_sig         : bit;
signal oa22_x2_18_sig         : bit;
signal oa22_x2_17_sig         : bit;
signal oa22_x2_16_sig         : bit;
signal oa22_x2_15_sig         : bit;
signal oa22_x2_14_sig         : bit;
signal oa22_x2_13_sig         : bit;
signal oa22_x2_12_sig         : bit;
signal oa22_x2_11_sig         : bit;
signal oa22_x2_10_sig         : bit;
signal o4_x2_sig              : bit;
signal o4_x2_9_sig            : bit;
signal o4_x2_8_sig            : bit;
signal o4_x2_7_sig            : bit;
signal o4_x2_6_sig            : bit;
signal o4_x2_5_sig            : bit;
signal o4_x2_4_sig            : bit;
signal o4_x2_3_sig            : bit;
signal o4_x2_2_sig            : bit;
signal o4_x2_26_sig           : bit;
signal o4_x2_25_sig           : bit;
signal o4_x2_24_sig           : bit;
signal o4_x2_23_sig           : bit;
signal o4_x2_22_sig           : bit;
signal o4_x2_21_sig           : bit;
signal o4_x2_20_sig           : bit;
signal o4_x2_19_sig           : bit;
signal o4_x2_18_sig           : bit;
signal o4_x2_17_sig           : bit;
signal o4_x2_16_sig           : bit;
signal o4_x2_15_sig           : bit;
signal o4_x2_14_sig           : bit;
signal o4_x2_13_sig           : bit;
signal o4_x2_12_sig           : bit;
signal o4_x2_11_sig           : bit;
signal o4_x2_10_sig           : bit;
signal o3_x2_sig              : bit;
signal o3_x2_9_sig            : bit;
signal o3_x2_8_sig            : bit;
signal o3_x2_7_sig            : bit;
signal o3_x2_6_sig            : bit;
signal o3_x2_5_sig            : bit;
signal o3_x2_4_sig            : bit;
signal o3_x2_3_sig            : bit;
signal o3_x2_2_sig            : bit;
signal o3_x2_25_sig           : bit;
signal o3_x2_24_sig           : bit;
signal o3_x2_23_sig           : bit;
signal o3_x2_22_sig           : bit;
signal o3_x2_21_sig           : bit;
signal o3_x2_20_sig           : bit;
signal o3_x2_19_sig           : bit;
signal o3_x2_18_sig           : bit;
signal o3_x2_17_sig           : bit;
signal o3_x2_16_sig           : bit;
signal o3_x2_15_sig           : bit;
signal o3_x2_14_sig           : bit;
signal o3_x2_13_sig           : bit;
signal o3_x2_12_sig           : bit;
signal o3_x2_11_sig           : bit;
signal o3_x2_10_sig           : bit;
signal o2_x2_sig              : bit;
signal o2_x2_9_sig            : bit;
signal o2_x2_8_sig            : bit;
signal o2_x2_7_sig            : bit;
signal o2_x2_6_sig            : bit;
signal o2_x2_61_sig           : bit;
signal o2_x2_60_sig           : bit;
signal o2_x2_5_sig            : bit;
signal o2_x2_59_sig           : bit;
signal o2_x2_58_sig           : bit;
signal o2_x2_57_sig           : bit;
signal o2_x2_56_sig           : bit;
signal o2_x2_55_sig           : bit;
signal o2_x2_54_sig           : bit;
signal o2_x2_53_sig           : bit;
signal o2_x2_52_sig           : bit;
signal o2_x2_51_sig           : bit;
signal o2_x2_50_sig           : bit;
signal o2_x2_4_sig            : bit;
signal o2_x2_49_sig           : bit;
signal o2_x2_48_sig           : bit;
signal o2_x2_47_sig           : bit;
signal o2_x2_46_sig           : bit;
signal o2_x2_45_sig           : bit;
signal o2_x2_44_sig           : bit;
signal o2_x2_43_sig           : bit;
signal o2_x2_42_sig           : bit;
signal o2_x2_41_sig           : bit;
signal o2_x2_40_sig           : bit;
signal o2_x2_3_sig            : bit;
signal o2_x2_39_sig           : bit;
signal o2_x2_38_sig           : bit;
signal o2_x2_37_sig           : bit;
signal o2_x2_36_sig           : bit;
signal o2_x2_35_sig           : bit;
signal o2_x2_34_sig           : bit;
signal o2_x2_33_sig           : bit;
signal o2_x2_32_sig           : bit;
signal o2_x2_31_sig           : bit;
signal o2_x2_30_sig           : bit;
signal o2_x2_2_sig            : bit;
signal o2_x2_29_sig           : bit;
signal o2_x2_28_sig           : bit;
signal o2_x2_27_sig           : bit;
signal o2_x2_26_sig           : bit;
signal o2_x2_25_sig           : bit;
signal o2_x2_24_sig           : bit;
signal o2_x2_23_sig           : bit;
signal o2_x2_22_sig           : bit;
signal o2_x2_21_sig           : bit;
signal o2_x2_20_sig           : bit;
signal o2_x2_19_sig           : bit;
signal o2_x2_18_sig           : bit;
signal o2_x2_17_sig           : bit;
signal o2_x2_16_sig           : bit;
signal o2_x2_15_sig           : bit;
signal o2_x2_14_sig           : bit;
signal o2_x2_13_sig           : bit;
signal o2_x2_12_sig           : bit;
signal o2_x2_11_sig           : bit;
signal o2_x2_10_sig           : bit;
signal nxr2_x1_sig            : bit;
signal nxr2_x1_9_sig          : bit;
signal nxr2_x1_8_sig          : bit;
signal nxr2_x1_7_sig          : bit;
signal nxr2_x1_6_sig          : bit;
signal nxr2_x1_5_sig          : bit;
signal nxr2_x1_4_sig          : bit;
signal nxr2_x1_3_sig          : bit;
signal nxr2_x1_35_sig         : bit;
signal nxr2_x1_34_sig         : bit;
signal nxr2_x1_33_sig         : bit;
signal nxr2_x1_32_sig         : bit;
signal nxr2_x1_31_sig         : bit;
signal nxr2_x1_30_sig         : bit;
signal nxr2_x1_2_sig          : bit;
signal nxr2_x1_29_sig         : bit;
signal nxr2_x1_28_sig         : bit;
signal nxr2_x1_27_sig         : bit;
signal nxr2_x1_26_sig         : bit;
signal nxr2_x1_25_sig         : bit;
signal nxr2_x1_24_sig         : bit;
signal nxr2_x1_23_sig         : bit;
signal nxr2_x1_22_sig         : bit;
signal nxr2_x1_21_sig         : bit;
signal nxr2_x1_20_sig         : bit;
signal nxr2_x1_19_sig         : bit;
signal nxr2_x1_18_sig         : bit;
signal nxr2_x1_17_sig         : bit;
signal nxr2_x1_16_sig         : bit;
signal nxr2_x1_15_sig         : bit;
signal nxr2_x1_14_sig         : bit;
signal nxr2_x1_13_sig         : bit;
signal nxr2_x1_12_sig         : bit;
signal nxr2_x1_11_sig         : bit;
signal nxr2_x1_10_sig         : bit;
signal not_cd_subtract_from_p : bit;
signal not_cd_shift_left_p    : bit;
signal not_cd_shift_left_a2   : bit;
signal not_cd_shift_left_a1   : bit;
signal not_cd_reset           : bit;
signal not_cd_ld_r            : bit;
signal not_cd_init            : bit;
signal not_cd_add_to_p2       : bit;
signal not_cd_add_to_p1       : bit;
signal not_cd_add_to_a        : bit;
signal not_cd_add_b_to_p      : bit;
signal noa22_x1_sig           : bit;
signal noa22_x1_9_sig         : bit;
signal noa22_x1_8_sig         : bit;
signal noa22_x1_7_sig         : bit;
signal noa22_x1_6_sig         : bit;
signal noa22_x1_5_sig         : bit;
signal noa22_x1_52_sig        : bit;
signal noa22_x1_51_sig        : bit;
signal noa22_x1_50_sig        : bit;
signal noa22_x1_4_sig         : bit;
signal noa22_x1_49_sig        : bit;
signal noa22_x1_48_sig        : bit;
signal noa22_x1_47_sig        : bit;
signal noa22_x1_46_sig        : bit;
signal noa22_x1_45_sig        : bit;
signal noa22_x1_44_sig        : bit;
signal noa22_x1_43_sig        : bit;
signal noa22_x1_42_sig        : bit;
signal noa22_x1_41_sig        : bit;
signal noa22_x1_40_sig        : bit;
signal noa22_x1_3_sig         : bit;
signal noa22_x1_39_sig        : bit;
signal noa22_x1_38_sig        : bit;
signal noa22_x1_37_sig        : bit;
signal noa22_x1_36_sig        : bit;
signal noa22_x1_35_sig        : bit;
signal noa22_x1_34_sig        : bit;
signal noa22_x1_33_sig        : bit;
signal noa22_x1_32_sig        : bit;
signal noa22_x1_31_sig        : bit;
signal noa22_x1_30_sig        : bit;
signal noa22_x1_2_sig         : bit;
signal noa22_x1_29_sig        : bit;
signal noa22_x1_28_sig        : bit;
signal noa22_x1_27_sig        : bit;
signal noa22_x1_26_sig        : bit;
signal noa22_x1_25_sig        : bit;
signal noa22_x1_24_sig        : bit;
signal noa22_x1_23_sig        : bit;
signal noa22_x1_22_sig        : bit;
signal noa22_x1_21_sig        : bit;
signal noa22_x1_20_sig        : bit;
signal noa22_x1_19_sig        : bit;
signal noa22_x1_18_sig        : bit;
signal noa22_x1_17_sig        : bit;
signal noa22_x1_16_sig        : bit;
signal noa22_x1_15_sig        : bit;
signal noa22_x1_14_sig        : bit;
signal noa22_x1_13_sig        : bit;
signal noa22_x1_12_sig        : bit;
signal noa22_x1_11_sig        : bit;
signal noa22_x1_10_sig        : bit;
signal no4_x1_sig             : bit;
signal no4_x1_9_sig           : bit;
signal no4_x1_8_sig           : bit;
signal no4_x1_7_sig           : bit;
signal no4_x1_6_sig           : bit;
signal no4_x1_5_sig           : bit;
signal no4_x1_4_sig           : bit;
signal no4_x1_3_sig           : bit;
signal no4_x1_35_sig          : bit;
signal no4_x1_34_sig          : bit;
signal no4_x1_33_sig          : bit;
signal no4_x1_32_sig          : bit;
signal no4_x1_31_sig          : bit;
signal no4_x1_30_sig          : bit;
signal no4_x1_2_sig           : bit;
signal no4_x1_29_sig          : bit;
signal no4_x1_28_sig          : bit;
signal no4_x1_27_sig          : bit;
signal no4_x1_26_sig          : bit;
signal no4_x1_25_sig          : bit;
signal no4_x1_24_sig          : bit;
signal no4_x1_23_sig          : bit;
signal no4_x1_22_sig          : bit;
signal no4_x1_21_sig          : bit;
signal no4_x1_20_sig          : bit;
signal no4_x1_19_sig          : bit;
signal no4_x1_18_sig          : bit;
signal no4_x1_17_sig          : bit;
signal no4_x1_16_sig          : bit;
signal no4_x1_15_sig          : bit;
signal no4_x1_14_sig          : bit;
signal no4_x1_13_sig          : bit;
signal no4_x1_12_sig          : bit;
signal no4_x1_11_sig          : bit;
signal no4_x1_10_sig          : bit;
signal no3_x1_sig             : bit;
signal no3_x1_9_sig           : bit;
signal no3_x1_8_sig           : bit;
signal no3_x1_7_sig           : bit;
signal no3_x1_6_sig           : bit;
signal no3_x1_5_sig           : bit;
signal no3_x1_4_sig           : bit;
signal no3_x1_3_sig           : bit;
signal no3_x1_2_sig           : bit;
signal no3_x1_18_sig          : bit;
signal no3_x1_17_sig          : bit;
signal no3_x1_16_sig          : bit;
signal no3_x1_15_sig          : bit;
signal no3_x1_14_sig          : bit;
signal no3_x1_13_sig          : bit;
signal no3_x1_12_sig          : bit;
signal no3_x1_11_sig          : bit;
signal no3_x1_10_sig          : bit;
signal no2_x1_sig             : bit;
signal no2_x1_9_sig           : bit;
signal no2_x1_8_sig           : bit;
signal no2_x1_7_sig           : bit;
signal no2_x1_6_sig           : bit;
signal no2_x1_5_sig           : bit;
signal no2_x1_4_sig           : bit;
signal no2_x1_3_sig           : bit;
signal no2_x1_2_sig           : bit;
signal no2_x1_25_sig          : bit;
signal no2_x1_24_sig          : bit;
signal no2_x1_23_sig          : bit;
signal no2_x1_22_sig          : bit;
signal no2_x1_21_sig          : bit;
signal no2_x1_20_sig          : bit;
signal no2_x1_19_sig          : bit;
signal no2_x1_18_sig          : bit;
signal no2_x1_17_sig          : bit;
signal no2_x1_16_sig          : bit;
signal no2_x1_15_sig          : bit;
signal no2_x1_14_sig          : bit;
signal no2_x1_13_sig          : bit;
signal no2_x1_12_sig          : bit;
signal no2_x1_11_sig          : bit;
signal no2_x1_10_sig          : bit;
signal nmx2_x1_sig            : bit;
signal nmx2_x1_3_sig          : bit;
signal nmx2_x1_2_sig          : bit;
signal nao2o22_x1_sig         : bit;
signal nao2o22_x1_3_sig       : bit;
signal nao2o22_x1_2_sig       : bit;
signal nao22_x1_sig           : bit;
signal nao22_x1_9_sig         : bit;
signal nao22_x1_8_sig         : bit;
signal nao22_x1_7_sig         : bit;
signal nao22_x1_6_sig         : bit;
signal nao22_x1_5_sig         : bit;
signal nao22_x1_4_sig         : bit;
signal nao22_x1_40_sig        : bit;
signal nao22_x1_3_sig         : bit;
signal nao22_x1_39_sig        : bit;
signal nao22_x1_38_sig        : bit;
signal nao22_x1_37_sig        : bit;
signal nao22_x1_36_sig        : bit;
signal nao22_x1_35_sig        : bit;
signal nao22_x1_34_sig        : bit;
signal nao22_x1_33_sig        : bit;
signal nao22_x1_32_sig        : bit;
signal nao22_x1_31_sig        : bit;
signal nao22_x1_30_sig        : bit;
signal nao22_x1_2_sig         : bit;
signal nao22_x1_29_sig        : bit;
signal nao22_x1_28_sig        : bit;
signal nao22_x1_27_sig        : bit;
signal nao22_x1_26_sig        : bit;
signal nao22_x1_25_sig        : bit;
signal nao22_x1_24_sig        : bit;
signal nao22_x1_23_sig        : bit;
signal nao22_x1_22_sig        : bit;
signal nao22_x1_21_sig        : bit;
signal nao22_x1_20_sig        : bit;
signal nao22_x1_19_sig        : bit;
signal nao22_x1_18_sig        : bit;
signal nao22_x1_17_sig        : bit;
signal nao22_x1_16_sig        : bit;
signal nao22_x1_15_sig        : bit;
signal nao22_x1_14_sig        : bit;
signal nao22_x1_13_sig        : bit;
signal nao22_x1_12_sig        : bit;
signal nao22_x1_11_sig        : bit;
signal nao22_x1_10_sig        : bit;
signal na4_x1_sig             : bit;
signal na4_x1_9_sig           : bit;
signal na4_x1_8_sig           : bit;
signal na4_x1_7_sig           : bit;
signal na4_x1_6_sig           : bit;
signal na4_x1_5_sig           : bit;
signal na4_x1_50_sig          : bit;
signal na4_x1_4_sig           : bit;
signal na4_x1_49_sig          : bit;
signal na4_x1_48_sig          : bit;
signal na4_x1_47_sig          : bit;
signal na4_x1_46_sig          : bit;
signal na4_x1_45_sig          : bit;
signal na4_x1_44_sig          : bit;
signal na4_x1_43_sig          : bit;
signal na4_x1_42_sig          : bit;
signal na4_x1_41_sig          : bit;
signal na4_x1_40_sig          : bit;
signal na4_x1_3_sig           : bit;
signal na4_x1_39_sig          : bit;
signal na4_x1_38_sig          : bit;
signal na4_x1_37_sig          : bit;
signal na4_x1_36_sig          : bit;
signal na4_x1_35_sig          : bit;
signal na4_x1_34_sig          : bit;
signal na4_x1_33_sig          : bit;
signal na4_x1_32_sig          : bit;
signal na4_x1_31_sig          : bit;
signal na4_x1_30_sig          : bit;
signal na4_x1_2_sig           : bit;
signal na4_x1_29_sig          : bit;
signal na4_x1_28_sig          : bit;
signal na4_x1_27_sig          : bit;
signal na4_x1_26_sig          : bit;
signal na4_x1_25_sig          : bit;
signal na4_x1_24_sig          : bit;
signal na4_x1_23_sig          : bit;
signal na4_x1_22_sig          : bit;
signal na4_x1_21_sig          : bit;
signal na4_x1_20_sig          : bit;
signal na4_x1_19_sig          : bit;
signal na4_x1_18_sig          : bit;
signal na4_x1_17_sig          : bit;
signal na4_x1_16_sig          : bit;
signal na4_x1_15_sig          : bit;
signal na4_x1_14_sig          : bit;
signal na4_x1_13_sig          : bit;
signal na4_x1_12_sig          : bit;
signal na4_x1_11_sig          : bit;
signal na4_x1_10_sig          : bit;
signal na3_x1_sig             : bit;
signal na3_x1_9_sig           : bit;
signal na3_x1_8_sig           : bit;
signal na3_x1_7_sig           : bit;
signal na3_x1_6_sig           : bit;
signal na3_x1_5_sig           : bit;
signal na3_x1_4_sig           : bit;
signal na3_x1_3_sig           : bit;
signal na3_x1_2_sig           : bit;
signal na2_x1_sig             : bit;
signal na2_x1_9_sig           : bit;
signal na2_x1_8_sig           : bit;
signal na2_x1_7_sig           : bit;
signal na2_x1_6_sig           : bit;
signal na2_x1_5_sig           : bit;
signal na2_x1_4_sig           : bit;
signal na2_x1_43_sig          : bit;
signal na2_x1_42_sig          : bit;
signal na2_x1_41_sig          : bit;
signal na2_x1_40_sig          : bit;
signal na2_x1_3_sig           : bit;
signal na2_x1_39_sig          : bit;
signal na2_x1_38_sig          : bit;
signal na2_x1_37_sig          : bit;
signal na2_x1_36_sig          : bit;
signal na2_x1_35_sig          : bit;
signal na2_x1_34_sig          : bit;
signal na2_x1_33_sig          : bit;
signal na2_x1_32_sig          : bit;
signal na2_x1_31_sig          : bit;
signal na2_x1_30_sig          : bit;
signal na2_x1_2_sig           : bit;
signal na2_x1_29_sig          : bit;
signal na2_x1_28_sig          : bit;
signal na2_x1_27_sig          : bit;
signal na2_x1_26_sig          : bit;
signal na2_x1_25_sig          : bit;
signal na2_x1_24_sig          : bit;
signal na2_x1_23_sig          : bit;
signal na2_x1_22_sig          : bit;
signal na2_x1_21_sig          : bit;
signal na2_x1_20_sig          : bit;
signal na2_x1_19_sig          : bit;
signal na2_x1_18_sig          : bit;
signal na2_x1_17_sig          : bit;
signal na2_x1_16_sig          : bit;
signal na2_x1_15_sig          : bit;
signal na2_x1_14_sig          : bit;
signal na2_x1_13_sig          : bit;
signal na2_x1_12_sig          : bit;
signal na2_x1_11_sig          : bit;
signal na2_x1_10_sig          : bit;
signal inv_x2_sig             : bit;
signal inv_x2_9_sig           : bit;
signal inv_x2_8_sig           : bit;
signal inv_x2_7_sig           : bit;
signal inv_x2_6_sig           : bit;
signal inv_x2_5_sig           : bit;
signal inv_x2_4_sig           : bit;
signal inv_x2_45_sig          : bit;
signal inv_x2_44_sig          : bit;
signal inv_x2_43_sig          : bit;
signal inv_x2_42_sig          : bit;
signal inv_x2_41_sig          : bit;
signal inv_x2_40_sig          : bit;
signal inv_x2_3_sig           : bit;
signal inv_x2_39_sig          : bit;
signal inv_x2_38_sig          : bit;
signal inv_x2_37_sig          : bit;
signal inv_x2_36_sig          : bit;
signal inv_x2_35_sig          : bit;
signal inv_x2_34_sig          : bit;
signal inv_x2_33_sig          : bit;
signal inv_x2_32_sig          : bit;
signal inv_x2_31_sig          : bit;
signal inv_x2_30_sig          : bit;
signal inv_x2_2_sig           : bit;
signal inv_x2_29_sig          : bit;
signal inv_x2_28_sig          : bit;
signal inv_x2_27_sig          : bit;
signal inv_x2_26_sig          : bit;
signal inv_x2_25_sig          : bit;
signal inv_x2_24_sig          : bit;
signal inv_x2_23_sig          : bit;
signal inv_x2_22_sig          : bit;
signal inv_x2_21_sig          : bit;
signal inv_x2_20_sig          : bit;
signal inv_x2_19_sig          : bit;
signal inv_x2_18_sig          : bit;
signal inv_x2_17_sig          : bit;
signal inv_x2_16_sig          : bit;
signal inv_x2_15_sig          : bit;
signal inv_x2_14_sig          : bit;
signal inv_x2_13_sig          : bit;
signal inv_x2_12_sig          : bit;
signal inv_x2_11_sig          : bit;
signal inv_x2_10_sig          : bit;
signal ao2o22_x2_sig          : bit;
signal ao2o22_x2_9_sig        : bit;
signal ao2o22_x2_8_sig        : bit;
signal ao2o22_x2_7_sig        : bit;
signal ao2o22_x2_6_sig        : bit;
signal ao2o22_x2_5_sig        : bit;
signal ao2o22_x2_4_sig        : bit;
signal ao2o22_x2_3_sig        : bit;
signal ao2o22_x2_2_sig        : bit;
signal ao2o22_x2_17_sig       : bit;
signal ao2o22_x2_16_sig       : bit;
signal ao2o22_x2_15_sig       : bit;
signal ao2o22_x2_14_sig       : bit;
signal ao2o22_x2_13_sig       : bit;
signal ao2o22_x2_12_sig       : bit;
signal ao2o22_x2_11_sig       : bit;
signal ao2o22_x2_10_sig       : bit;
signal ao22_x2_sig            : bit;
signal ao22_x2_9_sig          : bit;
signal ao22_x2_8_sig          : bit;
signal ao22_x2_7_sig          : bit;
signal ao22_x2_6_sig          : bit;
signal ao22_x2_5_sig          : bit;
signal ao22_x2_4_sig          : bit;
signal ao22_x2_3_sig          : bit;
signal ao22_x2_2_sig          : bit;
signal ao22_x2_26_sig         : bit;
signal ao22_x2_25_sig         : bit;
signal ao22_x2_24_sig         : bit;
signal ao22_x2_23_sig         : bit;
signal ao22_x2_22_sig         : bit;
signal ao22_x2_21_sig         : bit;
signal ao22_x2_20_sig         : bit;
signal ao22_x2_19_sig         : bit;
signal ao22_x2_18_sig         : bit;
signal ao22_x2_17_sig         : bit;
signal ao22_x2_16_sig         : bit;
signal ao22_x2_15_sig         : bit;
signal ao22_x2_14_sig         : bit;
signal ao22_x2_13_sig         : bit;
signal ao22_x2_12_sig         : bit;
signal ao22_x2_11_sig         : bit;
signal ao22_x2_10_sig         : bit;
signal an12_x1_sig            : bit;
signal an12_x1_9_sig          : bit;
signal an12_x1_8_sig          : bit;
signal an12_x1_7_sig          : bit;
signal an12_x1_6_sig          : bit;
signal an12_x1_5_sig          : bit;
signal an12_x1_4_sig          : bit;
signal an12_x1_3_sig          : bit;
signal an12_x1_30_sig         : bit;
signal an12_x1_2_sig          : bit;
signal an12_x1_29_sig         : bit;
signal an12_x1_28_sig         : bit;
signal an12_x1_27_sig         : bit;
signal an12_x1_26_sig         : bit;
signal an12_x1_25_sig         : bit;
signal an12_x1_24_sig         : bit;
signal an12_x1_23_sig         : bit;
signal an12_x1_22_sig         : bit;
signal an12_x1_21_sig         : bit;
signal an12_x1_20_sig         : bit;
signal an12_x1_19_sig         : bit;
signal an12_x1_18_sig         : bit;
signal an12_x1_17_sig         : bit;
signal an12_x1_16_sig         : bit;
signal an12_x1_15_sig         : bit;
signal an12_x1_14_sig         : bit;
signal an12_x1_13_sig         : bit;
signal an12_x1_12_sig         : bit;
signal an12_x1_11_sig         : bit;
signal an12_x1_10_sig         : bit;
signal a4_x2_sig              : bit;
signal a4_x2_9_sig            : bit;
signal a4_x2_8_sig            : bit;
signal a4_x2_7_sig            : bit;
signal a4_x2_6_sig            : bit;
signal a4_x2_5_sig            : bit;
signal a4_x2_4_sig            : bit;
signal a4_x2_3_sig            : bit;
signal a4_x2_2_sig            : bit;
signal a3_x2_sig              : bit;
signal a3_x2_9_sig            : bit;
signal a3_x2_8_sig            : bit;
signal a3_x2_7_sig            : bit;
signal a3_x2_6_sig            : bit;
signal a3_x2_5_sig            : bit;
signal a3_x2_4_sig            : bit;
signal a3_x2_3_sig            : bit;
signal a3_x2_2_sig            : bit;
signal a3_x2_20_sig           : bit;
signal a3_x2_19_sig           : bit;
signal a3_x2_18_sig           : bit;
signal a3_x2_17_sig           : bit;
signal a3_x2_16_sig           : bit;
signal a3_x2_15_sig           : bit;
signal a3_x2_14_sig           : bit;
signal a3_x2_13_sig           : bit;
signal a3_x2_12_sig           : bit;
signal a3_x2_11_sig           : bit;
signal a3_x2_10_sig           : bit;
signal a2_x2_sig              : bit;
signal a2_x2_9_sig            : bit;
signal a2_x2_8_sig            : bit;
signal a2_x2_7_sig            : bit;
signal a2_x2_6_sig            : bit;
signal a2_x2_5_sig            : bit;
signal a2_x2_4_sig            : bit;
signal a2_x2_3_sig            : bit;
signal a2_x2_2_sig            : bit;
signal a2_x2_18_sig           : bit;
signal a2_x2_17_sig           : bit;
signal a2_x2_16_sig           : bit;
signal a2_x2_15_sig           : bit;
signal a2_x2_14_sig           : bit;
signal a2_x2_13_sig           : bit;
signal a2_x2_12_sig           : bit;
signal a2_x2_11_sig           : bit;
signal a2_x2_10_sig           : bit;

begin

not_reg_a_6_ins : inv_x2
   port map (
      i   => reg_a(6),
      nq  => not_reg_a(6),
      vdd => vdd,
      vss => vss
   );

not_reg_a_5_ins : inv_x2
   port map (
      i   => reg_a(5),
      nq  => not_reg_a(5),
      vdd => vdd,
      vss => vss
   );

not_reg_a_4_ins : inv_x2
   port map (
      i   => reg_a(4),
      nq  => not_reg_a(4),
      vdd => vdd,
      vss => vss
   );

not_reg_a_3_ins : inv_x2
   port map (
      i   => reg_a(3),
      nq  => not_reg_a(3),
      vdd => vdd,
      vss => vss
   );

not_reg_a_2_ins : inv_x2
   port map (
      i   => reg_a(2),
      nq  => not_reg_a(2),
      vdd => vdd,
      vss => vss
   );

not_reg_a_1_ins : inv_x2
   port map (
      i   => reg_a(1),
      nq  => not_reg_a(1),
      vdd => vdd,
      vss => vss
   );

not_reg_a_0_ins : inv_x2
   port map (
      i   => reg_a(0),
      nq  => not_reg_a(0),
      vdd => vdd,
      vss => vss
   );

not_reg_p_8_ins : inv_x2
   port map (
      i   => reg_p(8),
      nq  => not_reg_p(8),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_0_7_ins : inv_x2
   port map (
      i   => rtlcarry_0(7),
      nq  => not_rtlcarry_0(7),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_1_7_ins : inv_x2
   port map (
      i   => rtlcarry_1(7),
      nq  => not_rtlcarry_1(7),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_2_7_ins : inv_x2
   port map (
      i   => rtlcarry_2(7),
      nq  => not_rtlcarry_2(7),
      vdd => vdd,
      vss => vss
   );

not_reg_b_negat_7_ins : inv_x2
   port map (
      i   => reg_b_negat(7),
      nq  => not_reg_b_negat(7),
      vdd => vdd,
      vss => vss
   );

not_reg_b_7_ins : inv_x2
   port map (
      i   => reg_b(7),
      nq  => not_reg_b(7),
      vdd => vdd,
      vss => vss
   );

not_reg_p_7_ins : inv_x2
   port map (
      i   => reg_p(7),
      nq  => not_reg_p(7),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_3_6_ins : inv_x2
   port map (
      i   => rtlcarry_3(6),
      nq  => not_rtlcarry_3(6),
      vdd => vdd,
      vss => vss
   );

not_reg_p_6_ins : inv_x2
   port map (
      i   => reg_p(6),
      nq  => not_reg_p(6),
      vdd => vdd,
      vss => vss
   );

not_reg_p_5_ins : inv_x2
   port map (
      i   => reg_p(5),
      nq  => not_reg_p(5),
      vdd => vdd,
      vss => vss
   );

not_reg_p_4_ins : inv_x2
   port map (
      i   => reg_p(4),
      nq  => not_reg_p(4),
      vdd => vdd,
      vss => vss
   );

not_reg_p_3_ins : inv_x2
   port map (
      i   => reg_p(3),
      nq  => not_reg_p(3),
      vdd => vdd,
      vss => vss
   );

not_reg_p_2_ins : inv_x2
   port map (
      i   => reg_p(2),
      nq  => not_reg_p(2),
      vdd => vdd,
      vss => vss
   );

not_reg_p_1_ins : inv_x2
   port map (
      i   => reg_p(1),
      nq  => not_reg_p(1),
      vdd => vdd,
      vss => vss
   );

not_reg_a_7_ins : inv_x2
   port map (
      i   => reg_a(7),
      nq  => not_reg_a(7),
      vdd => vdd,
      vss => vss
   );

not_reg_n_7_ins : inv_x2
   port map (
      i   => reg_n(7),
      nq  => not_reg_n(7),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_5_6_ins : inv_x2
   port map (
      i   => rtlcarry_5(6),
      nq  => not_rtlcarry_5(6),
      vdd => vdd,
      vss => vss
   );

not_reg_n_6_ins : inv_x2
   port map (
      i   => reg_n(6),
      nq  => not_reg_n(6),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_5_5_ins : inv_x2
   port map (
      i   => rtlcarry_5(5),
      nq  => not_rtlcarry_5(5),
      vdd => vdd,
      vss => vss
   );

not_reg_n_5_ins : inv_x2
   port map (
      i   => reg_n(5),
      nq  => not_reg_n(5),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_5_4_ins : inv_x2
   port map (
      i   => rtlcarry_5(4),
      nq  => not_rtlcarry_5(4),
      vdd => vdd,
      vss => vss
   );

not_reg_n_4_ins : inv_x2
   port map (
      i   => reg_n(4),
      nq  => not_reg_n(4),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_5_3_ins : inv_x2
   port map (
      i   => rtlcarry_5(3),
      nq  => not_rtlcarry_5(3),
      vdd => vdd,
      vss => vss
   );

not_reg_n_3_ins : inv_x2
   port map (
      i   => reg_n(3),
      nq  => not_reg_n(3),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_5_2_ins : inv_x2
   port map (
      i   => rtlcarry_5(2),
      nq  => not_rtlcarry_5(2),
      vdd => vdd,
      vss => vss
   );

not_reg_n_2_ins : inv_x2
   port map (
      i   => reg_n(2),
      nq  => not_reg_n(2),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_5_1_ins : inv_x2
   port map (
      i   => rtlcarry_5(1),
      nq  => not_rtlcarry_5(1),
      vdd => vdd,
      vss => vss
   );

not_reg_n_1_ins : inv_x2
   port map (
      i   => reg_n(1),
      nq  => not_reg_n(1),
      vdd => vdd,
      vss => vss
   );

not_cd_reset_ins : inv_x2
   port map (
      i   => cd_reset,
      nq  => not_cd_reset,
      vdd => vdd,
      vss => vss
   );

not_cd_init_ins : inv_x2
   port map (
      i   => cd_init,
      nq  => not_cd_init,
      vdd => vdd,
      vss => vss
   );

not_cd_add_b_to_p_ins : inv_x2
   port map (
      i   => cd_add_b_to_p,
      nq  => not_cd_add_b_to_p,
      vdd => vdd,
      vss => vss
   );

not_cd_shift_left_p_ins : inv_x2
   port map (
      i   => cd_shift_left_p,
      nq  => not_cd_shift_left_p,
      vdd => vdd,
      vss => vss
   );

not_cd_subtract_from_p_ins : inv_x2
   port map (
      i   => cd_subtract_from_p,
      nq  => not_cd_subtract_from_p,
      vdd => vdd,
      vss => vss
   );

not_cd_add_to_p1_ins : inv_x2
   port map (
      i   => cd_add_to_p1,
      nq  => not_cd_add_to_p1,
      vdd => vdd,
      vss => vss
   );

not_cd_shift_left_a1_ins : inv_x2
   port map (
      i   => cd_shift_left_a1,
      nq  => not_cd_shift_left_a1,
      vdd => vdd,
      vss => vss
   );

not_cd_add_to_p2_ins : inv_x2
   port map (
      i   => cd_add_to_p2,
      nq  => not_cd_add_to_p2,
      vdd => vdd,
      vss => vss
   );

not_cd_shift_left_a2_ins : inv_x2
   port map (
      i   => cd_shift_left_a2,
      nq  => not_cd_shift_left_a2,
      vdd => vdd,
      vss => vss
   );

not_cd_add_to_a_ins : inv_x2
   port map (
      i   => cd_add_to_a,
      nq  => not_cd_add_to_a,
      vdd => vdd,
      vss => vss
   );

not_cd_ld_r_ins : inv_x2
   port map (
      i   => cd_ld_r,
      nq  => not_cd_ld_r,
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_1_ins : oa2a2a23_x2
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      i2  => zero_sig,
      i3  => reg_p(0),
      i4  => reg_p(0),
      i5  => reg_b(0),
      q   => rtlcarry_0(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_2_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(1),
      i1  => reg_b(1),
      i2  => rtlcarry_0(1),
      i3  => reg_p(1),
      i4  => rtlcarry_0(1),
      i5  => reg_b(1),
      q   => rtlcarry_0(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_3_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      i2  => reg_b(2),
      i3  => rtlcarry_0(2),
      i4  => rtlcarry_0(2),
      i5  => reg_p(2),
      q   => rtlcarry_0(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_4_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => reg_b(3),
      i3  => rtlcarry_0(3),
      i4  => rtlcarry_0(3),
      i5  => reg_p(3),
      q   => rtlcarry_0(4),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_5_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(4),
      i1  => reg_b(4),
      i2  => reg_b(4),
      i3  => rtlcarry_0(4),
      i4  => rtlcarry_0(4),
      i5  => reg_p(4),
      q   => rtlcarry_0(5),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_6_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(5),
      i1  => reg_b(5),
      i2  => reg_b(5),
      i3  => rtlcarry_0(5),
      i4  => rtlcarry_0(5),
      i5  => reg_p(5),
      q   => rtlcarry_0(6),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_7_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(6),
      i1  => reg_b(6),
      i2  => reg_b(6),
      i3  => rtlcarry_0(6),
      i4  => rtlcarry_0(6),
      i5  => reg_p(6),
      q   => rtlcarry_0(7),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_1_ins : oa2a2a23_x2
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      i2  => zero_sig,
      i3  => reg_p(0),
      i4  => reg_p(0),
      i5  => reg_b(0),
      q   => rtlcarry_1(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_2_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(1),
      i1  => reg_b(1),
      i2  => rtlcarry_1(1),
      i3  => reg_p(1),
      i4  => rtlcarry_1(1),
      i5  => reg_b(1),
      q   => rtlcarry_1(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_3_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      i2  => reg_b(2),
      i3  => rtlcarry_1(2),
      i4  => rtlcarry_1(2),
      i5  => reg_p(2),
      q   => rtlcarry_1(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_4_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      i2  => reg_b(3),
      i3  => rtlcarry_1(3),
      i4  => rtlcarry_1(3),
      i5  => reg_p(3),
      q   => rtlcarry_1(4),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_5_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(4),
      i1  => reg_b(4),
      i2  => reg_b(4),
      i3  => rtlcarry_1(4),
      i4  => rtlcarry_1(4),
      i5  => reg_p(4),
      q   => rtlcarry_1(5),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_6_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(5),
      i1  => reg_b(5),
      i2  => reg_b(5),
      i3  => rtlcarry_1(5),
      i4  => rtlcarry_1(5),
      i5  => reg_p(5),
      q   => rtlcarry_1(6),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_7_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(6),
      i1  => reg_b(6),
      i2  => reg_b(6),
      i3  => rtlcarry_1(6),
      i4  => rtlcarry_1(6),
      i5  => reg_p(6),
      q   => rtlcarry_1(7),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_1_ins : oa2a2a23_x2
   port map (
      i0  => reg_b_negat(0),
      i1  => zero_sig,
      i2  => zero_sig,
      i3  => reg_p(0),
      i4  => reg_p(0),
      i5  => reg_b_negat(0),
      q   => rtlcarry_2(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_2_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(1),
      i1  => reg_b_negat(1),
      i2  => reg_b_negat(1),
      i3  => rtlcarry_2(1),
      i4  => rtlcarry_2(1),
      i5  => reg_p(1),
      q   => rtlcarry_2(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_3_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(2),
      i1  => reg_b_negat(2),
      i2  => reg_b_negat(2),
      i3  => rtlcarry_2(2),
      i4  => rtlcarry_2(2),
      i5  => reg_p(2),
      q   => rtlcarry_2(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_4_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(3),
      i1  => reg_b_negat(3),
      i2  => reg_b_negat(3),
      i3  => rtlcarry_2(3),
      i4  => rtlcarry_2(3),
      i5  => reg_p(3),
      q   => rtlcarry_2(4),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_5_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(4),
      i1  => reg_b_negat(4),
      i2  => reg_b_negat(4),
      i3  => rtlcarry_2(4),
      i4  => rtlcarry_2(4),
      i5  => reg_p(4),
      q   => rtlcarry_2(5),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_6_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(5),
      i1  => reg_b_negat(5),
      i2  => reg_b_negat(5),
      i3  => rtlcarry_2(5),
      i4  => rtlcarry_2(5),
      i5  => reg_p(5),
      q   => rtlcarry_2(6),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_7_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(6),
      i1  => reg_b_negat(6),
      i2  => reg_b_negat(6),
      i3  => rtlcarry_2(6),
      i4  => rtlcarry_2(6),
      i5  => reg_p(6),
      q   => rtlcarry_2(7),
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => zero_sig,
      i1  => reg_b(0),
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_1_ins : na3_x1
   port map (
      i0  => one_sig,
      i1  => reg_b(0),
      i2  => on12_x1_sig,
      nq  => rtlcarry_3(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_2_ins : an12_x1
   port map (
      i0  => reg_b(1),
      i1  => rtlcarry_3(1),
      q   => rtlcarry_3(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_3_ins : an12_x1
   port map (
      i0  => reg_b(2),
      i1  => rtlcarry_3(2),
      q   => rtlcarry_3(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_4_ins : an12_x1
   port map (
      i0  => reg_b(3),
      i1  => rtlcarry_3(3),
      q   => rtlcarry_3(4),
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_5_ins : an12_x1
   port map (
      i0  => reg_b(4),
      i1  => rtlcarry_3(4),
      q   => rtlcarry_3(5),
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_6_ins : an12_x1
   port map (
      i0  => reg_b(5),
      i1  => rtlcarry_3(5),
      q   => rtlcarry_3(6),
      vdd => vdd,
      vss => vss
   );

rtlcarry_5_1_ins : an12_x1
   port map (
      i0  => zero_sig,
      i1  => reg_n(0),
      q   => rtlcarry_5(1),
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => not_rtlcarry_5(1),
      i1  => not_reg_n(1),
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_5_2_ins : nao22_x1
   port map (
      i0  => not_reg_n(1),
      i1  => not_rtlcarry_5(1),
      i2  => a2_x2_sig,
      nq  => rtlcarry_5(2),
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => not_rtlcarry_5(2),
      i1  => not_reg_n(2),
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_5_3_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_5(2),
      i1  => not_reg_n(2),
      i2  => a2_x2_2_sig,
      nq  => rtlcarry_5(3),
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => not_rtlcarry_5(3),
      i1  => not_reg_n(3),
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_5_4_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_5(3),
      i1  => not_reg_n(3),
      i2  => a2_x2_3_sig,
      nq  => rtlcarry_5(4),
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => not_rtlcarry_5(4),
      i1  => not_reg_n(4),
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_5_5_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_5(4),
      i1  => not_reg_n(4),
      i2  => a2_x2_4_sig,
      nq  => rtlcarry_5(5),
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => not_rtlcarry_5(5),
      i1  => not_reg_n(5),
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_5_6_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_5(5),
      i1  => not_reg_n(5),
      i2  => a2_x2_5_sig,
      nq  => rtlcarry_5(6),
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => zero_sig,
      i1  => cd_op2(0),
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_6_1_ins : na3_x1
   port map (
      i0  => one_sig,
      i1  => cd_op2(0),
      i2  => on12_x1_2_sig,
      nq  => rtlcarry_6(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_6_2_ins : an12_x1
   port map (
      i0  => cd_op2(1),
      i1  => rtlcarry_6(1),
      q   => rtlcarry_6(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_6_3_ins : an12_x1
   port map (
      i0  => cd_op2(2),
      i1  => rtlcarry_6(2),
      q   => rtlcarry_6(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_6_4_ins : an12_x1
   port map (
      i0  => cd_op2(3),
      i1  => rtlcarry_6(3),
      q   => rtlcarry_6(4),
      vdd => vdd,
      vss => vss
   );

rtlcarry_6_5_ins : an12_x1
   port map (
      i0  => cd_op2(4),
      i1  => rtlcarry_6(4),
      q   => rtlcarry_6(5),
      vdd => vdd,
      vss => vss
   );

rtlcarry_6_6_ins : an12_x1
   port map (
      i0  => cd_op2(5),
      i1  => rtlcarry_6(5),
      q   => rtlcarry_6(6),
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => zero_sig,
      i1  => reg_a(0),
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_8_1_ins : na3_x1
   port map (
      i0  => one_sig,
      i1  => not_reg_a(0),
      i2  => na2_x1_sig,
      nq  => rtlcarry_8(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_8_2_ins : an12_x1
   port map (
      i0  => not_reg_a(1),
      i1  => rtlcarry_8(1),
      q   => rtlcarry_8(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_8_3_ins : an12_x1
   port map (
      i0  => not_reg_a(2),
      i1  => rtlcarry_8(2),
      q   => rtlcarry_8(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_8_4_ins : an12_x1
   port map (
      i0  => not_reg_a(3),
      i1  => rtlcarry_8(3),
      q   => rtlcarry_8(4),
      vdd => vdd,
      vss => vss
   );

rtlcarry_8_5_ins : an12_x1
   port map (
      i0  => not_reg_a(4),
      i1  => rtlcarry_8(4),
      q   => rtlcarry_8(5),
      vdd => vdd,
      vss => vss
   );

rtlcarry_8_6_ins : an12_x1
   port map (
      i0  => not_reg_a(5),
      i1  => rtlcarry_8(5),
      q   => rtlcarry_8(6),
      vdd => vdd,
      vss => vss
   );

xr2_x1_ins : xr2_x1
   port map (
      i0  => reg_n(0),
      i1  => one_sig,
      q   => xr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => cd_reset,
      i2  => cd_init,
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_ins : nmx2_x1
   port map (
      cmd => no3_x1_sig,
      i0  => reg_n(0),
      i1  => xr2_x1_sig,
      nq  => nmx2_x1_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => cd_reset,
      i1  => not_cd_init,
      i2  => not_cd_reset,
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_ins : nao2o22_x1
   port map (
      i0  => nao22_x1_sig,
      i1  => nmx2_x1_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      nq  => nao2o22_x1_sig,
      vdd => vdd,
      vss => vss
   );

reg_n_0_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => nao2o22_x1_sig,
      q   => reg_n(0),
      vdd => vdd,
      vss => vss
   );

xr2_x1_2_ins : xr2_x1
   port map (
      i0  => rtlcarry_5(1),
      i1  => not_reg_n(1),
      q   => xr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => cd_reset,
      i2  => cd_init,
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_2_ins : nmx2_x1
   port map (
      cmd => no3_x1_2_sig,
      i0  => reg_n(1),
      i1  => xr2_x1_2_sig,
      nq  => nmx2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => cd_reset,
      i1  => not_cd_init,
      i2  => not_cd_reset,
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_2_ins : nao2o22_x1
   port map (
      i0  => nao22_x1_2_sig,
      i1  => nmx2_x1_2_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      nq  => nao2o22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

reg_n_1_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => nao2o22_x1_2_sig,
      q   => reg_n(1),
      vdd => vdd,
      vss => vss
   );

xr2_x1_3_ins : xr2_x1
   port map (
      i0  => rtlcarry_5(2),
      i1  => not_reg_n(2),
      q   => xr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => cd_reset,
      i2  => cd_init,
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_3_ins : nmx2_x1
   port map (
      cmd => no3_x1_3_sig,
      i0  => reg_n(2),
      i1  => xr2_x1_3_sig,
      nq  => nmx2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => cd_reset,
      i1  => not_cd_init,
      i2  => not_cd_reset,
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_3_ins : nao2o22_x1
   port map (
      i0  => nao22_x1_3_sig,
      i1  => nmx2_x1_3_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      nq  => nao2o22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

reg_n_2_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => nao2o22_x1_3_sig,
      q   => reg_n(2),
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      i2  => not_cd_shift_left_a1,
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => o3_x2_sig,
      i1  => not_reg_n(3),
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_4_ins : xr2_x1
   port map (
      i0  => rtlcarry_5(3),
      i1  => not_reg_n(3),
      q   => xr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_shift_left_a1,
      i2  => not_cd_reset,
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => a3_x2_sig,
      i1  => xr2_x1_4_sig,
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => na2_x1_2_sig,
      i1  => on12_x1_3_sig,
      i2  => o2_x2_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

reg_n_3_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_sig,
      q   => reg_n(3),
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      i2  => not_cd_shift_left_a1,
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_4_ins : on12_x1
   port map (
      i0  => o3_x2_2_sig,
      i1  => not_reg_n(4),
      q   => on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_5_ins : xr2_x1
   port map (
      i0  => rtlcarry_5(4),
      i1  => not_reg_n(4),
      q   => xr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_shift_left_a1,
      i2  => not_cd_reset,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => a3_x2_2_sig,
      i1  => xr2_x1_5_sig,
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => na2_x1_3_sig,
      i1  => on12_x1_4_sig,
      i2  => o2_x2_2_sig,
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

reg_n_4_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_2_sig,
      q   => reg_n(4),
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      i2  => not_cd_shift_left_a1,
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_5_ins : on12_x1
   port map (
      i0  => o3_x2_3_sig,
      i1  => not_reg_n(5),
      q   => on12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_6_ins : xr2_x1
   port map (
      i0  => rtlcarry_5(5),
      i1  => not_reg_n(5),
      q   => xr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_shift_left_a1,
      i2  => not_cd_reset,
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => a3_x2_3_sig,
      i1  => xr2_x1_6_sig,
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => na2_x1_4_sig,
      i1  => on12_x1_5_sig,
      i2  => o2_x2_3_sig,
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

reg_n_5_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_3_sig,
      q   => reg_n(5),
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      i2  => not_cd_shift_left_a1,
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_6_ins : on12_x1
   port map (
      i0  => o3_x2_4_sig,
      i1  => not_reg_n(6),
      q   => on12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_7_ins : xr2_x1
   port map (
      i0  => rtlcarry_5(6),
      i1  => not_reg_n(6),
      q   => xr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_shift_left_a1,
      i2  => not_cd_reset,
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => a3_x2_4_sig,
      i1  => xr2_x1_7_sig,
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => na2_x1_5_sig,
      i1  => on12_x1_6_sig,
      i2  => o2_x2_4_sig,
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

reg_n_6_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_4_sig,
      q   => reg_n(6),
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_5_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      i2  => not_cd_shift_left_a1,
      q   => o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_7_ins : on12_x1
   port map (
      i0  => o3_x2_5_sig,
      i1  => not_reg_n(7),
      q   => on12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => not_rtlcarry_5(6),
      i1  => not_reg_n(6),
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => not_rtlcarry_5(6),
      i1  => not_reg_n(6),
      i2  => a2_x2_6_sig,
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_8_ins : xr2_x1
   port map (
      i0  => nao22_x1_4_sig,
      i1  => not_reg_n(7),
      q   => xr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_5_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_shift_left_a1,
      i2  => not_cd_reset,
      q   => a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => a3_x2_5_sig,
      i1  => xr2_x1_8_sig,
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => na2_x1_6_sig,
      i1  => on12_x1_7_sig,
      i2  => o2_x2_5_sig,
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

reg_n_7_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_5_sig,
      q   => reg_n(7),
      vdd => vdd,
      vss => vss
   );

o3_x2_6_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => cd_add_to_p2,
      i1  => cd_add_to_p1,
      i2  => cd_subtract_from_p,
      i3  => cd_shift_left_p,
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => no4_x1_sig,
      i1  => not_cd_add_b_to_p,
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_7_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => o3_x2_7_sig,
      i1  => a2_x2_7_sig,
      i2  => reg_p(0),
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => na4_x1_sig,
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      i3  => no2_x1_sig,
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_ins : nxr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      nq  => nxr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => nxr2_x1_sig,
      i1  => cd_add_b_to_p,
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => not_cd_add_b_to_p,
      i1  => reg_a(7),
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => a2_x2_8_sig,
      i1  => an12_x1_sig,
      i2  => cd_shift_left_p,
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_9_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      i2  => xr2_x1_9_sig,
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_10_ins : xr2_x1
   port map (
      i0  => reg_b_negat(0),
      i1  => zero_sig,
      q   => xr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_2_ins : nxr2_x1
   port map (
      i0  => xr2_x1_10_sig,
      i1  => reg_p(0),
      nq  => nxr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => o2_x2_6_sig,
      i1  => nxr2_x1_2_sig,
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => no2_x1_2_sig,
      i1  => ao22_x2_3_sig,
      i2  => not_cd_add_to_p2,
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_3_ins : nxr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      nq  => nxr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_2_ins : an12_x1
   port map (
      i0  => nxr2_x1_3_sig,
      i1  => cd_add_b_to_p,
      q   => an12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_11_ins : xr2_x1
   port map (
      i0  => reg_b_negat(0),
      i1  => zero_sig,
      q   => xr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_4_ins : nxr2_x1
   port map (
      i0  => xr2_x1_11_sig,
      i1  => reg_p(0),
      nq  => nxr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_3_ins : an12_x1
   port map (
      i0  => nxr2_x1_4_sig,
      i1  => not_cd_add_b_to_p,
      q   => an12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => an12_x1_3_sig,
      i1  => an12_x1_2_sig,
      i2  => cd_subtract_from_p,
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_5_ins : nxr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      nq  => nxr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_4_ins : an12_x1
   port map (
      i0  => nxr2_x1_5_sig,
      i1  => cd_add_b_to_p,
      q   => an12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_12_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_6_ins : nxr2_x1
   port map (
      i0  => xr2_x1_12_sig,
      i1  => reg_p(0),
      nq  => nxr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_5_ins : an12_x1
   port map (
      i0  => nxr2_x1_6_sig,
      i1  => not_cd_add_b_to_p,
      q   => an12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => an12_x1_5_sig,
      i1  => an12_x1_4_sig,
      i2  => not_cd_subtract_from_p,
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => ao22_x2_6_sig,
      i1  => ao22_x2_5_sig,
      i2  => cd_add_to_p2,
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => ao22_x2_4_sig,
      i1  => ao22_x2_2_sig,
      i2  => not_cd_add_to_p1,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_7_ins : nxr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      nq  => nxr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_6_ins : an12_x1
   port map (
      i0  => nxr2_x1_7_sig,
      i1  => cd_add_b_to_p,
      q   => an12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_13_ins : xr2_x1
   port map (
      i0  => reg_b_negat(0),
      i1  => zero_sig,
      q   => xr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_8_ins : nxr2_x1
   port map (
      i0  => xr2_x1_13_sig,
      i1  => reg_p(0),
      nq  => nxr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_7_ins : an12_x1
   port map (
      i0  => nxr2_x1_8_sig,
      i1  => not_cd_add_b_to_p,
      q   => an12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_8_ins : ao22_x2
   port map (
      i0  => an12_x1_7_sig,
      i1  => an12_x1_6_sig,
      i2  => cd_subtract_from_p,
      q   => ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_9_ins : nxr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      nq  => nxr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_8_ins : an12_x1
   port map (
      i0  => nxr2_x1_9_sig,
      i1  => cd_add_b_to_p,
      q   => an12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_14_ins : xr2_x1
   port map (
      i0  => reg_b(0),
      i1  => zero_sig,
      q   => xr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_10_ins : nxr2_x1
   port map (
      i0  => xr2_x1_14_sig,
      i1  => reg_p(0),
      nq  => nxr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_9_ins : an12_x1
   port map (
      i0  => nxr2_x1_10_sig,
      i1  => not_cd_add_b_to_p,
      q   => an12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_9_ins : ao22_x2
   port map (
      i0  => an12_x1_9_sig,
      i1  => an12_x1_8_sig,
      i2  => not_cd_subtract_from_p,
      q   => ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_7_ins : ao22_x2
   port map (
      i0  => ao22_x2_9_sig,
      i1  => ao22_x2_8_sig,
      i2  => cd_add_to_p1,
      q   => ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => ao22_x2_7_sig,
      i1  => ao22_x2_sig,
      i2  => not_cd_shift_left_p,
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => nao22_x1_7_sig,
      i1  => nao22_x1_6_sig,
      i2  => o4_x2_sig,
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => oa22_x2_sig,
      i1  => nao22_x1_5_sig,
      i2  => o3_x2_6_sig,
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_0_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_6_sig,
      q   => reg_p(0),
      vdd => vdd,
      vss => vss
   );

o3_x2_8_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_2_ins : no4_x1
   port map (
      i0  => cd_add_to_p2,
      i1  => cd_add_to_p1,
      i2  => cd_subtract_from_p,
      i3  => cd_shift_left_p,
      nq  => no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => no4_x1_2_sig,
      i1  => not_cd_add_b_to_p,
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_9_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => o3_x2_9_sig,
      i1  => a2_x2_9_sig,
      i2  => reg_p(1),
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => na4_x1_2_sig,
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_2_ins : o4_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      i3  => no2_x1_3_sig,
      q   => o4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => reg_b(1),
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_11_ins : nxr2_x1
   port map (
      i0  => rtlcarry_3(1),
      i1  => inv_x2_sig,
      nq  => nxr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_10_ins : an12_x1
   port map (
      i0  => nxr2_x1_11_sig,
      i1  => cd_add_b_to_p,
      q   => an12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => not_cd_add_b_to_p,
      i1  => reg_p(0),
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_9_ins : nao22_x1
   port map (
      i0  => a2_x2_10_sig,
      i1  => an12_x1_10_sig,
      i2  => cd_shift_left_p,
      nq  => nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_15_ins : xr2_x1
   port map (
      i0  => reg_p(1),
      i1  => reg_b_negat(1),
      q   => xr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_12_ins : nxr2_x1
   port map (
      i0  => rtlcarry_2(1),
      i1  => xr2_x1_15_sig,
      nq  => nxr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => o2_x2_7_sig,
      i1  => nxr2_x1_12_sig,
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => reg_b(1),
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_16_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(1),
      i1  => inv_x2_2_sig,
      q   => xr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_12_ins : ao22_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      i2  => xr2_x1_16_sig,
      q   => ao22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_11_ins : ao22_x2
   port map (
      i0  => ao22_x2_12_sig,
      i1  => no2_x1_4_sig,
      i2  => not_cd_add_to_p2,
      q   => ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_17_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(1),
      i1  => reg_b(1),
      q   => xr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_13_ins : nxr2_x1
   port map (
      i0  => xr2_x1_17_sig,
      i1  => reg_p(1),
      nq  => nxr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_11_ins : an12_x1
   port map (
      i0  => nxr2_x1_13_sig,
      i1  => not_cd_add_b_to_p,
      q   => an12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => reg_b(1),
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_14_ins : nxr2_x1
   port map (
      i0  => rtlcarry_3(1),
      i1  => inv_x2_3_sig,
      nq  => nxr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_12_ins : an12_x1
   port map (
      i0  => nxr2_x1_14_sig,
      i1  => cd_add_b_to_p,
      q   => an12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_14_ins : ao22_x2
   port map (
      i0  => an12_x1_12_sig,
      i1  => an12_x1_11_sig,
      i2  => not_cd_subtract_from_p,
      q   => ao22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_18_ins : xr2_x1
   port map (
      i0  => reg_p(1),
      i1  => reg_b_negat(1),
      q   => xr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_15_ins : nxr2_x1
   port map (
      i0  => rtlcarry_2(1),
      i1  => xr2_x1_18_sig,
      nq  => nxr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_13_ins : an12_x1
   port map (
      i0  => nxr2_x1_15_sig,
      i1  => not_cd_add_b_to_p,
      q   => an12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => reg_b(1),
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_16_ins : nxr2_x1
   port map (
      i0  => rtlcarry_3(1),
      i1  => inv_x2_4_sig,
      nq  => nxr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_14_ins : an12_x1
   port map (
      i0  => nxr2_x1_16_sig,
      i1  => cd_add_b_to_p,
      q   => an12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_15_ins : ao22_x2
   port map (
      i0  => an12_x1_14_sig,
      i1  => an12_x1_13_sig,
      i2  => cd_subtract_from_p,
      q   => ao22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_13_ins : ao22_x2
   port map (
      i0  => ao22_x2_15_sig,
      i1  => ao22_x2_14_sig,
      i2  => cd_add_to_p2,
      q   => ao22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_10_ins : ao22_x2
   port map (
      i0  => ao22_x2_13_sig,
      i1  => ao22_x2_11_sig,
      i2  => not_cd_add_to_p1,
      q   => ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_19_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(1),
      i1  => reg_b(1),
      q   => xr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_17_ins : nxr2_x1
   port map (
      i0  => xr2_x1_19_sig,
      i1  => reg_p(1),
      nq  => nxr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_15_ins : an12_x1
   port map (
      i0  => nxr2_x1_17_sig,
      i1  => not_cd_add_b_to_p,
      q   => an12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => reg_b(1),
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_18_ins : nxr2_x1
   port map (
      i0  => rtlcarry_3(1),
      i1  => inv_x2_5_sig,
      nq  => nxr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_16_ins : an12_x1
   port map (
      i0  => nxr2_x1_18_sig,
      i1  => cd_add_b_to_p,
      q   => an12_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_17_ins : ao22_x2
   port map (
      i0  => an12_x1_16_sig,
      i1  => an12_x1_15_sig,
      i2  => not_cd_subtract_from_p,
      q   => ao22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_20_ins : xr2_x1
   port map (
      i0  => reg_p(1),
      i1  => reg_b_negat(1),
      q   => xr2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_19_ins : nxr2_x1
   port map (
      i0  => rtlcarry_2(1),
      i1  => xr2_x1_20_sig,
      nq  => nxr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_17_ins : an12_x1
   port map (
      i0  => nxr2_x1_19_sig,
      i1  => not_cd_add_b_to_p,
      q   => an12_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => reg_b(1),
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_20_ins : nxr2_x1
   port map (
      i0  => rtlcarry_3(1),
      i1  => inv_x2_6_sig,
      nq  => nxr2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_18_ins : an12_x1
   port map (
      i0  => nxr2_x1_20_sig,
      i1  => cd_add_b_to_p,
      q   => an12_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_18_ins : ao22_x2
   port map (
      i0  => an12_x1_18_sig,
      i1  => an12_x1_17_sig,
      i2  => cd_subtract_from_p,
      q   => ao22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_16_ins : ao22_x2
   port map (
      i0  => ao22_x2_18_sig,
      i1  => ao22_x2_17_sig,
      i2  => cd_add_to_p1,
      q   => ao22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_10_ins : nao22_x1
   port map (
      i0  => ao22_x2_16_sig,
      i1  => ao22_x2_10_sig,
      i2  => not_cd_shift_left_p,
      nq  => nao22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => nao22_x1_10_sig,
      i1  => nao22_x1_9_sig,
      i2  => o4_x2_2_sig,
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => oa22_x2_2_sig,
      i1  => nao22_x1_8_sig,
      i2  => o3_x2_8_sig,
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_1_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_7_sig,
      q   => reg_p(1),
      vdd => vdd,
      vss => vss
   );

o3_x2_10_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_8_ins : on12_x1
   port map (
      i0  => a4_x2_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => on12_x1_8_sig,
      i1  => no3_x1_4_sig,
      i2  => not_reg_p(2),
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => na4_x1_3_sig,
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_3_ins : no4_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => no2_x1_5_sig,
      i3  => cd_ld_op1,
      nq  => no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_8_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_reg_p(1),
      q   => o2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => reg_b(2),
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_21_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(2),
      i1  => inv_x2_7_sig,
      q   => xr2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_9_ins : on12_x1
   port map (
      i0  => xr2_x1_21_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => on12_x1_9_sig,
      i1  => o2_x2_8_sig,
      i2  => not_cd_shift_left_p,
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => reg_b(2),
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_22_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(2),
      i1  => inv_x2_8_sig,
      q   => xr2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_10_ins : on12_x1
   port map (
      i0  => xr2_x1_22_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_24_ins : xr2_x1
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      q   => xr2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_23_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(2),
      i1  => xr2_x1_24_sig,
      q   => xr2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_11_ins : on12_x1
   port map (
      i0  => xr2_x1_23_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => on12_x1_11_sig,
      i1  => on12_x1_10_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => reg_b(2),
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_25_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(2),
      i1  => inv_x2_9_sig,
      q   => xr2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_12_ins : on12_x1
   port map (
      i0  => xr2_x1_25_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_27_ins : xr2_x1
   port map (
      i0  => reg_p(2),
      i1  => reg_b_negat(2),
      q   => xr2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_26_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(2),
      i1  => xr2_x1_27_sig,
      q   => xr2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_13_ins : on12_x1
   port map (
      i0  => xr2_x1_26_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => on12_x1_13_sig,
      i1  => on12_x1_12_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => oa22_x2_6_sig,
      i1  => oa22_x2_5_sig,
      i2  => not_cd_add_to_p1,
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => reg_b(2),
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_28_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(2),
      i1  => inv_x2_10_sig,
      q   => xr2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_12_ins : nao22_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      i2  => xr2_x1_28_sig,
      nq  => nao22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_29_ins : xr2_x1
   port map (
      i0  => reg_p(2),
      i1  => reg_b_negat(2),
      q   => xr2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_21_ins : nxr2_x1
   port map (
      i0  => rtlcarry_2(2),
      i1  => xr2_x1_29_sig,
      nq  => nxr2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_10_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      q   => o2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_9_ins : o2_x2
   port map (
      i0  => o2_x2_10_sig,
      i1  => nxr2_x1_21_sig,
      q   => o2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => o2_x2_9_sig,
      i1  => nao22_x1_12_sig,
      i2  => cd_add_to_p2,
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => reg_b(2),
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_30_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(2),
      i1  => inv_x2_11_sig,
      q   => xr2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_14_ins : on12_x1
   port map (
      i0  => xr2_x1_30_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_32_ins : xr2_x1
   port map (
      i0  => reg_p(2),
      i1  => reg_b(2),
      q   => xr2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_31_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(2),
      i1  => xr2_x1_32_sig,
      q   => xr2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_15_ins : on12_x1
   port map (
      i0  => xr2_x1_31_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_10_ins : oa22_x2
   port map (
      i0  => on12_x1_15_sig,
      i1  => on12_x1_14_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_12_ins : inv_x2
   port map (
      i   => reg_b(2),
      nq  => inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_33_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(2),
      i1  => inv_x2_12_sig,
      q   => xr2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_16_ins : on12_x1
   port map (
      i0  => xr2_x1_33_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_35_ins : xr2_x1
   port map (
      i0  => reg_p(2),
      i1  => reg_b_negat(2),
      q   => xr2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_34_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(2),
      i1  => xr2_x1_35_sig,
      q   => xr2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_17_ins : on12_x1
   port map (
      i0  => xr2_x1_34_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_11_ins : oa22_x2
   port map (
      i0  => on12_x1_17_sig,
      i1  => on12_x1_16_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => oa22_x2_11_sig,
      i1  => oa22_x2_10_sig,
      i2  => not_cd_add_to_p2,
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => oa22_x2_9_sig,
      i1  => oa22_x2_8_sig,
      i2  => cd_add_to_p1,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => oa22_x2_7_sig,
      i1  => oa22_x2_4_sig,
      i2  => cd_shift_left_p,
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_11_ins : nao22_x1
   port map (
      i0  => noa22_x1_10_sig,
      i1  => noa22_x1_9_sig,
      i2  => no4_x1_3_sig,
      nq  => nao22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => nao22_x1_11_sig,
      i1  => oa22_x2_3_sig,
      i2  => o3_x2_10_sig,
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_2_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_8_sig,
      q   => reg_p(2),
      vdd => vdd,
      vss => vss
   );

o3_x2_11_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_18_ins : on12_x1
   port map (
      i0  => a4_x2_2_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_12_ins : oa22_x2
   port map (
      i0  => on12_x1_18_sig,
      i1  => no3_x1_5_sig,
      i2  => not_reg_p(3),
      q   => oa22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => na4_x1_4_sig,
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_4_ins : no4_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => no2_x1_6_sig,
      i3  => cd_ld_op1,
      nq  => no4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_11_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_reg_p(2),
      q   => o2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_13_ins : inv_x2
   port map (
      i   => reg_b(3),
      nq  => inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_36_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => inv_x2_13_sig,
      q   => xr2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_19_ins : on12_x1
   port map (
      i0  => xr2_x1_36_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_12_ins : noa22_x1
   port map (
      i0  => on12_x1_19_sig,
      i1  => o2_x2_11_sig,
      i2  => not_cd_shift_left_p,
      nq  => noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_14_ins : inv_x2
   port map (
      i   => reg_b(3),
      nq  => inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_37_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => inv_x2_14_sig,
      q   => xr2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_20_ins : on12_x1
   port map (
      i0  => xr2_x1_37_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_39_ins : xr2_x1
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      q   => xr2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_38_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(3),
      i1  => xr2_x1_39_sig,
      q   => xr2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_21_ins : on12_x1
   port map (
      i0  => xr2_x1_38_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_14_ins : oa22_x2
   port map (
      i0  => on12_x1_21_sig,
      i1  => on12_x1_20_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_15_ins : inv_x2
   port map (
      i   => reg_b(3),
      nq  => inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_40_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => inv_x2_15_sig,
      q   => xr2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_22_ins : on12_x1
   port map (
      i0  => xr2_x1_40_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_42_ins : xr2_x1
   port map (
      i0  => reg_p(3),
      i1  => reg_b_negat(3),
      q   => xr2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_41_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(3),
      i1  => xr2_x1_42_sig,
      q   => xr2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_23_ins : on12_x1
   port map (
      i0  => xr2_x1_41_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_15_ins : oa22_x2
   port map (
      i0  => on12_x1_23_sig,
      i1  => on12_x1_22_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_13_ins : oa22_x2
   port map (
      i0  => oa22_x2_15_sig,
      i1  => oa22_x2_14_sig,
      i2  => not_cd_add_to_p1,
      q   => oa22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_16_ins : inv_x2
   port map (
      i   => reg_b(3),
      nq  => inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_43_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => inv_x2_16_sig,
      q   => xr2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_14_ins : nao22_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      i2  => xr2_x1_43_sig,
      nq  => nao22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_44_ins : xr2_x1
   port map (
      i0  => reg_p(3),
      i1  => reg_b_negat(3),
      q   => xr2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_22_ins : nxr2_x1
   port map (
      i0  => rtlcarry_2(3),
      i1  => xr2_x1_44_sig,
      nq  => nxr2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_13_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      q   => o2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_12_ins : o2_x2
   port map (
      i0  => o2_x2_13_sig,
      i1  => nxr2_x1_22_sig,
      q   => o2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_17_ins : oa22_x2
   port map (
      i0  => o2_x2_12_sig,
      i1  => nao22_x1_14_sig,
      i2  => cd_add_to_p2,
      q   => oa22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_17_ins : inv_x2
   port map (
      i   => reg_b(3),
      nq  => inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_45_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => inv_x2_17_sig,
      q   => xr2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_24_ins : on12_x1
   port map (
      i0  => xr2_x1_45_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_47_ins : xr2_x1
   port map (
      i0  => reg_p(3),
      i1  => reg_b(3),
      q   => xr2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_46_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(3),
      i1  => xr2_x1_47_sig,
      q   => xr2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_25_ins : on12_x1
   port map (
      i0  => xr2_x1_46_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_19_ins : oa22_x2
   port map (
      i0  => on12_x1_25_sig,
      i1  => on12_x1_24_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_18_ins : inv_x2
   port map (
      i   => reg_b(3),
      nq  => inv_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_48_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(3),
      i1  => inv_x2_18_sig,
      q   => xr2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_26_ins : on12_x1
   port map (
      i0  => xr2_x1_48_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_50_ins : xr2_x1
   port map (
      i0  => reg_p(3),
      i1  => reg_b_negat(3),
      q   => xr2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_49_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(3),
      i1  => xr2_x1_50_sig,
      q   => xr2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_27_ins : on12_x1
   port map (
      i0  => xr2_x1_49_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_20_ins : oa22_x2
   port map (
      i0  => on12_x1_27_sig,
      i1  => on12_x1_26_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_18_ins : oa22_x2
   port map (
      i0  => oa22_x2_20_sig,
      i1  => oa22_x2_19_sig,
      i2  => not_cd_add_to_p2,
      q   => oa22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_16_ins : oa22_x2
   port map (
      i0  => oa22_x2_18_sig,
      i1  => oa22_x2_17_sig,
      i2  => cd_add_to_p1,
      q   => oa22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_13_ins : noa22_x1
   port map (
      i0  => oa22_x2_16_sig,
      i1  => oa22_x2_13_sig,
      i2  => cd_shift_left_p,
      nq  => noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_13_ins : nao22_x1
   port map (
      i0  => noa22_x1_13_sig,
      i1  => noa22_x1_12_sig,
      i2  => no4_x1_4_sig,
      nq  => nao22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_11_ins : noa22_x1
   port map (
      i0  => nao22_x1_13_sig,
      i1  => oa22_x2_12_sig,
      i2  => o3_x2_11_sig,
      nq  => noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_3_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_11_sig,
      q   => reg_p(3),
      vdd => vdd,
      vss => vss
   );

o3_x2_12_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_28_ins : on12_x1
   port map (
      i0  => a4_x2_3_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_21_ins : oa22_x2
   port map (
      i0  => on12_x1_28_sig,
      i1  => no3_x1_6_sig,
      i2  => not_reg_p(4),
      q   => oa22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_5_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      nq  => na4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => na4_x1_5_sig,
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_5_ins : no4_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => no2_x1_7_sig,
      i3  => cd_ld_op1,
      nq  => no4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_14_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_reg_p(3),
      q   => o2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_19_ins : inv_x2
   port map (
      i   => reg_b(4),
      nq  => inv_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_51_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(4),
      i1  => inv_x2_19_sig,
      q   => xr2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_29_ins : on12_x1
   port map (
      i0  => xr2_x1_51_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_15_ins : noa22_x1
   port map (
      i0  => on12_x1_29_sig,
      i1  => o2_x2_14_sig,
      i2  => not_cd_shift_left_p,
      nq  => noa22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_20_ins : inv_x2
   port map (
      i   => reg_b(4),
      nq  => inv_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_52_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(4),
      i1  => inv_x2_20_sig,
      q   => xr2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_30_ins : on12_x1
   port map (
      i0  => xr2_x1_52_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_54_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => reg_b(4),
      q   => xr2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_53_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(4),
      i1  => xr2_x1_54_sig,
      q   => xr2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_31_ins : on12_x1
   port map (
      i0  => xr2_x1_53_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_23_ins : oa22_x2
   port map (
      i0  => on12_x1_31_sig,
      i1  => on12_x1_30_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_21_ins : inv_x2
   port map (
      i   => reg_b(4),
      nq  => inv_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_55_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(4),
      i1  => inv_x2_21_sig,
      q   => xr2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_32_ins : on12_x1
   port map (
      i0  => xr2_x1_55_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_57_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => reg_b_negat(4),
      q   => xr2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_56_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(4),
      i1  => xr2_x1_57_sig,
      q   => xr2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_33_ins : on12_x1
   port map (
      i0  => xr2_x1_56_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_24_ins : oa22_x2
   port map (
      i0  => on12_x1_33_sig,
      i1  => on12_x1_32_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_22_ins : oa22_x2
   port map (
      i0  => oa22_x2_24_sig,
      i1  => oa22_x2_23_sig,
      i2  => not_cd_add_to_p1,
      q   => oa22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_22_ins : inv_x2
   port map (
      i   => reg_b(4),
      nq  => inv_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_58_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(4),
      i1  => inv_x2_22_sig,
      q   => xr2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_16_ins : nao22_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      i2  => xr2_x1_58_sig,
      nq  => nao22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_59_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => reg_b_negat(4),
      q   => xr2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_23_ins : nxr2_x1
   port map (
      i0  => rtlcarry_2(4),
      i1  => xr2_x1_59_sig,
      nq  => nxr2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_16_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      q   => o2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_15_ins : o2_x2
   port map (
      i0  => o2_x2_16_sig,
      i1  => nxr2_x1_23_sig,
      q   => o2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_26_ins : oa22_x2
   port map (
      i0  => o2_x2_15_sig,
      i1  => nao22_x1_16_sig,
      i2  => cd_add_to_p2,
      q   => oa22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_23_ins : inv_x2
   port map (
      i   => reg_b(4),
      nq  => inv_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_60_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(4),
      i1  => inv_x2_23_sig,
      q   => xr2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_34_ins : on12_x1
   port map (
      i0  => xr2_x1_60_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_62_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => reg_b(4),
      q   => xr2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_61_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(4),
      i1  => xr2_x1_62_sig,
      q   => xr2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_35_ins : on12_x1
   port map (
      i0  => xr2_x1_61_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_28_ins : oa22_x2
   port map (
      i0  => on12_x1_35_sig,
      i1  => on12_x1_34_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_24_ins : inv_x2
   port map (
      i   => reg_b(4),
      nq  => inv_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_63_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(4),
      i1  => inv_x2_24_sig,
      q   => xr2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_36_ins : on12_x1
   port map (
      i0  => xr2_x1_63_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_65_ins : xr2_x1
   port map (
      i0  => reg_p(4),
      i1  => reg_b_negat(4),
      q   => xr2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_64_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(4),
      i1  => xr2_x1_65_sig,
      q   => xr2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_37_ins : on12_x1
   port map (
      i0  => xr2_x1_64_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_29_ins : oa22_x2
   port map (
      i0  => on12_x1_37_sig,
      i1  => on12_x1_36_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_27_ins : oa22_x2
   port map (
      i0  => oa22_x2_29_sig,
      i1  => oa22_x2_28_sig,
      i2  => not_cd_add_to_p2,
      q   => oa22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_25_ins : oa22_x2
   port map (
      i0  => oa22_x2_27_sig,
      i1  => oa22_x2_26_sig,
      i2  => cd_add_to_p1,
      q   => oa22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_16_ins : noa22_x1
   port map (
      i0  => oa22_x2_25_sig,
      i1  => oa22_x2_22_sig,
      i2  => cd_shift_left_p,
      nq  => noa22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_15_ins : nao22_x1
   port map (
      i0  => noa22_x1_16_sig,
      i1  => noa22_x1_15_sig,
      i2  => no4_x1_5_sig,
      nq  => nao22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_14_ins : noa22_x1
   port map (
      i0  => nao22_x1_15_sig,
      i1  => oa22_x2_21_sig,
      i2  => o3_x2_12_sig,
      nq  => noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_4_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_14_sig,
      q   => reg_p(4),
      vdd => vdd,
      vss => vss
   );

o3_x2_13_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_4_ins : a4_x2
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      q   => a4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_38_ins : on12_x1
   port map (
      i0  => a4_x2_4_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_30_ins : oa22_x2
   port map (
      i0  => on12_x1_38_sig,
      i1  => no3_x1_7_sig,
      i2  => not_reg_p(5),
      q   => oa22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_6_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      nq  => na4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => na4_x1_6_sig,
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_6_ins : no4_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => no2_x1_8_sig,
      i3  => cd_ld_op1,
      nq  => no4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_17_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_reg_p(4),
      q   => o2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_25_ins : inv_x2
   port map (
      i   => reg_b(5),
      nq  => inv_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_66_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(5),
      i1  => inv_x2_25_sig,
      q   => xr2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_39_ins : on12_x1
   port map (
      i0  => xr2_x1_66_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_18_ins : noa22_x1
   port map (
      i0  => on12_x1_39_sig,
      i1  => o2_x2_17_sig,
      i2  => not_cd_shift_left_p,
      nq  => noa22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_26_ins : inv_x2
   port map (
      i   => reg_b(5),
      nq  => inv_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_67_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(5),
      i1  => inv_x2_26_sig,
      q   => xr2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_40_ins : on12_x1
   port map (
      i0  => xr2_x1_67_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_69_ins : xr2_x1
   port map (
      i0  => reg_p(5),
      i1  => reg_b(5),
      q   => xr2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_68_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(5),
      i1  => xr2_x1_69_sig,
      q   => xr2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_41_ins : on12_x1
   port map (
      i0  => xr2_x1_68_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_32_ins : oa22_x2
   port map (
      i0  => on12_x1_41_sig,
      i1  => on12_x1_40_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_27_ins : inv_x2
   port map (
      i   => reg_b(5),
      nq  => inv_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_70_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(5),
      i1  => inv_x2_27_sig,
      q   => xr2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_42_ins : on12_x1
   port map (
      i0  => xr2_x1_70_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_72_ins : xr2_x1
   port map (
      i0  => reg_p(5),
      i1  => reg_b_negat(5),
      q   => xr2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_71_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(5),
      i1  => xr2_x1_72_sig,
      q   => xr2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_43_ins : on12_x1
   port map (
      i0  => xr2_x1_71_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_33_ins : oa22_x2
   port map (
      i0  => on12_x1_43_sig,
      i1  => on12_x1_42_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_31_ins : oa22_x2
   port map (
      i0  => oa22_x2_33_sig,
      i1  => oa22_x2_32_sig,
      i2  => not_cd_add_to_p1,
      q   => oa22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_28_ins : inv_x2
   port map (
      i   => reg_b(5),
      nq  => inv_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_73_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(5),
      i1  => inv_x2_28_sig,
      q   => xr2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_18_ins : nao22_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      i2  => xr2_x1_73_sig,
      nq  => nao22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_74_ins : xr2_x1
   port map (
      i0  => reg_p(5),
      i1  => reg_b_negat(5),
      q   => xr2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_24_ins : nxr2_x1
   port map (
      i0  => rtlcarry_2(5),
      i1  => xr2_x1_74_sig,
      nq  => nxr2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_19_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      q   => o2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_18_ins : o2_x2
   port map (
      i0  => o2_x2_19_sig,
      i1  => nxr2_x1_24_sig,
      q   => o2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_35_ins : oa22_x2
   port map (
      i0  => o2_x2_18_sig,
      i1  => nao22_x1_18_sig,
      i2  => cd_add_to_p2,
      q   => oa22_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_29_ins : inv_x2
   port map (
      i   => reg_b(5),
      nq  => inv_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_75_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(5),
      i1  => inv_x2_29_sig,
      q   => xr2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_44_ins : on12_x1
   port map (
      i0  => xr2_x1_75_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_77_ins : xr2_x1
   port map (
      i0  => reg_p(5),
      i1  => reg_b(5),
      q   => xr2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_76_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(5),
      i1  => xr2_x1_77_sig,
      q   => xr2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_45_ins : on12_x1
   port map (
      i0  => xr2_x1_76_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_37_ins : oa22_x2
   port map (
      i0  => on12_x1_45_sig,
      i1  => on12_x1_44_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_30_ins : inv_x2
   port map (
      i   => reg_b(5),
      nq  => inv_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_78_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(5),
      i1  => inv_x2_30_sig,
      q   => xr2_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_46_ins : on12_x1
   port map (
      i0  => xr2_x1_78_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_80_ins : xr2_x1
   port map (
      i0  => reg_p(5),
      i1  => reg_b_negat(5),
      q   => xr2_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_79_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(5),
      i1  => xr2_x1_80_sig,
      q   => xr2_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_47_ins : on12_x1
   port map (
      i0  => xr2_x1_79_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_38_ins : oa22_x2
   port map (
      i0  => on12_x1_47_sig,
      i1  => on12_x1_46_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_36_ins : oa22_x2
   port map (
      i0  => oa22_x2_38_sig,
      i1  => oa22_x2_37_sig,
      i2  => not_cd_add_to_p2,
      q   => oa22_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_34_ins : oa22_x2
   port map (
      i0  => oa22_x2_36_sig,
      i1  => oa22_x2_35_sig,
      i2  => cd_add_to_p1,
      q   => oa22_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_19_ins : noa22_x1
   port map (
      i0  => oa22_x2_34_sig,
      i1  => oa22_x2_31_sig,
      i2  => cd_shift_left_p,
      nq  => noa22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_17_ins : nao22_x1
   port map (
      i0  => noa22_x1_19_sig,
      i1  => noa22_x1_18_sig,
      i2  => no4_x1_6_sig,
      nq  => nao22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_17_ins : noa22_x1
   port map (
      i0  => nao22_x1_17_sig,
      i1  => oa22_x2_30_sig,
      i2  => o3_x2_13_sig,
      nq  => noa22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_5_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_17_sig,
      q   => reg_p(5),
      vdd => vdd,
      vss => vss
   );

o3_x2_14_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_5_ins : a4_x2
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      q   => a4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_48_ins : on12_x1
   port map (
      i0  => a4_x2_5_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_39_ins : oa22_x2
   port map (
      i0  => on12_x1_48_sig,
      i1  => no3_x1_8_sig,
      i2  => not_reg_p(6),
      q   => oa22_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_7_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      nq  => na4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => na4_x1_7_sig,
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_7_ins : no4_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => no2_x1_9_sig,
      i3  => cd_ld_op1,
      nq  => no4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_20_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_reg_p(5),
      q   => o2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_31_ins : inv_x2
   port map (
      i   => reg_b(6),
      nq  => inv_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_81_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(6),
      i1  => inv_x2_31_sig,
      q   => xr2_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_49_ins : on12_x1
   port map (
      i0  => xr2_x1_81_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_21_ins : noa22_x1
   port map (
      i0  => on12_x1_49_sig,
      i1  => o2_x2_20_sig,
      i2  => not_cd_shift_left_p,
      nq  => noa22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_32_ins : inv_x2
   port map (
      i   => reg_b(6),
      nq  => inv_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_82_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(6),
      i1  => inv_x2_32_sig,
      q   => xr2_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_50_ins : on12_x1
   port map (
      i0  => xr2_x1_82_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_84_ins : xr2_x1
   port map (
      i0  => reg_p(6),
      i1  => reg_b(6),
      q   => xr2_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_83_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(6),
      i1  => xr2_x1_84_sig,
      q   => xr2_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_51_ins : on12_x1
   port map (
      i0  => xr2_x1_83_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_41_ins : oa22_x2
   port map (
      i0  => on12_x1_51_sig,
      i1  => on12_x1_50_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_33_ins : inv_x2
   port map (
      i   => reg_b(6),
      nq  => inv_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_85_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(6),
      i1  => inv_x2_33_sig,
      q   => xr2_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_52_ins : on12_x1
   port map (
      i0  => xr2_x1_85_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_87_ins : xr2_x1
   port map (
      i0  => reg_p(6),
      i1  => reg_b_negat(6),
      q   => xr2_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_86_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(6),
      i1  => xr2_x1_87_sig,
      q   => xr2_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_53_ins : on12_x1
   port map (
      i0  => xr2_x1_86_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_42_ins : oa22_x2
   port map (
      i0  => on12_x1_53_sig,
      i1  => on12_x1_52_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_40_ins : oa22_x2
   port map (
      i0  => oa22_x2_42_sig,
      i1  => oa22_x2_41_sig,
      i2  => not_cd_add_to_p1,
      q   => oa22_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_34_ins : inv_x2
   port map (
      i   => reg_b(6),
      nq  => inv_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_88_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(6),
      i1  => inv_x2_34_sig,
      q   => xr2_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_20_ins : nao22_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      i2  => xr2_x1_88_sig,
      nq  => nao22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_89_ins : xr2_x1
   port map (
      i0  => reg_p(6),
      i1  => reg_b_negat(6),
      q   => xr2_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_25_ins : nxr2_x1
   port map (
      i0  => rtlcarry_2(6),
      i1  => xr2_x1_89_sig,
      nq  => nxr2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_22_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      q   => o2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_21_ins : o2_x2
   port map (
      i0  => o2_x2_22_sig,
      i1  => nxr2_x1_25_sig,
      q   => o2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_44_ins : oa22_x2
   port map (
      i0  => o2_x2_21_sig,
      i1  => nao22_x1_20_sig,
      i2  => cd_add_to_p2,
      q   => oa22_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_35_ins : inv_x2
   port map (
      i   => reg_b(6),
      nq  => inv_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_90_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(6),
      i1  => inv_x2_35_sig,
      q   => xr2_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_54_ins : on12_x1
   port map (
      i0  => xr2_x1_90_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_92_ins : xr2_x1
   port map (
      i0  => reg_p(6),
      i1  => reg_b(6),
      q   => xr2_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_91_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(6),
      i1  => xr2_x1_92_sig,
      q   => xr2_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_55_ins : on12_x1
   port map (
      i0  => xr2_x1_91_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_46_ins : oa22_x2
   port map (
      i0  => on12_x1_55_sig,
      i1  => on12_x1_54_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_36_ins : inv_x2
   port map (
      i   => reg_b(6),
      nq  => inv_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_93_ins : xr2_x1
   port map (
      i0  => rtlcarry_3(6),
      i1  => inv_x2_36_sig,
      q   => xr2_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_56_ins : on12_x1
   port map (
      i0  => xr2_x1_93_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_95_ins : xr2_x1
   port map (
      i0  => reg_p(6),
      i1  => reg_b_negat(6),
      q   => xr2_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_94_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(6),
      i1  => xr2_x1_95_sig,
      q   => xr2_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_57_ins : on12_x1
   port map (
      i0  => xr2_x1_94_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_47_ins : oa22_x2
   port map (
      i0  => on12_x1_57_sig,
      i1  => on12_x1_56_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_45_ins : oa22_x2
   port map (
      i0  => oa22_x2_47_sig,
      i1  => oa22_x2_46_sig,
      i2  => not_cd_add_to_p2,
      q   => oa22_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_43_ins : oa22_x2
   port map (
      i0  => oa22_x2_45_sig,
      i1  => oa22_x2_44_sig,
      i2  => cd_add_to_p1,
      q   => oa22_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_22_ins : noa22_x1
   port map (
      i0  => oa22_x2_43_sig,
      i1  => oa22_x2_40_sig,
      i2  => cd_shift_left_p,
      nq  => noa22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_19_ins : nao22_x1
   port map (
      i0  => noa22_x1_22_sig,
      i1  => noa22_x1_21_sig,
      i2  => no4_x1_7_sig,
      nq  => nao22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_20_ins : noa22_x1
   port map (
      i0  => nao22_x1_19_sig,
      i1  => oa22_x2_39_sig,
      i2  => o3_x2_14_sig,
      nq  => noa22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_6_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_20_sig,
      q   => reg_p(6),
      vdd => vdd,
      vss => vss
   );

o3_x2_15_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_9_ins : no3_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      nq  => no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_6_ins : a4_x2
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      q   => a4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_58_ins : on12_x1
   port map (
      i0  => a4_x2_6_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_48_ins : oa22_x2
   port map (
      i0  => on12_x1_58_sig,
      i1  => no3_x1_9_sig,
      i2  => not_reg_p(7),
      q   => oa22_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_8_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      nq  => na4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => na4_x1_8_sig,
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_8_ins : no4_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => no2_x1_10_sig,
      i3  => cd_ld_op1,
      nq  => no4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_23_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_reg_p(6),
      q   => o2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(6),
      i1  => reg_b(6),
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_96_ins : xr2_x1
   port map (
      i0  => not_reg_b(7),
      i1  => no2_x1_11_sig,
      q   => xr2_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_59_ins : on12_x1
   port map (
      i0  => xr2_x1_96_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_24_ins : noa22_x1
   port map (
      i0  => on12_x1_59_sig,
      i1  => o2_x2_23_sig,
      i2  => not_cd_shift_left_p,
      nq  => noa22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(6),
      i1  => reg_b(6),
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_97_ins : xr2_x1
   port map (
      i0  => not_reg_b(7),
      i1  => no2_x1_12_sig,
      q   => xr2_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_60_ins : on12_x1
   port map (
      i0  => xr2_x1_97_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_99_ins : xr2_x1
   port map (
      i0  => reg_p(7),
      i1  => reg_b(7),
      q   => xr2_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_98_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(7),
      i1  => xr2_x1_99_sig,
      q   => xr2_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_61_ins : on12_x1
   port map (
      i0  => xr2_x1_98_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_50_ins : oa22_x2
   port map (
      i0  => on12_x1_61_sig,
      i1  => on12_x1_60_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(6),
      i1  => reg_b(6),
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_100_ins : xr2_x1
   port map (
      i0  => not_reg_b(7),
      i1  => no2_x1_13_sig,
      q   => xr2_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_62_ins : on12_x1
   port map (
      i0  => xr2_x1_100_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_102_ins : xr2_x1
   port map (
      i0  => reg_p(7),
      i1  => reg_b_negat(7),
      q   => xr2_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_101_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(7),
      i1  => xr2_x1_102_sig,
      q   => xr2_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_63_ins : on12_x1
   port map (
      i0  => xr2_x1_101_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_51_ins : oa22_x2
   port map (
      i0  => on12_x1_63_sig,
      i1  => on12_x1_62_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_49_ins : oa22_x2
   port map (
      i0  => oa22_x2_51_sig,
      i1  => oa22_x2_50_sig,
      i2  => not_cd_add_to_p1,
      q   => oa22_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(6),
      i1  => reg_b(6),
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_103_ins : xr2_x1
   port map (
      i0  => not_reg_b(7),
      i1  => no2_x1_14_sig,
      q   => xr2_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_22_ins : nao22_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      i2  => xr2_x1_103_sig,
      nq  => nao22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_104_ins : xr2_x1
   port map (
      i0  => reg_p(7),
      i1  => reg_b_negat(7),
      q   => xr2_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_26_ins : nxr2_x1
   port map (
      i0  => rtlcarry_2(7),
      i1  => xr2_x1_104_sig,
      nq  => nxr2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_25_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      q   => o2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_24_ins : o2_x2
   port map (
      i0  => o2_x2_25_sig,
      i1  => nxr2_x1_26_sig,
      q   => o2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_53_ins : oa22_x2
   port map (
      i0  => o2_x2_24_sig,
      i1  => nao22_x1_22_sig,
      i2  => cd_add_to_p2,
      q   => oa22_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(6),
      i1  => reg_b(6),
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_105_ins : xr2_x1
   port map (
      i0  => not_reg_b(7),
      i1  => no2_x1_15_sig,
      q   => xr2_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_64_ins : on12_x1
   port map (
      i0  => xr2_x1_105_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_107_ins : xr2_x1
   port map (
      i0  => reg_p(7),
      i1  => reg_b(7),
      q   => xr2_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_106_ins : xr2_x1
   port map (
      i0  => rtlcarry_0(7),
      i1  => xr2_x1_107_sig,
      q   => xr2_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_65_ins : on12_x1
   port map (
      i0  => xr2_x1_106_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_55_ins : oa22_x2
   port map (
      i0  => on12_x1_65_sig,
      i1  => on12_x1_64_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => not_rtlcarry_3(6),
      i1  => reg_b(6),
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_108_ins : xr2_x1
   port map (
      i0  => not_reg_b(7),
      i1  => no2_x1_16_sig,
      q   => xr2_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_66_ins : on12_x1
   port map (
      i0  => xr2_x1_108_sig,
      i1  => not_cd_add_b_to_p,
      q   => on12_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_110_ins : xr2_x1
   port map (
      i0  => reg_p(7),
      i1  => reg_b_negat(7),
      q   => xr2_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_109_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(7),
      i1  => xr2_x1_110_sig,
      q   => xr2_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_67_ins : on12_x1
   port map (
      i0  => xr2_x1_109_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_56_ins : oa22_x2
   port map (
      i0  => on12_x1_67_sig,
      i1  => on12_x1_66_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_54_ins : oa22_x2
   port map (
      i0  => oa22_x2_56_sig,
      i1  => oa22_x2_55_sig,
      i2  => not_cd_add_to_p2,
      q   => oa22_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_52_ins : oa22_x2
   port map (
      i0  => oa22_x2_54_sig,
      i1  => oa22_x2_53_sig,
      i2  => cd_add_to_p1,
      q   => oa22_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_25_ins : noa22_x1
   port map (
      i0  => oa22_x2_52_sig,
      i1  => oa22_x2_49_sig,
      i2  => cd_shift_left_p,
      nq  => noa22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_21_ins : nao22_x1
   port map (
      i0  => noa22_x1_25_sig,
      i1  => noa22_x1_24_sig,
      i2  => no4_x1_8_sig,
      nq  => nao22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_23_ins : noa22_x1
   port map (
      i0  => nao22_x1_21_sig,
      i1  => oa22_x2_48_sig,
      i2  => o3_x2_15_sig,
      nq  => noa22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_7_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_23_sig,
      q   => reg_p(7),
      vdd => vdd,
      vss => vss
   );

o3_x2_16_ins : o3_x2
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      q   => o3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_10_ins : no3_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => cd_ld_op1,
      nq  => no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_7_ins : a4_x2
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      q   => a4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_68_ins : on12_x1
   port map (
      i0  => a4_x2_7_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_57_ins : oa22_x2
   port map (
      i0  => on12_x1_68_sig,
      i1  => no3_x1_10_sig,
      i2  => not_reg_p(8),
      q   => oa22_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_9_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p2,
      i1  => not_cd_add_to_p1,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_shift_left_p,
      nq  => na4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => na4_x1_9_sig,
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_9_ins : no4_x1
   port map (
      i0  => cd_reset,
      i1  => cd_init,
      i2  => no2_x1_17_sig,
      i3  => cd_ld_op1,
      nq  => no4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => cd_add_b_to_p,
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_26_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_reg_p(7),
      q   => o2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_27_ins : noa22_x1
   port map (
      i0  => o2_x2_26_sig,
      i1  => na2_x1_7_sig,
      i2  => not_cd_shift_left_p,
      nq  => noa22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => cd_add_b_to_p,
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_112_ins : xr2_x1
   port map (
      i0  => reg_p(8),
      i1  => zero_sig,
      q   => xr2_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(7),
      i1  => reg_b(7),
      i2  => reg_p(7),
      i3  => rtlcarry_1(7),
      i4  => rtlcarry_1(7),
      i5  => reg_b(7),
      q   => oa2a2a23_x2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_111_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_sig,
      i1  => xr2_x1_112_sig,
      q   => xr2_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_69_ins : on12_x1
   port map (
      i0  => xr2_x1_111_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_59_ins : oa22_x2
   port map (
      i0  => on12_x1_69_sig,
      i1  => na2_x1_8_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => cd_add_b_to_p,
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_114_ins : xr2_x1
   port map (
      i0  => reg_p(8),
      i1  => reg_b_negat(8),
      q   => xr2_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_2_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(7),
      i1  => reg_b_negat(7),
      i2  => reg_b_negat(7),
      i3  => rtlcarry_2(7),
      i4  => rtlcarry_2(7),
      i5  => reg_p(7),
      q   => oa2a2a23_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_113_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_2_sig,
      i1  => xr2_x1_114_sig,
      q   => xr2_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_70_ins : on12_x1
   port map (
      i0  => xr2_x1_113_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_60_ins : oa22_x2
   port map (
      i0  => on12_x1_70_sig,
      i1  => na2_x1_9_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_58_ins : oa22_x2
   port map (
      i0  => oa22_x2_60_sig,
      i1  => oa22_x2_59_sig,
      i2  => not_cd_add_to_p1,
      q   => oa22_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_24_ins : nao22_x1
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      i2  => one_sig,
      nq  => nao22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_115_ins : xr2_x1
   port map (
      i0  => reg_p(8),
      i1  => reg_b_negat(8),
      q   => xr2_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_3_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(7),
      i1  => reg_b_negat(7),
      i2  => reg_b_negat(7),
      i3  => rtlcarry_2(7),
      i4  => rtlcarry_2(7),
      i5  => reg_p(7),
      q   => oa2a2a23_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_27_ins : nxr2_x1
   port map (
      i0  => oa2a2a23_x2_3_sig,
      i1  => xr2_x1_115_sig,
      nq  => nxr2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_28_ins : o2_x2
   port map (
      i0  => cd_add_b_to_p,
      i1  => not_cd_subtract_from_p,
      q   => o2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_27_ins : o2_x2
   port map (
      i0  => o2_x2_28_sig,
      i1  => nxr2_x1_27_sig,
      q   => o2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_62_ins : oa22_x2
   port map (
      i0  => o2_x2_27_sig,
      i1  => nao22_x1_24_sig,
      i2  => cd_add_to_p2,
      q   => oa22_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => cd_add_b_to_p,
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_117_ins : xr2_x1
   port map (
      i0  => reg_p(8),
      i1  => zero_sig,
      q   => xr2_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_4_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(7),
      i1  => reg_b(7),
      i2  => reg_p(7),
      i3  => rtlcarry_0(7),
      i4  => rtlcarry_0(7),
      i5  => reg_b(7),
      q   => oa2a2a23_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_116_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_4_sig,
      i1  => xr2_x1_117_sig,
      q   => xr2_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_71_ins : on12_x1
   port map (
      i0  => xr2_x1_116_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_64_ins : oa22_x2
   port map (
      i0  => on12_x1_71_sig,
      i1  => na2_x1_10_sig,
      i2  => cd_subtract_from_p,
      q   => oa22_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => cd_add_b_to_p,
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_119_ins : xr2_x1
   port map (
      i0  => reg_p(8),
      i1  => reg_b_negat(8),
      q   => xr2_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_5_ins : oa2a2a23_x2
   port map (
      i0  => reg_p(7),
      i1  => reg_b_negat(7),
      i2  => reg_b_negat(7),
      i3  => rtlcarry_2(7),
      i4  => rtlcarry_2(7),
      i5  => reg_p(7),
      q   => oa2a2a23_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_118_ins : xr2_x1
   port map (
      i0  => oa2a2a23_x2_5_sig,
      i1  => xr2_x1_119_sig,
      q   => xr2_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_72_ins : on12_x1
   port map (
      i0  => xr2_x1_118_sig,
      i1  => cd_add_b_to_p,
      q   => on12_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_65_ins : oa22_x2
   port map (
      i0  => on12_x1_72_sig,
      i1  => na2_x1_11_sig,
      i2  => not_cd_subtract_from_p,
      q   => oa22_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_63_ins : oa22_x2
   port map (
      i0  => oa22_x2_65_sig,
      i1  => oa22_x2_64_sig,
      i2  => not_cd_add_to_p2,
      q   => oa22_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_61_ins : oa22_x2
   port map (
      i0  => oa22_x2_63_sig,
      i1  => oa22_x2_62_sig,
      i2  => cd_add_to_p1,
      q   => oa22_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_28_ins : noa22_x1
   port map (
      i0  => oa22_x2_61_sig,
      i1  => oa22_x2_58_sig,
      i2  => cd_shift_left_p,
      nq  => noa22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_23_ins : nao22_x1
   port map (
      i0  => noa22_x1_28_sig,
      i1  => noa22_x1_27_sig,
      i2  => no4_x1_9_sig,
      nq  => nao22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_26_ins : noa22_x1
   port map (
      i0  => nao22_x1_23_sig,
      i1  => oa22_x2_57_sig,
      i2  => o3_x2_16_sig,
      nq  => noa22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

reg_p_8_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_26_sig,
      q   => reg_p(8),
      vdd => vdd,
      vss => vss
   );

o2_x2_29_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_19_ins : an12_x1
   port map (
      i0  => o2_x2_29_sig,
      i1  => cd_ld_op1,
      q   => an12_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_120_ins : xr2_x1
   port map (
      i0  => zero_sig,
      i1  => cd_op2(0),
      q   => xr2_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_ins : oa2a22_x2
   port map (
      i0  => reg_b_negat(0),
      i1  => na3_x1_sig,
      i2  => xr2_x1_120_sig,
      i3  => an12_x1_19_sig,
      q   => oa2a22_x2_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_negat_0_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => oa2a22_x2_sig,
      q   => reg_b_negat(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_37_ins : inv_x2
   port map (
      i   => cd_op2(1),
      nq  => inv_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_121_ins : xr2_x1
   port map (
      i0  => rtlcarry_6(1),
      i1  => inv_x2_37_sig,
      q   => xr2_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_6_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      q   => a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_negat_1_ins : sff2_x4
   port map (
      ck  => cd_clk,
      cmd => a3_x2_6_sig,
      i0  => reg_b_negat(1),
      i1  => xr2_x1_121_sig,
      q   => reg_b_negat(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_38_ins : inv_x2
   port map (
      i   => cd_op2(2),
      nq  => inv_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_122_ins : xr2_x1
   port map (
      i0  => rtlcarry_6(2),
      i1  => inv_x2_38_sig,
      q   => xr2_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_7_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      q   => a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_negat_2_ins : sff2_x4
   port map (
      ck  => cd_clk,
      cmd => a3_x2_7_sig,
      i0  => reg_b_negat(2),
      i1  => xr2_x1_122_sig,
      q   => reg_b_negat(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_39_ins : inv_x2
   port map (
      i   => cd_op2(3),
      nq  => inv_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_123_ins : xr2_x1
   port map (
      i0  => rtlcarry_6(3),
      i1  => inv_x2_39_sig,
      q   => xr2_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_8_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      q   => a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_negat_3_ins : sff2_x4
   port map (
      ck  => cd_clk,
      cmd => a3_x2_8_sig,
      i0  => reg_b_negat(3),
      i1  => xr2_x1_123_sig,
      q   => reg_b_negat(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_40_ins : inv_x2
   port map (
      i   => cd_op2(4),
      nq  => inv_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_124_ins : xr2_x1
   port map (
      i0  => rtlcarry_6(4),
      i1  => inv_x2_40_sig,
      q   => xr2_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_9_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      q   => a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_negat_4_ins : sff2_x4
   port map (
      ck  => cd_clk,
      cmd => a3_x2_9_sig,
      i0  => reg_b_negat(4),
      i1  => xr2_x1_124_sig,
      q   => reg_b_negat(4),
      vdd => vdd,
      vss => vss
   );

inv_x2_41_ins : inv_x2
   port map (
      i   => cd_op2(5),
      nq  => inv_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_125_ins : xr2_x1
   port map (
      i0  => rtlcarry_6(5),
      i1  => inv_x2_41_sig,
      q   => xr2_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_10_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      q   => a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_negat_5_ins : sff2_x4
   port map (
      ck  => cd_clk,
      cmd => a3_x2_10_sig,
      i0  => reg_b_negat(5),
      i1  => xr2_x1_125_sig,
      q   => reg_b_negat(5),
      vdd => vdd,
      vss => vss
   );

inv_x2_42_ins : inv_x2
   port map (
      i   => cd_op2(6),
      nq  => inv_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_126_ins : xr2_x1
   port map (
      i0  => rtlcarry_6(6),
      i1  => inv_x2_42_sig,
      q   => xr2_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_11_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      q   => a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_negat_6_ins : sff2_x4
   port map (
      ck  => cd_clk,
      cmd => a3_x2_11_sig,
      i0  => reg_b_negat(6),
      i1  => xr2_x1_126_sig,
      q   => reg_b_negat(6),
      vdd => vdd,
      vss => vss
   );

inv_x2_43_ins : inv_x2
   port map (
      i   => cd_op2(7),
      nq  => inv_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_20_ins : an12_x1
   port map (
      i0  => cd_op2(6),
      i1  => rtlcarry_6(6),
      q   => an12_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_127_ins : xr2_x1
   port map (
      i0  => an12_x1_20_sig,
      i1  => inv_x2_43_sig,
      q   => xr2_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_12_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      q   => a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_negat_7_ins : sff2_x4
   port map (
      ck  => cd_clk,
      cmd => a3_x2_12_sig,
      i0  => reg_b_negat(7),
      i1  => xr2_x1_127_sig,
      q   => reg_b_negat(7),
      vdd => vdd,
      vss => vss
   );

inv_x2_44_ins : inv_x2
   port map (
      i   => cd_ld_op1,
      nq  => inv_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

oa3ao322_x2_ins : oa3ao322_x2
   port map (
      i0  => not_cd_reset,
      i1  => not_cd_init,
      i2  => cd_ld_op1,
      i3  => cd_reset,
      i4  => inv_x2_44_sig,
      i5  => cd_init,
      i6  => reg_b_negat(8),
      q   => oa3ao322_x2_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_negat_8_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => oa3ao322_x2_sig,
      q   => reg_b_negat(8),
      vdd => vdd,
      vss => vss
   );

o2_x2_30_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_10_ins : na4_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_op2(0),
      i2  => cd_ld_op1,
      i3  => not_cd_reset,
      nq  => na4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => reg_b(0),
      i1  => na3_x1_2_sig,
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_29_ins : noa22_x1
   port map (
      i0  => na2_x1_12_sig,
      i1  => na4_x1_10_sig,
      i2  => o2_x2_30_sig,
      nq  => noa22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_0_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_29_sig,
      q   => reg_b(0),
      vdd => vdd,
      vss => vss
   );

o2_x2_31_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_11_ins : na4_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_op2(1),
      i2  => cd_ld_op1,
      i3  => not_cd_reset,
      nq  => na4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => reg_b(1),
      i1  => na3_x1_3_sig,
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_30_ins : noa22_x1
   port map (
      i0  => na2_x1_13_sig,
      i1  => na4_x1_11_sig,
      i2  => o2_x2_31_sig,
      nq  => noa22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_1_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_30_sig,
      q   => reg_b(1),
      vdd => vdd,
      vss => vss
   );

o2_x2_32_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_12_ins : na4_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_op2(2),
      i2  => cd_ld_op1,
      i3  => not_cd_reset,
      nq  => na4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => reg_b(2),
      i1  => na3_x1_4_sig,
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_31_ins : noa22_x1
   port map (
      i0  => na2_x1_14_sig,
      i1  => na4_x1_12_sig,
      i2  => o2_x2_32_sig,
      nq  => noa22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_2_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_31_sig,
      q   => reg_b(2),
      vdd => vdd,
      vss => vss
   );

o2_x2_33_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_13_ins : na4_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_op2(3),
      i2  => cd_ld_op1,
      i3  => not_cd_reset,
      nq  => na4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => reg_b(3),
      i1  => na3_x1_5_sig,
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_32_ins : noa22_x1
   port map (
      i0  => na2_x1_15_sig,
      i1  => na4_x1_13_sig,
      i2  => o2_x2_33_sig,
      nq  => noa22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_3_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_32_sig,
      q   => reg_b(3),
      vdd => vdd,
      vss => vss
   );

o2_x2_34_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_14_ins : na4_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_op2(4),
      i2  => cd_ld_op1,
      i3  => not_cd_reset,
      nq  => na4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => reg_b(4),
      i1  => na3_x1_6_sig,
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_33_ins : noa22_x1
   port map (
      i0  => na2_x1_16_sig,
      i1  => na4_x1_14_sig,
      i2  => o2_x2_34_sig,
      nq  => noa22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_4_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_33_sig,
      q   => reg_b(4),
      vdd => vdd,
      vss => vss
   );

o2_x2_35_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_15_ins : na4_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_op2(5),
      i2  => cd_ld_op1,
      i3  => not_cd_reset,
      nq  => na4_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => reg_b(5),
      i1  => na3_x1_7_sig,
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_34_ins : noa22_x1
   port map (
      i0  => na2_x1_17_sig,
      i1  => na4_x1_15_sig,
      i2  => o2_x2_35_sig,
      nq  => noa22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_5_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_34_sig,
      q   => reg_b(5),
      vdd => vdd,
      vss => vss
   );

o2_x2_36_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_16_ins : na4_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_op2(6),
      i2  => cd_ld_op1,
      i3  => not_cd_reset,
      nq  => na4_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => reg_b(6),
      i1  => na3_x1_8_sig,
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_35_ins : noa22_x1
   port map (
      i0  => na2_x1_18_sig,
      i1  => na4_x1_16_sig,
      i2  => o2_x2_36_sig,
      nq  => noa22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_6_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_35_sig,
      q   => reg_b(6),
      vdd => vdd,
      vss => vss
   );

o2_x2_37_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_17_ins : na4_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_op2(7),
      i2  => cd_ld_op1,
      i3  => not_cd_reset,
      nq  => na4_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_9_ins : na3_x1
   port map (
      i0  => not_cd_init,
      i1  => cd_ld_op1,
      i2  => not_cd_reset,
      nq  => na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => reg_b(7),
      i1  => na3_x1_9_sig,
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_36_ins : noa22_x1
   port map (
      i0  => na2_x1_19_sig,
      i1  => na4_x1_17_sig,
      i2  => o2_x2_37_sig,
      nq  => noa22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

reg_b_7_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_36_sig,
      q   => reg_b(7),
      vdd => vdd,
      vss => vss
   );

o2_x2_38_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_3_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_66_ins : oa22_x2
   port map (
      i0  => o4_x2_3_sig,
      i1  => no2_x1_18_sig,
      i2  => not_reg_a(0),
      q   => oa22_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_4_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_13_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => not_cd_reset,
      i2  => o4_x2_4_sig,
      q   => a3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => cd_op1(0),
      i1  => cd_ld_op1,
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => reg_p(8),
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => reg_p(8),
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_67_ins : oa22_x2
   port map (
      i0  => na2_x1_21_sig,
      i1  => na2_x1_20_sig,
      i2  => not_cd_shift_left_a2,
      q   => oa22_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_26_ins : nao22_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => reg_p(8),
      nq  => nao22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_28_ins : nxr2_x1
   port map (
      i0  => not_reg_a(0),
      i1  => zero_sig,
      nq  => nxr2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => cd_add_to_a,
      i1  => not_cd_shift_left_a1,
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_39_ins : o2_x2
   port map (
      i0  => na2_x1_22_sig,
      i1  => nxr2_x1_28_sig,
      q   => o2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_68_ins : oa22_x2
   port map (
      i0  => o2_x2_39_sig,
      i1  => nao22_x1_26_sig,
      i2  => cd_shift_left_a2,
      q   => oa22_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_38_ins : noa22_x1
   port map (
      i0  => oa22_x2_68_sig,
      i1  => oa22_x2_67_sig,
      i2  => cd_ld_op1,
      nq  => noa22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_25_ins : nao22_x1
   port map (
      i0  => noa22_x1_38_sig,
      i1  => a2_x2_11_sig,
      i2  => a3_x2_13_sig,
      nq  => nao22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_37_ins : noa22_x1
   port map (
      i0  => nao22_x1_25_sig,
      i1  => oa22_x2_66_sig,
      i2  => o2_x2_38_sig,
      nq  => noa22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_0_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_37_sig,
      q   => reg_a(0),
      vdd => vdd,
      vss => vss
   );

o2_x2_40_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_5_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_69_ins : oa22_x2
   port map (
      i0  => o4_x2_5_sig,
      i1  => no2_x1_19_sig,
      i2  => not_reg_a(1),
      q   => oa22_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_6_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_14_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => not_cd_reset,
      i2  => o4_x2_6_sig,
      q   => a3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => cd_op1(1),
      i1  => cd_ld_op1,
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => reg_a(0),
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => reg_a(0),
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_70_ins : oa22_x2
   port map (
      i0  => na2_x1_24_sig,
      i1  => na2_x1_23_sig,
      i2  => not_cd_shift_left_a2,
      q   => oa22_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_28_ins : nao22_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => reg_a(0),
      nq  => nao22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_29_ins : nxr2_x1
   port map (
      i0  => rtlcarry_8(1),
      i1  => reg_a(1),
      nq  => nxr2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => cd_add_to_a,
      i1  => not_cd_shift_left_a1,
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_41_ins : o2_x2
   port map (
      i0  => na2_x1_25_sig,
      i1  => nxr2_x1_29_sig,
      q   => o2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_71_ins : oa22_x2
   port map (
      i0  => o2_x2_41_sig,
      i1  => nao22_x1_28_sig,
      i2  => cd_shift_left_a2,
      q   => oa22_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_40_ins : noa22_x1
   port map (
      i0  => oa22_x2_71_sig,
      i1  => oa22_x2_70_sig,
      i2  => cd_ld_op1,
      nq  => noa22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_27_ins : nao22_x1
   port map (
      i0  => noa22_x1_40_sig,
      i1  => a2_x2_12_sig,
      i2  => a3_x2_14_sig,
      nq  => nao22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_39_ins : noa22_x1
   port map (
      i0  => nao22_x1_27_sig,
      i1  => oa22_x2_69_sig,
      i2  => o2_x2_40_sig,
      nq  => noa22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_1_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_39_sig,
      q   => reg_a(1),
      vdd => vdd,
      vss => vss
   );

o2_x2_42_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_7_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_72_ins : oa22_x2
   port map (
      i0  => o4_x2_7_sig,
      i1  => no2_x1_20_sig,
      i2  => not_reg_a(2),
      q   => oa22_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_8_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_15_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => not_cd_reset,
      i2  => o4_x2_8_sig,
      q   => a3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => cd_op1(2),
      i1  => cd_ld_op1,
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => reg_a(1),
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => reg_a(1),
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_73_ins : oa22_x2
   port map (
      i0  => na2_x1_27_sig,
      i1  => na2_x1_26_sig,
      i2  => not_cd_shift_left_a2,
      q   => oa22_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_30_ins : nao22_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => reg_a(1),
      nq  => nao22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_30_ins : nxr2_x1
   port map (
      i0  => rtlcarry_8(2),
      i1  => reg_a(2),
      nq  => nxr2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => cd_add_to_a,
      i1  => not_cd_shift_left_a1,
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_43_ins : o2_x2
   port map (
      i0  => na2_x1_28_sig,
      i1  => nxr2_x1_30_sig,
      q   => o2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_74_ins : oa22_x2
   port map (
      i0  => o2_x2_43_sig,
      i1  => nao22_x1_30_sig,
      i2  => cd_shift_left_a2,
      q   => oa22_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_42_ins : noa22_x1
   port map (
      i0  => oa22_x2_74_sig,
      i1  => oa22_x2_73_sig,
      i2  => cd_ld_op1,
      nq  => noa22_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_29_ins : nao22_x1
   port map (
      i0  => noa22_x1_42_sig,
      i1  => a2_x2_13_sig,
      i2  => a3_x2_15_sig,
      nq  => nao22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_41_ins : noa22_x1
   port map (
      i0  => nao22_x1_29_sig,
      i1  => oa22_x2_72_sig,
      i2  => o2_x2_42_sig,
      nq  => noa22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_2_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_41_sig,
      q   => reg_a(2),
      vdd => vdd,
      vss => vss
   );

o2_x2_44_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_9_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_75_ins : oa22_x2
   port map (
      i0  => o4_x2_9_sig,
      i1  => no2_x1_21_sig,
      i2  => not_reg_a(3),
      q   => oa22_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_10_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_16_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => not_cd_reset,
      i2  => o4_x2_10_sig,
      q   => a3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => cd_op1(3),
      i1  => cd_ld_op1,
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => reg_a(2),
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => reg_a(2),
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_76_ins : oa22_x2
   port map (
      i0  => na2_x1_30_sig,
      i1  => na2_x1_29_sig,
      i2  => not_cd_shift_left_a2,
      q   => oa22_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_32_ins : nao22_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => reg_a(2),
      nq  => nao22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_31_ins : nxr2_x1
   port map (
      i0  => rtlcarry_8(3),
      i1  => reg_a(3),
      nq  => nxr2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => cd_add_to_a,
      i1  => not_cd_shift_left_a1,
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_45_ins : o2_x2
   port map (
      i0  => na2_x1_31_sig,
      i1  => nxr2_x1_31_sig,
      q   => o2_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_77_ins : oa22_x2
   port map (
      i0  => o2_x2_45_sig,
      i1  => nao22_x1_32_sig,
      i2  => cd_shift_left_a2,
      q   => oa22_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_44_ins : noa22_x1
   port map (
      i0  => oa22_x2_77_sig,
      i1  => oa22_x2_76_sig,
      i2  => cd_ld_op1,
      nq  => noa22_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_31_ins : nao22_x1
   port map (
      i0  => noa22_x1_44_sig,
      i1  => a2_x2_14_sig,
      i2  => a3_x2_16_sig,
      nq  => nao22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_43_ins : noa22_x1
   port map (
      i0  => nao22_x1_31_sig,
      i1  => oa22_x2_75_sig,
      i2  => o2_x2_44_sig,
      nq  => noa22_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_3_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_43_sig,
      q   => reg_a(3),
      vdd => vdd,
      vss => vss
   );

o2_x2_46_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_11_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_78_ins : oa22_x2
   port map (
      i0  => o4_x2_11_sig,
      i1  => no2_x1_22_sig,
      i2  => not_reg_a(4),
      q   => oa22_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_12_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_17_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => not_cd_reset,
      i2  => o4_x2_12_sig,
      q   => a3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => cd_op1(4),
      i1  => cd_ld_op1,
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => reg_a(3),
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => reg_a(3),
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_79_ins : oa22_x2
   port map (
      i0  => na2_x1_33_sig,
      i1  => na2_x1_32_sig,
      i2  => not_cd_shift_left_a2,
      q   => oa22_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_34_ins : nao22_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => reg_a(3),
      nq  => nao22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_32_ins : nxr2_x1
   port map (
      i0  => rtlcarry_8(4),
      i1  => reg_a(4),
      nq  => nxr2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => cd_add_to_a,
      i1  => not_cd_shift_left_a1,
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_47_ins : o2_x2
   port map (
      i0  => na2_x1_34_sig,
      i1  => nxr2_x1_32_sig,
      q   => o2_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_80_ins : oa22_x2
   port map (
      i0  => o2_x2_47_sig,
      i1  => nao22_x1_34_sig,
      i2  => cd_shift_left_a2,
      q   => oa22_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_46_ins : noa22_x1
   port map (
      i0  => oa22_x2_80_sig,
      i1  => oa22_x2_79_sig,
      i2  => cd_ld_op1,
      nq  => noa22_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_33_ins : nao22_x1
   port map (
      i0  => noa22_x1_46_sig,
      i1  => a2_x2_15_sig,
      i2  => a3_x2_17_sig,
      nq  => nao22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_45_ins : noa22_x1
   port map (
      i0  => nao22_x1_33_sig,
      i1  => oa22_x2_78_sig,
      i2  => o2_x2_46_sig,
      nq  => noa22_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_4_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_45_sig,
      q   => reg_a(4),
      vdd => vdd,
      vss => vss
   );

o2_x2_48_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_13_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_81_ins : oa22_x2
   port map (
      i0  => o4_x2_13_sig,
      i1  => no2_x1_23_sig,
      i2  => not_reg_a(5),
      q   => oa22_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_14_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_18_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => not_cd_reset,
      i2  => o4_x2_14_sig,
      q   => a3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_16_ins : a2_x2
   port map (
      i0  => cd_op1(5),
      i1  => cd_ld_op1,
      q   => a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_35_ins : na2_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => reg_a(4),
      nq  => na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_36_ins : na2_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => reg_a(4),
      nq  => na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_82_ins : oa22_x2
   port map (
      i0  => na2_x1_36_sig,
      i1  => na2_x1_35_sig,
      i2  => not_cd_shift_left_a2,
      q   => oa22_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_36_ins : nao22_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => reg_a(4),
      nq  => nao22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_33_ins : nxr2_x1
   port map (
      i0  => rtlcarry_8(5),
      i1  => reg_a(5),
      nq  => nxr2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_37_ins : na2_x1
   port map (
      i0  => cd_add_to_a,
      i1  => not_cd_shift_left_a1,
      nq  => na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_49_ins : o2_x2
   port map (
      i0  => na2_x1_37_sig,
      i1  => nxr2_x1_33_sig,
      q   => o2_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_83_ins : oa22_x2
   port map (
      i0  => o2_x2_49_sig,
      i1  => nao22_x1_36_sig,
      i2  => cd_shift_left_a2,
      q   => oa22_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_48_ins : noa22_x1
   port map (
      i0  => oa22_x2_83_sig,
      i1  => oa22_x2_82_sig,
      i2  => cd_ld_op1,
      nq  => noa22_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_35_ins : nao22_x1
   port map (
      i0  => noa22_x1_48_sig,
      i1  => a2_x2_16_sig,
      i2  => a3_x2_18_sig,
      nq  => nao22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_47_ins : noa22_x1
   port map (
      i0  => nao22_x1_35_sig,
      i1  => oa22_x2_81_sig,
      i2  => o2_x2_48_sig,
      nq  => noa22_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_5_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_47_sig,
      q   => reg_a(5),
      vdd => vdd,
      vss => vss
   );

o2_x2_50_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_15_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_84_ins : oa22_x2
   port map (
      i0  => o4_x2_15_sig,
      i1  => no2_x1_24_sig,
      i2  => not_reg_a(6),
      q   => oa22_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_16_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_19_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => not_cd_reset,
      i2  => o4_x2_16_sig,
      q   => a3_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_17_ins : a2_x2
   port map (
      i0  => cd_op1(6),
      i1  => cd_ld_op1,
      q   => a2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_38_ins : na2_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => reg_a(5),
      nq  => na2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_39_ins : na2_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => reg_a(5),
      nq  => na2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_85_ins : oa22_x2
   port map (
      i0  => na2_x1_39_sig,
      i1  => na2_x1_38_sig,
      i2  => not_cd_shift_left_a2,
      q   => oa22_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_38_ins : nao22_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => reg_a(5),
      nq  => nao22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_34_ins : nxr2_x1
   port map (
      i0  => rtlcarry_8(6),
      i1  => reg_a(6),
      nq  => nxr2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_40_ins : na2_x1
   port map (
      i0  => cd_add_to_a,
      i1  => not_cd_shift_left_a1,
      nq  => na2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_51_ins : o2_x2
   port map (
      i0  => na2_x1_40_sig,
      i1  => nxr2_x1_34_sig,
      q   => o2_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_86_ins : oa22_x2
   port map (
      i0  => o2_x2_51_sig,
      i1  => nao22_x1_38_sig,
      i2  => cd_shift_left_a2,
      q   => oa22_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_50_ins : noa22_x1
   port map (
      i0  => oa22_x2_86_sig,
      i1  => oa22_x2_85_sig,
      i2  => cd_ld_op1,
      nq  => noa22_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_37_ins : nao22_x1
   port map (
      i0  => noa22_x1_50_sig,
      i1  => a2_x2_17_sig,
      i2  => a3_x2_19_sig,
      nq  => nao22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_49_ins : noa22_x1
   port map (
      i0  => nao22_x1_37_sig,
      i1  => oa22_x2_84_sig,
      i2  => o2_x2_50_sig,
      nq  => noa22_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_6_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_49_sig,
      q   => reg_a(6),
      vdd => vdd,
      vss => vss
   );

o2_x2_52_ins : o2_x2
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      q   => o2_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => cd_init,
      i1  => cd_reset,
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_17_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_87_ins : oa22_x2
   port map (
      i0  => o4_x2_17_sig,
      i1  => no2_x1_25_sig,
      i2  => not_reg_a(7),
      q   => oa22_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_18_ins : o4_x2
   port map (
      i0  => cd_add_to_a,
      i1  => cd_shift_left_a1,
      i2  => cd_shift_left_a2,
      i3  => cd_ld_op1,
      q   => o4_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_20_ins : a3_x2
   port map (
      i0  => not_cd_init,
      i1  => not_cd_reset,
      i2  => o4_x2_18_sig,
      q   => a3_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_18_ins : a2_x2
   port map (
      i0  => cd_op1(7),
      i1  => cd_ld_op1,
      q   => a2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_41_ins : na2_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => reg_a(6),
      nq  => na2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_42_ins : na2_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => reg_a(6),
      nq  => na2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_88_ins : oa22_x2
   port map (
      i0  => na2_x1_42_sig,
      i1  => na2_x1_41_sig,
      i2  => not_cd_shift_left_a2,
      q   => oa22_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_40_ins : nao22_x1
   port map (
      i0  => cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => reg_a(6),
      nq  => nao22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_21_ins : an12_x1
   port map (
      i0  => not_reg_a(6),
      i1  => rtlcarry_8(6),
      q   => an12_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_35_ins : nxr2_x1
   port map (
      i0  => an12_x1_21_sig,
      i1  => reg_a(7),
      nq  => nxr2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_43_ins : na2_x1
   port map (
      i0  => cd_add_to_a,
      i1  => not_cd_shift_left_a1,
      nq  => na2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_53_ins : o2_x2
   port map (
      i0  => na2_x1_43_sig,
      i1  => nxr2_x1_35_sig,
      q   => o2_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_89_ins : oa22_x2
   port map (
      i0  => o2_x2_53_sig,
      i1  => nao22_x1_40_sig,
      i2  => cd_shift_left_a2,
      q   => oa22_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_52_ins : noa22_x1
   port map (
      i0  => oa22_x2_89_sig,
      i1  => oa22_x2_88_sig,
      i2  => cd_ld_op1,
      nq  => noa22_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_39_ins : nao22_x1
   port map (
      i0  => noa22_x1_52_sig,
      i1  => a2_x2_18_sig,
      i2  => a3_x2_20_sig,
      nq  => nao22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_51_ins : noa22_x1
   port map (
      i0  => nao22_x1_39_sig,
      i1  => oa22_x2_87_sig,
      i2  => o2_x2_52_sig,
      nq  => noa22_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

reg_a_7_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => noa22_x1_51_sig,
      q   => reg_a(7),
      vdd => vdd,
      vss => vss
   );

inv_x2_45_ins : inv_x2
   port map (
      i   => cd_ld_op1,
      nq  => inv_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_10_ins : no4_x1
   port map (
      i0  => cd_init,
      i1  => cd_add_b_to_p,
      i2  => cd_shift_left_p,
      i3  => cd_reset,
      nq  => no4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_9_ins : a4_x2
   port map (
      i0  => not_cd_add_to_p2,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p1,
      q   => a4_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_8_ins : a4_x2
   port map (
      i0  => reg_p(0),
      i1  => a4_x2_9_sig,
      i2  => no4_x1_10_sig,
      i3  => inv_x2_45_sig,
      q   => a4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_17_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_shift_left_p,
      i2  => cd_add_b_to_p,
      q   => o3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_18_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_11_ins : no4_x1
   port map (
      i0  => na4_x1_18_sig,
      i1  => o3_x2_17_sig,
      i2  => cd_ld_op1,
      i3  => cd_reset,
      nq  => no4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_22_ins : an12_x1
   port map (
      i0  => no4_x1_11_sig,
      i1  => rtlalc_9(0),
      q   => an12_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_ins : ao2o22_x2
   port map (
      i0  => an12_x1_22_sig,
      i1  => a4_x2_8_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_9_0_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_sig,
      q   => rtlalc_9(0),
      vdd => vdd,
      vss => vss
   );

na4_x1_19_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_19_ins : o4_x2
   port map (
      i0  => cd_init,
      i1  => cd_add_b_to_p,
      i2  => cd_shift_left_p,
      i3  => cd_reset,
      q   => o4_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_12_ins : no4_x1
   port map (
      i0  => o4_x2_19_sig,
      i1  => na4_x1_19_sig,
      i2  => not_reg_p(1),
      i3  => cd_ld_op1,
      nq  => no4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_18_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_shift_left_p,
      i2  => cd_add_b_to_p,
      q   => o3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_20_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_13_ins : no4_x1
   port map (
      i0  => na4_x1_20_sig,
      i1  => o3_x2_18_sig,
      i2  => cd_ld_op1,
      i3  => cd_reset,
      nq  => no4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_23_ins : an12_x1
   port map (
      i0  => no4_x1_13_sig,
      i1  => rtlalc_9(1),
      q   => an12_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_2_ins : ao2o22_x2
   port map (
      i0  => an12_x1_23_sig,
      i1  => no4_x1_12_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_9_1_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_2_sig,
      q   => rtlalc_9(1),
      vdd => vdd,
      vss => vss
   );

na4_x1_21_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_20_ins : o4_x2
   port map (
      i0  => cd_init,
      i1  => cd_add_b_to_p,
      i2  => cd_shift_left_p,
      i3  => cd_reset,
      q   => o4_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_14_ins : no4_x1
   port map (
      i0  => o4_x2_20_sig,
      i1  => na4_x1_21_sig,
      i2  => not_reg_p(2),
      i3  => cd_ld_op1,
      nq  => no4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_19_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_shift_left_p,
      i2  => cd_add_b_to_p,
      q   => o3_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_22_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_15_ins : no4_x1
   port map (
      i0  => na4_x1_22_sig,
      i1  => o3_x2_19_sig,
      i2  => cd_ld_op1,
      i3  => cd_reset,
      nq  => no4_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_24_ins : an12_x1
   port map (
      i0  => no4_x1_15_sig,
      i1  => rtlalc_9(2),
      q   => an12_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_3_ins : ao2o22_x2
   port map (
      i0  => an12_x1_24_sig,
      i1  => no4_x1_14_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_9_2_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_3_sig,
      q   => rtlalc_9(2),
      vdd => vdd,
      vss => vss
   );

na4_x1_23_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_21_ins : o4_x2
   port map (
      i0  => cd_init,
      i1  => cd_add_b_to_p,
      i2  => cd_shift_left_p,
      i3  => cd_reset,
      q   => o4_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_16_ins : no4_x1
   port map (
      i0  => o4_x2_21_sig,
      i1  => na4_x1_23_sig,
      i2  => not_reg_p(3),
      i3  => cd_ld_op1,
      nq  => no4_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_20_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_shift_left_p,
      i2  => cd_add_b_to_p,
      q   => o3_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_24_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_17_ins : no4_x1
   port map (
      i0  => na4_x1_24_sig,
      i1  => o3_x2_20_sig,
      i2  => cd_ld_op1,
      i3  => cd_reset,
      nq  => no4_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_25_ins : an12_x1
   port map (
      i0  => no4_x1_17_sig,
      i1  => rtlalc_9(3),
      q   => an12_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_4_ins : ao2o22_x2
   port map (
      i0  => an12_x1_25_sig,
      i1  => no4_x1_16_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_9_3_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_4_sig,
      q   => rtlalc_9(3),
      vdd => vdd,
      vss => vss
   );

na4_x1_25_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_22_ins : o4_x2
   port map (
      i0  => cd_init,
      i1  => cd_add_b_to_p,
      i2  => cd_shift_left_p,
      i3  => cd_reset,
      q   => o4_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_18_ins : no4_x1
   port map (
      i0  => o4_x2_22_sig,
      i1  => na4_x1_25_sig,
      i2  => not_reg_p(4),
      i3  => cd_ld_op1,
      nq  => no4_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_21_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_shift_left_p,
      i2  => cd_add_b_to_p,
      q   => o3_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_26_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_19_ins : no4_x1
   port map (
      i0  => na4_x1_26_sig,
      i1  => o3_x2_21_sig,
      i2  => cd_ld_op1,
      i3  => cd_reset,
      nq  => no4_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_26_ins : an12_x1
   port map (
      i0  => no4_x1_19_sig,
      i1  => rtlalc_9(4),
      q   => an12_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_5_ins : ao2o22_x2
   port map (
      i0  => an12_x1_26_sig,
      i1  => no4_x1_18_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_9_4_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_5_sig,
      q   => rtlalc_9(4),
      vdd => vdd,
      vss => vss
   );

na4_x1_27_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_23_ins : o4_x2
   port map (
      i0  => cd_init,
      i1  => cd_add_b_to_p,
      i2  => cd_shift_left_p,
      i3  => cd_reset,
      q   => o4_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_20_ins : no4_x1
   port map (
      i0  => o4_x2_23_sig,
      i1  => na4_x1_27_sig,
      i2  => not_reg_p(5),
      i3  => cd_ld_op1,
      nq  => no4_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_22_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_shift_left_p,
      i2  => cd_add_b_to_p,
      q   => o3_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_28_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_21_ins : no4_x1
   port map (
      i0  => na4_x1_28_sig,
      i1  => o3_x2_22_sig,
      i2  => cd_ld_op1,
      i3  => cd_reset,
      nq  => no4_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_27_ins : an12_x1
   port map (
      i0  => no4_x1_21_sig,
      i1  => rtlalc_9(5),
      q   => an12_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_6_ins : ao2o22_x2
   port map (
      i0  => an12_x1_27_sig,
      i1  => no4_x1_20_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_9_5_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_6_sig,
      q   => rtlalc_9(5),
      vdd => vdd,
      vss => vss
   );

na4_x1_29_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_24_ins : o4_x2
   port map (
      i0  => cd_init,
      i1  => cd_add_b_to_p,
      i2  => cd_shift_left_p,
      i3  => cd_reset,
      q   => o4_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_22_ins : no4_x1
   port map (
      i0  => o4_x2_24_sig,
      i1  => na4_x1_29_sig,
      i2  => not_reg_p(6),
      i3  => cd_ld_op1,
      nq  => no4_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_23_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_shift_left_p,
      i2  => cd_add_b_to_p,
      q   => o3_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_30_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_23_ins : no4_x1
   port map (
      i0  => na4_x1_30_sig,
      i1  => o3_x2_23_sig,
      i2  => cd_ld_op1,
      i3  => cd_reset,
      nq  => no4_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_28_ins : an12_x1
   port map (
      i0  => no4_x1_23_sig,
      i1  => rtlalc_9(6),
      q   => an12_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_7_ins : ao2o22_x2
   port map (
      i0  => an12_x1_28_sig,
      i1  => no4_x1_22_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_9_6_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_7_sig,
      q   => rtlalc_9(6),
      vdd => vdd,
      vss => vss
   );

na4_x1_31_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_25_ins : o4_x2
   port map (
      i0  => cd_init,
      i1  => cd_add_b_to_p,
      i2  => cd_shift_left_p,
      i3  => cd_reset,
      q   => o4_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_24_ins : no4_x1
   port map (
      i0  => o4_x2_25_sig,
      i1  => na4_x1_31_sig,
      i2  => not_reg_p(7),
      i3  => cd_ld_op1,
      nq  => no4_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_24_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_shift_left_p,
      i2  => cd_add_b_to_p,
      q   => o3_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_32_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_25_ins : no4_x1
   port map (
      i0  => na4_x1_32_sig,
      i1  => o3_x2_24_sig,
      i2  => cd_ld_op1,
      i3  => cd_reset,
      nq  => no4_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_29_ins : an12_x1
   port map (
      i0  => no4_x1_25_sig,
      i1  => rtlalc_9(7),
      q   => an12_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_8_ins : ao2o22_x2
   port map (
      i0  => an12_x1_29_sig,
      i1  => no4_x1_24_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_9_7_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_8_sig,
      q   => rtlalc_9(7),
      vdd => vdd,
      vss => vss
   );

na4_x1_33_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_26_ins : o4_x2
   port map (
      i0  => cd_init,
      i1  => cd_add_b_to_p,
      i2  => cd_shift_left_p,
      i3  => cd_reset,
      q   => o4_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_26_ins : no4_x1
   port map (
      i0  => o4_x2_26_sig,
      i1  => na4_x1_33_sig,
      i2  => not_reg_p(8),
      i3  => cd_ld_op1,
      nq  => no4_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_25_ins : o3_x2
   port map (
      i0  => cd_init,
      i1  => cd_shift_left_p,
      i2  => cd_add_b_to_p,
      q   => o3_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_34_ins : na4_x1
   port map (
      i0  => not_cd_add_to_p1,
      i1  => cd_ld_r,
      i2  => not_cd_subtract_from_p,
      i3  => not_cd_add_to_p2,
      nq  => na4_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_27_ins : no4_x1
   port map (
      i0  => na4_x1_34_sig,
      i1  => o3_x2_25_sig,
      i2  => cd_ld_op1,
      i3  => cd_reset,
      nq  => no4_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_30_ins : an12_x1
   port map (
      i0  => no4_x1_27_sig,
      i1  => rtlalc_9(8),
      q   => an12_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_9_ins : ao2o22_x2
   port map (
      i0  => an12_x1_30_sig,
      i1  => no4_x1_26_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_9_8_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_9_sig,
      q   => rtlalc_9(8),
      vdd => vdd,
      vss => vss
   );

no3_x1_11_ins : no3_x1
   port map (
      i0  => not_cd_ld_r,
      i1  => cd_shift_left_a2,
      i2  => cd_init,
      nq  => no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_35_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => no3_x1_11_sig,
      i3  => not_cd_reset,
      nq  => na4_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_19_ins : ao22_x2
   port map (
      i0  => na4_x1_35_sig,
      i1  => cd_ld_op1,
      i2  => rtlalc_10(0),
      q   => ao22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_54_ins : o2_x2
   port map (
      i0  => cd_shift_left_a1,
      i1  => cd_reset,
      q   => o2_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_36_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a2,
      i1  => cd_ld_r,
      i2  => not_cd_init,
      i3  => not_cd_add_to_a,
      nq  => na4_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_28_ins : no4_x1
   port map (
      i0  => na4_x1_36_sig,
      i1  => o2_x2_54_sig,
      i2  => not_reg_a(0),
      i3  => cd_ld_op1,
      nq  => no4_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_10_ins : ao2o22_x2
   port map (
      i0  => no4_x1_28_sig,
      i1  => ao22_x2_19_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_10_0_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_10_sig,
      q   => rtlalc_10(0),
      vdd => vdd,
      vss => vss
   );

no3_x1_12_ins : no3_x1
   port map (
      i0  => not_cd_ld_r,
      i1  => cd_shift_left_a2,
      i2  => cd_init,
      nq  => no3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_37_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => no3_x1_12_sig,
      i3  => not_cd_reset,
      nq  => na4_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_20_ins : ao22_x2
   port map (
      i0  => na4_x1_37_sig,
      i1  => cd_ld_op1,
      i2  => rtlalc_10(1),
      q   => ao22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_55_ins : o2_x2
   port map (
      i0  => cd_shift_left_a1,
      i1  => cd_reset,
      q   => o2_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_38_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a2,
      i1  => cd_ld_r,
      i2  => not_cd_init,
      i3  => not_cd_add_to_a,
      nq  => na4_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_29_ins : no4_x1
   port map (
      i0  => na4_x1_38_sig,
      i1  => o2_x2_55_sig,
      i2  => not_reg_a(1),
      i3  => cd_ld_op1,
      nq  => no4_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_11_ins : ao2o22_x2
   port map (
      i0  => no4_x1_29_sig,
      i1  => ao22_x2_20_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_10_1_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_11_sig,
      q   => rtlalc_10(1),
      vdd => vdd,
      vss => vss
   );

no3_x1_13_ins : no3_x1
   port map (
      i0  => not_cd_ld_r,
      i1  => cd_shift_left_a2,
      i2  => cd_init,
      nq  => no3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_39_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => no3_x1_13_sig,
      i3  => not_cd_reset,
      nq  => na4_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_21_ins : ao22_x2
   port map (
      i0  => na4_x1_39_sig,
      i1  => cd_ld_op1,
      i2  => rtlalc_10(2),
      q   => ao22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_56_ins : o2_x2
   port map (
      i0  => cd_shift_left_a1,
      i1  => cd_reset,
      q   => o2_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_40_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a2,
      i1  => cd_ld_r,
      i2  => not_cd_init,
      i3  => not_cd_add_to_a,
      nq  => na4_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_30_ins : no4_x1
   port map (
      i0  => na4_x1_40_sig,
      i1  => o2_x2_56_sig,
      i2  => not_reg_a(2),
      i3  => cd_ld_op1,
      nq  => no4_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_12_ins : ao2o22_x2
   port map (
      i0  => no4_x1_30_sig,
      i1  => ao22_x2_21_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_10_2_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_12_sig,
      q   => rtlalc_10(2),
      vdd => vdd,
      vss => vss
   );

no3_x1_14_ins : no3_x1
   port map (
      i0  => not_cd_ld_r,
      i1  => cd_shift_left_a2,
      i2  => cd_init,
      nq  => no3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_41_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => no3_x1_14_sig,
      i3  => not_cd_reset,
      nq  => na4_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_22_ins : ao22_x2
   port map (
      i0  => na4_x1_41_sig,
      i1  => cd_ld_op1,
      i2  => rtlalc_10(3),
      q   => ao22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_57_ins : o2_x2
   port map (
      i0  => cd_shift_left_a1,
      i1  => cd_reset,
      q   => o2_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_42_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a2,
      i1  => cd_ld_r,
      i2  => not_cd_init,
      i3  => not_cd_add_to_a,
      nq  => na4_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_31_ins : no4_x1
   port map (
      i0  => na4_x1_42_sig,
      i1  => o2_x2_57_sig,
      i2  => not_reg_a(3),
      i3  => cd_ld_op1,
      nq  => no4_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_13_ins : ao2o22_x2
   port map (
      i0  => no4_x1_31_sig,
      i1  => ao22_x2_22_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_10_3_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_13_sig,
      q   => rtlalc_10(3),
      vdd => vdd,
      vss => vss
   );

no3_x1_15_ins : no3_x1
   port map (
      i0  => not_cd_ld_r,
      i1  => cd_shift_left_a2,
      i2  => cd_init,
      nq  => no3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_43_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => no3_x1_15_sig,
      i3  => not_cd_reset,
      nq  => na4_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_23_ins : ao22_x2
   port map (
      i0  => na4_x1_43_sig,
      i1  => cd_ld_op1,
      i2  => rtlalc_10(4),
      q   => ao22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_58_ins : o2_x2
   port map (
      i0  => cd_shift_left_a1,
      i1  => cd_reset,
      q   => o2_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_44_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a2,
      i1  => cd_ld_r,
      i2  => not_cd_init,
      i3  => not_cd_add_to_a,
      nq  => na4_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_32_ins : no4_x1
   port map (
      i0  => na4_x1_44_sig,
      i1  => o2_x2_58_sig,
      i2  => not_reg_a(4),
      i3  => cd_ld_op1,
      nq  => no4_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_14_ins : ao2o22_x2
   port map (
      i0  => no4_x1_32_sig,
      i1  => ao22_x2_23_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_10_4_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_14_sig,
      q   => rtlalc_10(4),
      vdd => vdd,
      vss => vss
   );

no3_x1_16_ins : no3_x1
   port map (
      i0  => not_cd_ld_r,
      i1  => cd_shift_left_a2,
      i2  => cd_init,
      nq  => no3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_45_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => no3_x1_16_sig,
      i3  => not_cd_reset,
      nq  => na4_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_24_ins : ao22_x2
   port map (
      i0  => na4_x1_45_sig,
      i1  => cd_ld_op1,
      i2  => rtlalc_10(5),
      q   => ao22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_59_ins : o2_x2
   port map (
      i0  => cd_shift_left_a1,
      i1  => cd_reset,
      q   => o2_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_46_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a2,
      i1  => cd_ld_r,
      i2  => not_cd_init,
      i3  => not_cd_add_to_a,
      nq  => na4_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_33_ins : no4_x1
   port map (
      i0  => na4_x1_46_sig,
      i1  => o2_x2_59_sig,
      i2  => not_reg_a(5),
      i3  => cd_ld_op1,
      nq  => no4_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_15_ins : ao2o22_x2
   port map (
      i0  => no4_x1_33_sig,
      i1  => ao22_x2_24_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_10_5_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_15_sig,
      q   => rtlalc_10(5),
      vdd => vdd,
      vss => vss
   );

no3_x1_17_ins : no3_x1
   port map (
      i0  => not_cd_ld_r,
      i1  => cd_shift_left_a2,
      i2  => cd_init,
      nq  => no3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_47_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => no3_x1_17_sig,
      i3  => not_cd_reset,
      nq  => na4_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_25_ins : ao22_x2
   port map (
      i0  => na4_x1_47_sig,
      i1  => cd_ld_op1,
      i2  => rtlalc_10(6),
      q   => ao22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_60_ins : o2_x2
   port map (
      i0  => cd_shift_left_a1,
      i1  => cd_reset,
      q   => o2_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_48_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a2,
      i1  => cd_ld_r,
      i2  => not_cd_init,
      i3  => not_cd_add_to_a,
      nq  => na4_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_34_ins : no4_x1
   port map (
      i0  => na4_x1_48_sig,
      i1  => o2_x2_60_sig,
      i2  => not_reg_a(6),
      i3  => cd_ld_op1,
      nq  => no4_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_16_ins : ao2o22_x2
   port map (
      i0  => no4_x1_34_sig,
      i1  => ao22_x2_25_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_10_6_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_16_sig,
      q   => rtlalc_10(6),
      vdd => vdd,
      vss => vss
   );

no3_x1_18_ins : no3_x1
   port map (
      i0  => not_cd_ld_r,
      i1  => cd_shift_left_a2,
      i2  => cd_init,
      nq  => no3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_49_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a1,
      i1  => not_cd_add_to_a,
      i2  => no3_x1_18_sig,
      i3  => not_cd_reset,
      nq  => na4_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_26_ins : ao22_x2
   port map (
      i0  => na4_x1_49_sig,
      i1  => cd_ld_op1,
      i2  => rtlalc_10(7),
      q   => ao22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_61_ins : o2_x2
   port map (
      i0  => cd_shift_left_a1,
      i1  => cd_reset,
      q   => o2_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_50_ins : na4_x1
   port map (
      i0  => not_cd_shift_left_a2,
      i1  => cd_ld_r,
      i2  => not_cd_init,
      i3  => not_cd_add_to_a,
      nq  => na4_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_35_ins : no4_x1
   port map (
      i0  => cd_ld_op1,
      i1  => na4_x1_50_sig,
      i2  => not_reg_a(7),
      i3  => o2_x2_61_sig,
      nq  => no4_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_17_ins : ao2o22_x2
   port map (
      i0  => no4_x1_35_sig,
      i1  => ao22_x2_26_sig,
      i2  => cd_reset,
      i3  => not_cd_init,
      q   => ao2o22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

rtlalc_10_7_ins : sff1_x4
   port map (
      ck  => cd_clk,
      i   => ao2o22_x2_17_sig,
      q   => rtlalc_10(7),
      vdd => vdd,
      vss => vss
   );

cd_rest_0_ins : buf_x2
   port map (
      i   => rtlalc_9(0),
      q   => cd_rest(0),
      vdd => vdd,
      vss => vss
   );

cd_rest_1_ins : buf_x2
   port map (
      i   => rtlalc_9(1),
      q   => cd_rest(1),
      vdd => vdd,
      vss => vss
   );

cd_rest_2_ins : buf_x2
   port map (
      i   => rtlalc_9(2),
      q   => cd_rest(2),
      vdd => vdd,
      vss => vss
   );

cd_rest_3_ins : buf_x2
   port map (
      i   => rtlalc_9(3),
      q   => cd_rest(3),
      vdd => vdd,
      vss => vss
   );

cd_rest_4_ins : buf_x2
   port map (
      i   => rtlalc_9(4),
      q   => cd_rest(4),
      vdd => vdd,
      vss => vss
   );

cd_rest_5_ins : buf_x2
   port map (
      i   => rtlalc_9(5),
      q   => cd_rest(5),
      vdd => vdd,
      vss => vss
   );

cd_rest_6_ins : buf_x2
   port map (
      i   => rtlalc_9(6),
      q   => cd_rest(6),
      vdd => vdd,
      vss => vss
   );

cd_rest_7_ins : buf_x2
   port map (
      i   => rtlalc_9(7),
      q   => cd_rest(7),
      vdd => vdd,
      vss => vss
   );

cd_rest_8_ins : buf_x2
   port map (
      i   => rtlalc_9(8),
      q   => cd_rest(8),
      vdd => vdd,
      vss => vss
   );

cd_cat_0_ins : buf_x2
   port map (
      i   => rtlalc_10(0),
      q   => cd_cat(0),
      vdd => vdd,
      vss => vss
   );

cd_cat_1_ins : buf_x2
   port map (
      i   => rtlalc_10(1),
      q   => cd_cat(1),
      vdd => vdd,
      vss => vss
   );

cd_cat_2_ins : buf_x2
   port map (
      i   => rtlalc_10(2),
      q   => cd_cat(2),
      vdd => vdd,
      vss => vss
   );

cd_cat_3_ins : buf_x2
   port map (
      i   => rtlalc_10(3),
      q   => cd_cat(3),
      vdd => vdd,
      vss => vss
   );

cd_cat_4_ins : buf_x2
   port map (
      i   => rtlalc_10(4),
      q   => cd_cat(4),
      vdd => vdd,
      vss => vss
   );

cd_cat_5_ins : buf_x2
   port map (
      i   => rtlalc_10(5),
      q   => cd_cat(5),
      vdd => vdd,
      vss => vss
   );

cd_cat_6_ins : buf_x2
   port map (
      i   => rtlalc_10(6),
      q   => cd_cat(6),
      vdd => vdd,
      vss => vss
   );

cd_cat_7_ins : buf_x2
   port map (
      i   => rtlalc_10(7),
      q   => cd_cat(7),
      vdd => vdd,
      vss => vss
   );

cd_p_0_ins : buf_x2
   port map (
      i   => reg_p(0),
      q   => cd_p(0),
      vdd => vdd,
      vss => vss
   );

cd_p_1_ins : buf_x2
   port map (
      i   => reg_p(1),
      q   => cd_p(1),
      vdd => vdd,
      vss => vss
   );

cd_p_2_ins : buf_x2
   port map (
      i   => reg_p(2),
      q   => cd_p(2),
      vdd => vdd,
      vss => vss
   );

cd_p_3_ins : buf_x2
   port map (
      i   => reg_p(3),
      q   => cd_p(3),
      vdd => vdd,
      vss => vss
   );

cd_p_4_ins : buf_x2
   port map (
      i   => reg_p(4),
      q   => cd_p(4),
      vdd => vdd,
      vss => vss
   );

cd_p_5_ins : buf_x2
   port map (
      i   => reg_p(5),
      q   => cd_p(5),
      vdd => vdd,
      vss => vss
   );

cd_p_6_ins : buf_x2
   port map (
      i   => reg_p(6),
      q   => cd_p(6),
      vdd => vdd,
      vss => vss
   );

cd_p_7_ins : buf_x2
   port map (
      i   => reg_p(7),
      q   => cd_p(7),
      vdd => vdd,
      vss => vss
   );

cd_p_8_ins : buf_x2
   port map (
      i   => reg_p(8),
      q   => cd_p(8),
      vdd => vdd,
      vss => vss
   );

cd_n_0_ins : buf_x2
   port map (
      i   => reg_n(0),
      q   => cd_n(0),
      vdd => vdd,
      vss => vss
   );

cd_n_1_ins : buf_x2
   port map (
      i   => reg_n(1),
      q   => cd_n(1),
      vdd => vdd,
      vss => vss
   );

cd_n_2_ins : buf_x2
   port map (
      i   => reg_n(2),
      q   => cd_n(2),
      vdd => vdd,
      vss => vss
   );

cd_n_3_ins : buf_x2
   port map (
      i   => reg_n(3),
      q   => cd_n(3),
      vdd => vdd,
      vss => vss
   );

cd_n_4_ins : buf_x2
   port map (
      i   => reg_n(4),
      q   => cd_n(4),
      vdd => vdd,
      vss => vss
   );

cd_n_5_ins : buf_x2
   port map (
      i   => reg_n(5),
      q   => cd_n(5),
      vdd => vdd,
      vss => vss
   );

cd_n_6_ins : buf_x2
   port map (
      i   => reg_n(6),
      q   => cd_n(6),
      vdd => vdd,
      vss => vss
   );

cd_n_7_ins : buf_x2
   port map (
      i   => reg_n(7),
      q   => cd_n(7),
      vdd => vdd,
      vss => vss
   );

one_sig_ins : one_x0
   port map (
      q   => one_sig,
      vdd => vdd,
      vss => vss
   );

zero_sig_ins : zero_x0
   port map (
      nq  => zero_sig,
      vdd => vdd,
      vss => vss
   );


end structural;
