<html><body><samp><pre>
<!@TC:1497636202>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: RICARDO

#Implementation: sumador serial

<a name=compilerReport1>$ Start of Compile</a>
#Fri Jun 16 20:03:22 2017

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1497636202> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1497636202> | Setting time resolution to ns
@N: : <a href="C:\users\richie\desktop\4 semestre\dsd\sumador serial\top_sum_serie.vhd:7:7:7:20:@N::@XP_MSG">top_sum_serie.vhd(7)</a><!@TM:1497636202> | Top entity is set to top_sum_serie.
File C:\users\richie\desktop\4 semestre\dsd\sumador serial\top_sum_serie.vhd changed - recompiling
VHDL syntax check successful!
File C:\users\richie\desktop\4 semestre\dsd\sumador serial\top_sum_serie.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\sumador serial\top_sum_serie.vhd:7:7:7:20:@N:CD630:@XP_MSG">top_sum_serie.vhd(7)</a><!@TM:1497636202> | Synthesizing work.top_sum_serie.atop_sum_serie 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\sumador serial\sumador.vhd:6:7:6:14:@N:CD630:@XP_MSG">sumador.vhd(6)</a><!@TM:1497636202> | Synthesizing work.sumador.a_sumador 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\sumador serial\sumador.vhd:60:5:60:9:@N:CD364:@XP_MSG">sumador.vhd(60)</a><!@TM:1497636202> | Removed redundant assignment
Post processing for work.sumador.a_sumador
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\sumador serial\sumador.vhd:23:2:23:4:@A:CL282:@XP_MSG">sumador.vhd(23)</a><!@TM:1497636202> | Feedback mux created for signal b -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\sumador serial\sumador.vhd:23:2:23:4:@A:CL282:@XP_MSG">sumador.vhd(23)</a><!@TM:1497636202> | Feedback mux created for signal a -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\sumador serial\osc00.vhd:6:7:6:12:@N:CD630:@XP_MSG">osc00.vhd(6)</a><!@TM:1497636202> | Synthesizing work.osc00.osc0 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\sumador serial\osc00.vhd:13:10:13:18:@W:CD280:@XP_MSG">osc00.vhd(13)</a><!@TM:1497636202> | Unbound component OSCTIMER mapped to black box</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\sumador serial\osc00.vhd:25:0:25:6:@W:CD326:@XP_MSG">osc00.vhd(25)</a><!@TM:1497636202> | Port oscout of entity work.osctimer is unconnected</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\sumador serial\osc00.vhd:13:10:13:18:@N:CD630:@XP_MSG">osc00.vhd(13)</a><!@TM:1497636202> | Synthesizing work.osctimer.syn_black_box 
Post processing for work.osctimer.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.top_sum_serie.atop_sum_serie
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 16 20:03:22 2017

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1497636203> | Running in 64-bit mode 
File C:\users\richie\desktop\4 semestre\dsd\sumador serial\synwork\top_sum_serie_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 16 20:03:23 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1497636204> | Running in 64-bit mode. 
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
OSCTIMER        1 use
DFFRH           3 uses
DFFCRH          13 uses
DFFC            2 uses
OBUF            14 uses
IBUF            11 uses
INV             31 uses
AND2            37 uses
XOR2            4 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1497636204> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 16 20:03:24 2017

###########################################################]

</pre></samp></body></html>
