sv xil_defaultlib -i "../../../../../../../../../Xilinx/2025.1/data/rsb/busdef" --include "/storage/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl" \
"../../../bd/axi_register_verification/ip/axi_register_verification_axi_vip_0_0/sim/axi_register_verification_axi_vip_0_0_pkg.sv" \
"../../../bd/axi_register_verification/ip/axi_register_verification_axi_vip_0_0/sim/axi_register_verification_axi_vip_0_0.sv" \

verilog xil_defaultlib -i "../../../../../../../../../Xilinx/2025.1/data/rsb/busdef" --include "/storage/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl" \
"../../../bd/axi_register_verification/ipshared/9bbb/hdl/SimpleRegistersBank_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/axi_register_verification/ipshared/9bbb/hdl/SimpleRegistersBank.v" \
"../../../bd/axi_register_verification/ip/axi_register_verification_SimpleRegistersBank_0_0/sim/axi_register_verification_SimpleRegistersBank_0_0.v" \
"../../../bd/axi_register_verification/sim/axi_register_verification.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
