$date
	Sun Mar 10 19:18:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module testbench $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 1 $ w4 $end
$var wire 1 % w5 $end
$var wire 1 & w6 $end
$var wire 1 ' w7 $end
$var wire 1 ( w8 $end
$var wire 1 # x $end
$var wire 1 ! z $end
$var reg 1 ) A $end
$var reg 1 * B $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$scope begin clock $end
$upscope $end
$scope begin initalConditions $end
$upscope $end
$scope begin programLifeTime $end
$upscope $end
$scope begin stimmychecks $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
1'
1&
1%
1$
0#
0"
0!
$end
#3
0%
1!
1#
#6
1%
0!
0#
#9
0%
1!
1#
#10
1"
#12
1%
0!
0#
#15
0%
1!
1#
#18
1%
0!
0#
#20
0"
#21
0%
1!
1#
#24
1%
0!
0#
#27
0%
1!
1#
#30
1%
0!
0#
1"
#33
0%
1!
1#
#36
1%
0!
0#
#39
0%
1!
1#
#40
0"
#42
1%
0!
0#
#45
0%
1!
1#
#48
1%
0!
0#
#50
1"
#51
0%
1!
1#
#54
1%
0!
0#
#57
0%
1!
1#
#60
1%
0!
0#
0"
#70
1"
#80
0"
#90
1"
#100
0"
