/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  reg [4:0] _01_;
  reg [5:0] _02_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [23:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire [2:0] celloutsig_0_59z;
  wire [7:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_63z;
  wire [14:0] celloutsig_0_64z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~((celloutsig_1_1z[2] | in_data[183]) & (celloutsig_1_2z[1] | celloutsig_1_1z[0]));
  assign celloutsig_1_19z = ~((in_data[188] | celloutsig_1_9z[1]) & (celloutsig_1_5z | celloutsig_1_9z[1]));
  assign celloutsig_0_15z = ~((celloutsig_0_4z[0] | celloutsig_0_3z[1]) & (celloutsig_0_0z[2] | celloutsig_0_5z[6]));
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_73z, celloutsig_0_56z, celloutsig_0_17z };
  reg [8:0] _07_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _07_ <= 9'h000;
    else _07_ <= { celloutsig_0_63z[3:1], _01_, celloutsig_0_46z };
  assign out_data[40:32] = _07_;
  reg [2:0] _08_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _08_ <= 3'h0;
    else _08_ <= celloutsig_0_3z[3:1];
  assign _00_[8:6] = _08_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_5z[1:0], celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[52:42] & in_data[36:26];
  assign celloutsig_0_36z = { celloutsig_0_4z[1:0], celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_20z } & { celloutsig_0_12z[17:11], celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_59z = { celloutsig_0_14z[10:9], celloutsig_0_40z } & celloutsig_0_5z[3:1];
  assign celloutsig_0_64z = { celloutsig_0_30z[9:3], celloutsig_0_7z, celloutsig_0_56z, _02_ } & { celloutsig_0_0z, celloutsig_0_39z, celloutsig_0_59z };
  assign celloutsig_1_2z = celloutsig_1_1z & celloutsig_1_1z;
  assign celloutsig_1_7z = { in_data[118:111], celloutsig_1_6z } & { celloutsig_1_2z[3:1], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[49:37] & in_data[55:43];
  assign celloutsig_0_21z = celloutsig_0_13z & { celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_11z[1], celloutsig_0_1z } & { celloutsig_0_12z[14:2], celloutsig_0_8z };
  assign celloutsig_0_34z = celloutsig_0_12z[12:9] == { celloutsig_0_11z[5:3], celloutsig_0_29z };
  assign celloutsig_0_35z = _02_[3:1] == celloutsig_0_1z[3:1];
  assign celloutsig_0_46z = { celloutsig_0_1z[11:3], celloutsig_0_41z } == { celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_39z };
  assign celloutsig_0_7z = celloutsig_0_4z[8:2] == { celloutsig_0_5z[4:1], celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_1z[11:2] == { celloutsig_0_5z[5:0], celloutsig_0_13z };
  assign celloutsig_0_2z = celloutsig_0_0z[2] == celloutsig_0_0z[8];
  assign celloutsig_0_24z = { celloutsig_0_12z[16:7], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_10z } == { celloutsig_0_12z[15:2], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_19z, _00_[8:6] };
  assign celloutsig_0_26z = { celloutsig_0_11z[5:4], celloutsig_0_4z, celloutsig_0_23z } == { celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_0_8z = { celloutsig_0_1z[11:1], celloutsig_0_6z } > { celloutsig_0_4z[8:2], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_4z = celloutsig_1_3z[10:8] > celloutsig_1_2z[4:2];
  assign celloutsig_0_10z = { celloutsig_0_4z[2:1], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z } > { in_data[74:59], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_56z = ! { celloutsig_0_36z[10:8], celloutsig_0_24z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[128:121] || in_data[167:160];
  assign celloutsig_0_9z = celloutsig_0_0z[2:0] || celloutsig_0_5z[7:5];
  assign celloutsig_0_17z = celloutsig_0_11z[6:3] || celloutsig_0_0z[7:4];
  assign celloutsig_0_29z = { celloutsig_0_14z[11:4], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_9z } || { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_14z = { celloutsig_0_1z[9:3], celloutsig_0_3z, celloutsig_0_7z } % { 1'h1, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_4z[8:1] % { 1'h1, celloutsig_0_1z[6:0] };
  assign celloutsig_1_9z = celloutsig_1_7z[6:2] % { 1'h1, celloutsig_1_3z[12:9] };
  assign celloutsig_1_18z = celloutsig_1_13z[11:8] % { 1'h1, celloutsig_1_13z[1:0], celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_13z[2:1], celloutsig_0_13z, celloutsig_0_7z } % { 1'h1, celloutsig_0_4z[7:2] };
  assign celloutsig_0_18z = celloutsig_0_11z[4:1] % { 1'h1, celloutsig_0_4z[2:0] };
  assign celloutsig_0_39z = celloutsig_0_13z[3:1] != celloutsig_0_4z[6:4];
  assign celloutsig_0_3z = { in_data[72:70], celloutsig_0_2z } | in_data[7:4];
  assign celloutsig_1_3z = { celloutsig_1_1z[4:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } | { celloutsig_1_1z[4:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_0z[6:5], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z } | { in_data[77:76], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_40z = | { celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_12z[23:18] };
  assign celloutsig_0_41z = | celloutsig_0_36z[9:0];
  assign celloutsig_1_5z = | celloutsig_1_3z[10:2];
  assign celloutsig_0_19z = | celloutsig_0_16z[5:0];
  assign celloutsig_0_88z = ^ celloutsig_0_64z;
  assign celloutsig_0_23z = ^ celloutsig_0_16z[4:0];
  assign celloutsig_0_33z = { celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_8z } >> { celloutsig_0_18z[1:0], celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_0z[10:2] >> { celloutsig_0_0z[4], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_6z = celloutsig_0_3z[2:0] >> in_data[42:40];
  assign celloutsig_1_1z = in_data[146:142] >> { in_data[133:130], celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_1z[7:4], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z } >> { celloutsig_0_4z[5], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_3z >> celloutsig_0_12z[21:18];
  assign celloutsig_0_63z = { celloutsig_0_18z[3], celloutsig_0_21z } - { celloutsig_0_5z[1:0], celloutsig_0_23z, celloutsig_0_40z, celloutsig_0_10z };
  assign celloutsig_0_73z = _00_[8:6] - celloutsig_0_33z;
  assign celloutsig_1_13z = in_data[177:164] - { celloutsig_1_7z[8:1], celloutsig_1_2z, celloutsig_1_4z };
  assign { _00_[11:9], _00_[5:2] } = { celloutsig_0_11z[6:4], _00_[8:6], celloutsig_0_40z };
  assign { out_data[131:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z };
endmodule
