{"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"head"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","text":"ArchitectureHead"}]}],"kind":"declarations"},{"kind":"content","content":[{"anchor":"discussion","text":"Discussion","type":"heading","level":2},{"type":"paragraph","inlineContent":[{"type":"text","text":"This code exists after the "},{"type":"codeVoice","code":"architecture"},{"type":"text","text":" definition and before the "},{"type":"codeVoice","code":"begin"},{"type":"text","text":" keyword."}]}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture"]]},"sections":[],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/head"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/architecture\/head"]}],"abstract":[{"text":"The head of the architecture.","type":"text"}],"metadata":{"title":"head","symbolKind":"property","externalID":"s:11VHDLParsing12ArchitectureV4headAA0B4HeadVvp","roleHeading":"Instance Property","role":"symbol","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"head"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV","text":"ArchitectureHead"}],"modules":[{"name":"VHDLParsing"}]},"schemaVersion":{"major":0,"patch":0,"minor":3},"kind":"symbol","references":{"doc://VHDLParsing/documentation/VHDLParsing/Architecture":{"kind":"symbol","abstract":[{"type":"text","text":"An architecture block in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Architecture"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Architecture"}],"type":"topic","title":"Architecture","url":"\/documentation\/vhdlparsing\/architecture"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture/head":{"role":"symbol","title":"head","url":"\/documentation\/vhdlparsing\/architecture\/head","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"head","kind":"identifier"},{"text":": ","kind":"text"},{"text":"ArchitectureHead","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture\/head","type":"topic","abstract":[{"text":"The head of the architecture.","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}