/*
 * Copyright (c) 2022 TOKITA Hiroshi <tokita.hiroshi@gmail.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RESET_CH32V30X_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_RESET_CH32V30X_H_

#include "gd32-common.h"

/**
 * @name Register offsets
 * @{
 */

#define CH32_APB1PRST_OFFSET      0x10U
#define CH32_APB2PRST_OFFSET      0x0CU
#define CH32_AHBRST_OFFSET        0x28U

#define GD32_APB1PRST_OFFSET      CH32_APB1PRST_OFFSET
#define GD32_APB2PRST_OFFSET      CH32_APB2PRST_OFFSET
#define GD32_AHBRST_OFFSET        CH32_AHBRST_OFFSET

/** @} */

/**
 * @name Clock enable/disable definitions for peripherals
 * @{
 */

/* APB1 peripherals */
#define CH32_RESET_TIMER2     GD32_RESET_CONFIG(APB1PRST, 0U)
#define CH32_RESET_TIMER3     GD32_RESET_CONFIG(APB1PRST, 1U)
#define CH32_RESET_TIMER4     GD32_RESET_CONFIG(APB1PRST, 2U)
#define CH32_RESET_TIMER5     GD32_RESET_CONFIG(APB1PRST, 3U)
#define CH32_RESET_TIMER6     GD32_RESET_CONFIG(APB1PRST, 4U)
#define CH32_RESET_TIMER7     GD32_RESET_CONFIG(APB1PRST, 5U)
#define CH32_RESET_UART6      GD32_RESET_CONFIG(APB1PRST, 6U)
#define CH32_RESET_UART7      GD32_RESET_CONFIG(APB1PRST, 7U)
#define CH32_RESET_UART8      GD32_RESET_CONFIG(APB1PRST, 8U)
/* Reserved 9 */
/* Reserved 10 */
#define CH32_RESET_WWDGT      GD32_RESET_CONFIG(APB1PRST, 11U)
/* Reserved 12 */
/* Reserved 13 */
#define CH32_RESET_SPI1       GD32_RESET_CONFIG(APB1PRST, 14U)
#define CH32_RESET_SPI2       GD32_RESET_CONFIG(APB1PRST, 15U)
#define CH32_RESET_USART1     GD32_RESET_CONFIG(APB1PRST, 17U)
#define CH32_RESET_USART2     GD32_RESET_CONFIG(APB1PRST, 18U)
#define CH32_RESET_USART3     GD32_RESET_CONFIG(APB1PRST, 19U)
#define CH32_RESET_UART4      GD32_RESET_CONFIG(APB1PRST, 20U)
#define CH32_RESET_I2C1       GD32_RESET_CONFIG(APB1PRST, 21U)
#define CH32_RESET_I2C2       GD32_RESET_CONFIG(APB1PRST, 22U)
#define CH32_RESET_USBD       GD32_RESET_CONFIG(APB1PRST, 23U)
/* Reserved 24 */
#define CH32_RESET_CAN1       GD32_RESET_CONFIG(APB1PRST, 25U)
#define CH32_RESET_CAN2       GD32_RESET_CONFIG(APB1PRST, 26U)
#define CH32_RESET_BKP        GD32_RESET_CONFIG(APB1PRST, 27U)
#define CH32_RESET_PMU        GD32_RESET_CONFIG(APB1PRST, 28U)
#define CH32_RESET_DAC        GD32_RESET_CONFIG(APB1PRST, 29U)

/* APB2 peripherals */
#define CH32_RESET_AFIO       GD32_RESET_CONFIG(APB2PRST, 0U)
/* Reserved 1 */
#define CH32_RESET_GPIOA      GD32_RESET_CONFIG(APB2PRST, 2U)
#define CH32_RESET_GPIOB      GD32_RESET_CONFIG(APB2PRST, 3U)
#define CH32_RESET_GPIOC      GD32_RESET_CONFIG(APB2PRST, 4U)
#define CH32_RESET_GPIOD      GD32_RESET_CONFIG(APB2PRST, 5U)
#define CH32_RESET_GPIOE      GD32_RESET_CONFIG(APB2PRST, 6U)
/* Reserved 7 */
/* Reserved 8 */
#define CH32_RESET_ADC1       GD32_RESET_CONFIG(APB2PRST, 9U)
#define CH32_RESET_ADC2       GD32_RESET_CONFIG(APB2PRST, 10U)
#define CH32_RESET_TIMER1     GD32_RESET_CONFIG(APB2PRST, 11U)
#define CH32_RESET_SPI1       GD32_RESET_CONFIG(APB2PRST, 12U)
#define CH32_RESET_TIMER8     GD32_RESET_CONFIG(APB2PRST, 13U)
#define CH32_RESET_USART1     GD32_RESET_CONFIG(APB2PRST, 14U)
/* Reserved 15 */
/* Reserved 16 */
/* Reserved 17 */
/* Reserved 18 */
#define CH32_RESET_TIMER9     GD32_RESET_CONFIG(APB2PRST, 19U)
#define CH32_RESET_TIMER10    GD32_RESET_CONFIG(APB2PRST, 20U)

/* AHB peripherals */
#define CH32_RESET_USBHD      GD32_RESET_CONFIG(AHBRST, 12U)
#define CH32_RESET_DVP        GD32_RESET_CONFIG(AHBRST, 13U)
#define CH32_RESET_ETHMAC     GD32_RESET_CONFIG(AHBRST, 14U)

/** @} */

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_RESET_CH32V30X_H_ */
