lbl_805A4D68:
/* 805A4D68 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 805A4D6C 00000004  7C 08 02 A6 */	mflr r0
/* 805A4D70 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 805A4D74 0000000C  3C 80 00 00 */	lis r4, cNullVec__6Z2Calc@ha
/* 805A4D78 00000010  38 E4 00 00 */	addi r7, cNullVec__6Z2Calc@l
/* 805A4D7C 00000014  3C 80 00 00 */	lis r4, unknown_translation_unit_bss__data_805A541C@ha
/* 805A4D80 00000018  38 C4 00 00 */	addi r6, unknown_translation_unit_bss__data_805A541C@l
/* 805A4D84 0000001C  88 06 00 00 */	lbz r0, 0(r6)
/* 805A4D88 00000020  7C 00 07 75 */	extsb. r0, r0
/* 805A4D8C 00000024  40 82 00 40 */	bne lbl_805A4DCC
/* 805A4D90 00000028  80 87 00 20 */	lwz r4, 0x20(r7)
/* 805A4D94 0000002C  80 07 00 24 */	lwz r0, 0x24(r7)
/* 805A4D98 00000030  90 87 00 38 */	stw r4, 0x38(r7)
/* 805A4D9C 00000034  90 07 00 3C */	stw r0, 0x3c(r7)
/* 805A4DA0 00000038  80 07 00 28 */	lwz r0, 0x28(r7)
/* 805A4DA4 0000003C  90 07 00 40 */	stw r0, 0x40(r7)
/* 805A4DA8 00000040  38 A7 00 38 */	addi r5, r7, 0x38
/* 805A4DAC 00000044  80 87 00 2C */	lwz r4, 0x2c(r7)
/* 805A4DB0 00000048  80 07 00 30 */	lwz r0, 0x30(r7)
/* 805A4DB4 0000004C  90 85 00 0C */	stw r4, 0xc(r5)
/* 805A4DB8 00000050  90 05 00 10 */	stw r0, 0x10(r5)
/* 805A4DBC 00000054  80 07 00 34 */	lwz r0, 0x34(r7)
/* 805A4DC0 00000058  90 05 00 14 */	stw r0, 0x14(r5)
/* 805A4DC4 0000005C  38 00 00 01 */	li r0, 1
/* 805A4DC8 00000060  98 06 00 00 */	stb r0, 0(r6)
lbl_805A4DCC:
/* 805A4DCC 00000000  88 03 05 69 */	lbz r0, 0x569(r3)
/* 805A4DD0 00000004  1C 00 00 0C */	mulli r0, r0, 0xc
/* 805A4DD4 00000008  39 87 00 38 */	addi r12, r7, 0x38
/* 805A4DD8 0000000C  7D 8C 02 14 */	add r12, r12, r0
/* 805A4DDC 00000010  4B FF FE 5D */	bl __ptmf_scall
/* 805A4DE0 00000014  60 00 00 00 */	nop 
/* 805A4DE4 00000018  80 01 00 14 */	lwz r0, 0x14(r1)
/* 805A4DE8 0000001C  7C 08 03 A6 */	mtlr r0
/* 805A4DEC 00000020  38 21 00 10 */	addi r1, r1, 0x10
/* 805A4DF0 00000024  4E 80 00 20 */	blr 
