
F469I-DISCO_Bring-Up.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085d8  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000965ac  08008798  08008798  00018798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0809ed44  0809ed44  000b0074  2**0
                  CONTENTS
  4 .ARM          00000008  0809ed44  0809ed44  000aed44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0809ed4c  0809ed4c  000b0074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0809ed4c  0809ed4c  000aed4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0809ed50  0809ed50  000aed50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0809ed54  000b0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000b0074  2**0
                  CONTENTS
 10 .bss          000003ec  20000074  20000074  000b0074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000460  20000460  000b0074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000b0074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015c53  00000000  00000000  000b00a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bf0  00000000  00000000  000c5cf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001178  00000000  00000000  000c98e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fc0  00000000  00000000  000caa60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e660  00000000  00000000  000cba20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f66  00000000  00000000  000fa080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fe9c2  00000000  00000000  00113fe6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  002129a8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000050e0  00000000  00000000  002129f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000074 	.word	0x20000074
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008780 	.word	0x08008780

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000078 	.word	0x20000078
 80001fc:	08008780 	.word	0x08008780

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr

08000214 <strlen>:
 8000214:	4603      	mov	r3, r0
 8000216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021a:	2a00      	cmp	r2, #0
 800021c:	d1fb      	bne.n	8000216 <strlen+0x2>
 800021e:	1a18      	subs	r0, r3, r0
 8000220:	3801      	subs	r0, #1
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b974 	b.w	80005d0 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	4604      	mov	r4, r0
 8000308:	468e      	mov	lr, r1
 800030a:	2b00      	cmp	r3, #0
 800030c:	d14d      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030e:	428a      	cmp	r2, r1
 8000310:	4694      	mov	ip, r2
 8000312:	d969      	bls.n	80003e8 <__udivmoddi4+0xe8>
 8000314:	fab2 f282 	clz	r2, r2
 8000318:	b152      	cbz	r2, 8000330 <__udivmoddi4+0x30>
 800031a:	fa01 f302 	lsl.w	r3, r1, r2
 800031e:	f1c2 0120 	rsb	r1, r2, #32
 8000322:	fa20 f101 	lsr.w	r1, r0, r1
 8000326:	fa0c fc02 	lsl.w	ip, ip, r2
 800032a:	ea41 0e03 	orr.w	lr, r1, r3
 800032e:	4094      	lsls	r4, r2
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	0c21      	lsrs	r1, r4, #16
 8000336:	fbbe f6f8 	udiv	r6, lr, r8
 800033a:	fa1f f78c 	uxth.w	r7, ip
 800033e:	fb08 e316 	mls	r3, r8, r6, lr
 8000342:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000346:	fb06 f107 	mul.w	r1, r6, r7
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f106 30ff 	add.w	r0, r6, #4294967295
 8000356:	f080 811f 	bcs.w	8000598 <__udivmoddi4+0x298>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 811c 	bls.w	8000598 <__udivmoddi4+0x298>
 8000360:	3e02      	subs	r6, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a5b      	subs	r3, r3, r1
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb3 f0f8 	udiv	r0, r3, r8
 800036c:	fb08 3310 	mls	r3, r8, r0, r3
 8000370:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000374:	fb00 f707 	mul.w	r7, r0, r7
 8000378:	42a7      	cmp	r7, r4
 800037a:	d90a      	bls.n	8000392 <__udivmoddi4+0x92>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 33ff 	add.w	r3, r0, #4294967295
 8000384:	f080 810a 	bcs.w	800059c <__udivmoddi4+0x29c>
 8000388:	42a7      	cmp	r7, r4
 800038a:	f240 8107 	bls.w	800059c <__udivmoddi4+0x29c>
 800038e:	4464      	add	r4, ip
 8000390:	3802      	subs	r0, #2
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	1be4      	subs	r4, r4, r7
 8000398:	2600      	movs	r6, #0
 800039a:	b11d      	cbz	r5, 80003a4 <__udivmoddi4+0xa4>
 800039c:	40d4      	lsrs	r4, r2
 800039e:	2300      	movs	r3, #0
 80003a0:	e9c5 4300 	strd	r4, r3, [r5]
 80003a4:	4631      	mov	r1, r6
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0xc2>
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	f000 80ef 	beq.w	8000592 <__udivmoddi4+0x292>
 80003b4:	2600      	movs	r6, #0
 80003b6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ba:	4630      	mov	r0, r6
 80003bc:	4631      	mov	r1, r6
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	fab3 f683 	clz	r6, r3
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d14a      	bne.n	8000460 <__udivmoddi4+0x160>
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xd4>
 80003ce:	4282      	cmp	r2, r0
 80003d0:	f200 80f9 	bhi.w	80005c6 <__udivmoddi4+0x2c6>
 80003d4:	1a84      	subs	r4, r0, r2
 80003d6:	eb61 0303 	sbc.w	r3, r1, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	469e      	mov	lr, r3
 80003de:	2d00      	cmp	r5, #0
 80003e0:	d0e0      	beq.n	80003a4 <__udivmoddi4+0xa4>
 80003e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003e6:	e7dd      	b.n	80003a4 <__udivmoddi4+0xa4>
 80003e8:	b902      	cbnz	r2, 80003ec <__udivmoddi4+0xec>
 80003ea:	deff      	udf	#255	; 0xff
 80003ec:	fab2 f282 	clz	r2, r2
 80003f0:	2a00      	cmp	r2, #0
 80003f2:	f040 8092 	bne.w	800051a <__udivmoddi4+0x21a>
 80003f6:	eba1 010c 	sub.w	r1, r1, ip
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2601      	movs	r6, #1
 8000404:	0c20      	lsrs	r0, r4, #16
 8000406:	fbb1 f3f7 	udiv	r3, r1, r7
 800040a:	fb07 1113 	mls	r1, r7, r3, r1
 800040e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000412:	fb0e f003 	mul.w	r0, lr, r3
 8000416:	4288      	cmp	r0, r1
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x12c>
 800041a:	eb1c 0101 	adds.w	r1, ip, r1
 800041e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x12a>
 8000424:	4288      	cmp	r0, r1
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2c0>
 800042a:	4643      	mov	r3, r8
 800042c:	1a09      	subs	r1, r1, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb1 f0f7 	udiv	r0, r1, r7
 8000434:	fb07 1110 	mls	r1, r7, r0, r1
 8000438:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x156>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 31ff 	add.w	r1, r0, #4294967295
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x154>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2ca>
 8000454:	4608      	mov	r0, r1
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800045e:	e79c      	b.n	800039a <__udivmoddi4+0x9a>
 8000460:	f1c6 0720 	rsb	r7, r6, #32
 8000464:	40b3      	lsls	r3, r6
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa20 f407 	lsr.w	r4, r0, r7
 8000472:	fa01 f306 	lsl.w	r3, r1, r6
 8000476:	431c      	orrs	r4, r3
 8000478:	40f9      	lsrs	r1, r7
 800047a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047e:	fa00 f306 	lsl.w	r3, r0, r6
 8000482:	fbb1 f8f9 	udiv	r8, r1, r9
 8000486:	0c20      	lsrs	r0, r4, #16
 8000488:	fa1f fe8c 	uxth.w	lr, ip
 800048c:	fb09 1118 	mls	r1, r9, r8, r1
 8000490:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000494:	fb08 f00e 	mul.w	r0, r8, lr
 8000498:	4288      	cmp	r0, r1
 800049a:	fa02 f206 	lsl.w	r2, r2, r6
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b8>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2bc>
 80004ac:	4288      	cmp	r0, r1
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2bc>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4461      	add	r1, ip
 80004b8:	1a09      	subs	r1, r1, r0
 80004ba:	b2a4      	uxth	r4, r4
 80004bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c0:	fb09 1110 	mls	r1, r9, r0, r1
 80004c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004cc:	458e      	cmp	lr, r1
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1e2>
 80004d0:	eb1c 0101 	adds.w	r1, ip, r1
 80004d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2b4>
 80004da:	458e      	cmp	lr, r1
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2b4>
 80004de:	3802      	subs	r0, #2
 80004e0:	4461      	add	r1, ip
 80004e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004e6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ea:	eba1 010e 	sub.w	r1, r1, lr
 80004ee:	42a1      	cmp	r1, r4
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46a6      	mov	lr, r4
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x2a4>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x2a0>
 80004f8:	b15d      	cbz	r5, 8000512 <__udivmoddi4+0x212>
 80004fa:	ebb3 0208 	subs.w	r2, r3, r8
 80004fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000502:	fa01 f707 	lsl.w	r7, r1, r7
 8000506:	fa22 f306 	lsr.w	r3, r2, r6
 800050a:	40f1      	lsrs	r1, r6
 800050c:	431f      	orrs	r7, r3
 800050e:	e9c5 7100 	strd	r7, r1, [r5]
 8000512:	2600      	movs	r6, #0
 8000514:	4631      	mov	r1, r6
 8000516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	40d8      	lsrs	r0, r3
 8000520:	fa0c fc02 	lsl.w	ip, ip, r2
 8000524:	fa21 f303 	lsr.w	r3, r1, r3
 8000528:	4091      	lsls	r1, r2
 800052a:	4301      	orrs	r1, r0
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb3 f0f7 	udiv	r0, r3, r7
 8000538:	fb07 3610 	mls	r6, r7, r0, r3
 800053c:	0c0b      	lsrs	r3, r1, #16
 800053e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000542:	fb00 f60e 	mul.w	r6, r0, lr
 8000546:	429e      	cmp	r6, r3
 8000548:	fa04 f402 	lsl.w	r4, r4, r2
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x260>
 800054e:	eb1c 0303 	adds.w	r3, ip, r3
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b8>
 8000558:	429e      	cmp	r6, r3
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b8>
 800055c:	3802      	subs	r0, #2
 800055e:	4463      	add	r3, ip
 8000560:	1b9b      	subs	r3, r3, r6
 8000562:	b289      	uxth	r1, r1
 8000564:	fbb3 f6f7 	udiv	r6, r3, r7
 8000568:	fb07 3316 	mls	r3, r7, r6, r3
 800056c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000570:	fb06 f30e 	mul.w	r3, r6, lr
 8000574:	428b      	cmp	r3, r1
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x28a>
 8000578:	eb1c 0101 	adds.w	r1, ip, r1
 800057c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2b0>
 8000582:	428b      	cmp	r3, r1
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2b0>
 8000586:	3e02      	subs	r6, #2
 8000588:	4461      	add	r1, ip
 800058a:	1ac9      	subs	r1, r1, r3
 800058c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0x104>
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e705      	b.n	80003a4 <__udivmoddi4+0xa4>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e3      	b.n	8000364 <__udivmoddi4+0x64>
 800059c:	4618      	mov	r0, r3
 800059e:	e6f8      	b.n	8000392 <__udivmoddi4+0x92>
 80005a0:	454b      	cmp	r3, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f8>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f8>
 80005b0:	4646      	mov	r6, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x28a>
 80005b4:	4620      	mov	r0, r4
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1e2>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x260>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b8>
 80005c0:	3b02      	subs	r3, #2
 80005c2:	4461      	add	r1, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x12c>
 80005c6:	4630      	mov	r0, r6
 80005c8:	e709      	b.n	80003de <__udivmoddi4+0xde>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x156>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <lcd_control>:
        (void *)0, (void *)0, (void *)0
    }
};

static void lcd_control(uint8_t argc, void **argv)
{
 80005d4:	b590      	push	{r4, r7, lr}
 80005d6:	b08b      	sub	sp, #44	; 0x2c
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	6039      	str	r1, [r7, #0]
 80005de:	71fb      	strb	r3, [r7, #7]
    char *command = argv[0];
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	623b      	str	r3, [r7, #32]
    char *arg1 = argv[0 + strlen(command)];
 80005e6:	6a38      	ldr	r0, [r7, #32]
 80005e8:	f7ff fe14 	bl	8000214 <strlen>
 80005ec:	4603      	mov	r3, r0
 80005ee:	009b      	lsls	r3, r3, #2
 80005f0:	683a      	ldr	r2, [r7, #0]
 80005f2:	4413      	add	r3, r2
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	61fb      	str	r3, [r7, #28]
    char *arg2 = argv[0 + strlen(command) + strlen(arg1)];
 80005f8:	6a38      	ldr	r0, [r7, #32]
 80005fa:	f7ff fe0b 	bl	8000214 <strlen>
 80005fe:	4604      	mov	r4, r0
 8000600:	69f8      	ldr	r0, [r7, #28]
 8000602:	f7ff fe07 	bl	8000214 <strlen>
 8000606:	4603      	mov	r3, r0
 8000608:	4423      	add	r3, r4
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	683a      	ldr	r2, [r7, #0]
 800060e:	4413      	add	r3, r2
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	61bb      	str	r3, [r7, #24]
    char *arg3 = argv[0 + strlen(command) + strlen(arg1) + strlen(arg2)];
 8000614:	6a38      	ldr	r0, [r7, #32]
 8000616:	f7ff fdfd 	bl	8000214 <strlen>
 800061a:	4604      	mov	r4, r0
 800061c:	69f8      	ldr	r0, [r7, #28]
 800061e:	f7ff fdf9 	bl	8000214 <strlen>
 8000622:	4603      	mov	r3, r0
 8000624:	441c      	add	r4, r3
 8000626:	69b8      	ldr	r0, [r7, #24]
 8000628:	f7ff fdf4 	bl	8000214 <strlen>
 800062c:	4603      	mov	r3, r0
 800062e:	4423      	add	r3, r4
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	683a      	ldr	r2, [r7, #0]
 8000634:	4413      	add	r3, r2
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	617b      	str	r3, [r7, #20]
    char *arg4 = argv[0 + strlen(command) + strlen(arg1) + strlen(arg2) + strlen(arg3)];
 800063a:	6a38      	ldr	r0, [r7, #32]
 800063c:	f7ff fdea 	bl	8000214 <strlen>
 8000640:	4604      	mov	r4, r0
 8000642:	69f8      	ldr	r0, [r7, #28]
 8000644:	f7ff fde6 	bl	8000214 <strlen>
 8000648:	4603      	mov	r3, r0
 800064a:	441c      	add	r4, r3
 800064c:	69b8      	ldr	r0, [r7, #24]
 800064e:	f7ff fde1 	bl	8000214 <strlen>
 8000652:	4603      	mov	r3, r0
 8000654:	441c      	add	r4, r3
 8000656:	6978      	ldr	r0, [r7, #20]
 8000658:	f7ff fddc 	bl	8000214 <strlen>
 800065c:	4603      	mov	r3, r0
 800065e:	4423      	add	r3, r4
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	683a      	ldr	r2, [r7, #0]
 8000664:	4413      	add	r3, r2
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	613b      	str	r3, [r7, #16]

    if (argc == 1)
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	2b01      	cmp	r3, #1
 800066e:	d136      	bne.n	80006de <lcd_control+0x10a>
    {
        for (int i = 0; l_cli_cmds_t[i].cmd_func != 0; i++)
 8000670:	2300      	movs	r3, #0
 8000672:	627b      	str	r3, [r7, #36]	; 0x24
 8000674:	e027      	b.n	80006c6 <lcd_control+0xf2>
        {
            if (strcmp(l_cli_cmds_t[i].cmd, command) == 0)
 8000676:	4989      	ldr	r1, [pc, #548]	; (800089c <lcd_control+0x2c8>)
 8000678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800067a:	4613      	mov	r3, r2
 800067c:	005b      	lsls	r3, r3, #1
 800067e:	4413      	add	r3, r2
 8000680:	009b      	lsls	r3, r3, #2
 8000682:	440b      	add	r3, r1
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	6a39      	ldr	r1, [r7, #32]
 8000688:	4618      	mov	r0, r3
 800068a:	f7ff fdb9 	bl	8000200 <strcmp>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d115      	bne.n	80006c0 <lcd_control+0xec>
            {
                printf("[%s] \r\n %s \r\n", l_cli_cmds_t[i].cmd, l_cli_cmds_t[i].cmd_usage);
 8000694:	4981      	ldr	r1, [pc, #516]	; (800089c <lcd_control+0x2c8>)
 8000696:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000698:	4613      	mov	r3, r2
 800069a:	005b      	lsls	r3, r3, #1
 800069c:	4413      	add	r3, r2
 800069e:	009b      	lsls	r3, r3, #2
 80006a0:	440b      	add	r3, r1
 80006a2:	6819      	ldr	r1, [r3, #0]
 80006a4:	487d      	ldr	r0, [pc, #500]	; (800089c <lcd_control+0x2c8>)
 80006a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006a8:	4613      	mov	r3, r2
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	4413      	add	r3, r2
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	4403      	add	r3, r0
 80006b2:	3308      	adds	r3, #8
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	461a      	mov	r2, r3
 80006b8:	4879      	ldr	r0, [pc, #484]	; (80008a0 <lcd_control+0x2cc>)
 80006ba:	f006 fee9 	bl	8007490 <iprintf>
                return;
 80006be:	e0e9      	b.n	8000894 <lcd_control+0x2c0>
        for (int i = 0; l_cli_cmds_t[i].cmd_func != 0; i++)
 80006c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c2:	3301      	adds	r3, #1
 80006c4:	627b      	str	r3, [r7, #36]	; 0x24
 80006c6:	4975      	ldr	r1, [pc, #468]	; (800089c <lcd_control+0x2c8>)
 80006c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006ca:	4613      	mov	r3, r2
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	4413      	add	r3, r2
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	440b      	add	r3, r1
 80006d4:	3304      	adds	r3, #4
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d1cc      	bne.n	8000676 <lcd_control+0xa2>
 80006dc:	e0d7      	b.n	800088e <lcd_control+0x2ba>
            }
        }
    }
    else if (argc == 2)
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	2b02      	cmp	r3, #2
 80006e2:	d120      	bne.n	8000726 <lcd_control+0x152>
    {
        if (strcmp(arg1, "err") == 0)
 80006e4:	496f      	ldr	r1, [pc, #444]	; (80008a4 <lcd_control+0x2d0>)
 80006e6:	69f8      	ldr	r0, [r7, #28]
 80006e8:	f7ff fd8a 	bl	8000200 <strcmp>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d102      	bne.n	80006f8 <lcd_control+0x124>
        {
            ltdc_get_err();
 80006f2:	f001 faff 	bl	8001cf4 <ltdc_get_err>
            return ;
 80006f6:	e0cd      	b.n	8000894 <lcd_control+0x2c0>
        }
        else if (strcmp(arg1, "start") == 0)
 80006f8:	496b      	ldr	r1, [pc, #428]	; (80008a8 <lcd_control+0x2d4>)
 80006fa:	69f8      	ldr	r0, [r7, #28]
 80006fc:	f7ff fd80 	bl	8000200 <strcmp>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d103      	bne.n	800070e <lcd_control+0x13a>
        {
            dsi_start(true);
 8000706:	2001      	movs	r0, #1
 8000708:	f000 fc6c 	bl	8000fe4 <dsi_start>
            return ;
 800070c:	e0c2      	b.n	8000894 <lcd_control+0x2c0>
        }
        else if (strcmp(arg1, "stop") == 0)
 800070e:	4967      	ldr	r1, [pc, #412]	; (80008ac <lcd_control+0x2d8>)
 8000710:	69f8      	ldr	r0, [r7, #28]
 8000712:	f7ff fd75 	bl	8000200 <strcmp>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	f040 80b8 	bne.w	800088e <lcd_control+0x2ba>
        {
            dsi_start(false);
 800071e:	2000      	movs	r0, #0
 8000720:	f000 fc60 	bl	8000fe4 <dsi_start>
            return ;
 8000724:	e0b6      	b.n	8000894 <lcd_control+0x2c0>
        }

    }
    else if (argc == 3)
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	2b03      	cmp	r3, #3
 800072a:	d121      	bne.n	8000770 <lcd_control+0x19c>
    {
        if (strcmp(arg1, "layer") == 0)
 800072c:	4960      	ldr	r1, [pc, #384]	; (80008b0 <lcd_control+0x2dc>)
 800072e:	69f8      	ldr	r0, [r7, #28]
 8000730:	f7ff fd66 	bl	8000200 <strcmp>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	f040 80a9 	bne.w	800088e <lcd_control+0x2ba>
        {
            if (strcmp(arg2, "int") == 0)
 800073c:	495d      	ldr	r1, [pc, #372]	; (80008b4 <lcd_control+0x2e0>)
 800073e:	69b8      	ldr	r0, [r7, #24]
 8000740:	f7ff fd5e 	bl	8000200 <strcmp>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d104      	bne.n	8000754 <lcd_control+0x180>
            {
                ltdc_change_layer(0, LAYER0_ADDRESS);
 800074a:	495b      	ldr	r1, [pc, #364]	; (80008b8 <lcd_control+0x2e4>)
 800074c:	2000      	movs	r0, #0
 800074e:	f001 fa85 	bl	8001c5c <ltdc_change_layer>
                return;
 8000752:	e09f      	b.n	8000894 <lcd_control+0x2c0>
            }
            else if (strcmp(arg2, "ext") == 0)
 8000754:	4959      	ldr	r1, [pc, #356]	; (80008bc <lcd_control+0x2e8>)
 8000756:	69b8      	ldr	r0, [r7, #24]
 8000758:	f7ff fd52 	bl	8000200 <strcmp>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	f040 8095 	bne.w	800088e <lcd_control+0x2ba>
            {
                ltdc_change_layer(0, SDRAM_ADDRESS);
 8000764:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000768:	2000      	movs	r0, #0
 800076a:	f001 fa77 	bl	8001c5c <ltdc_change_layer>
                return;
 800076e:	e091      	b.n	8000894 <lcd_control+0x2c0>
            }
        }

    }
    else if (argc == 5)
 8000770:	79fb      	ldrb	r3, [r7, #7]
 8000772:	2b05      	cmp	r3, #5
 8000774:	f040 808b 	bne.w	800088e <lcd_control+0x2ba>
    {
        if (strcmp(arg1, "ch") == 0)
 8000778:	4951      	ldr	r1, [pc, #324]	; (80008c0 <lcd_control+0x2ec>)
 800077a:	69f8      	ldr	r0, [r7, #28]
 800077c:	f7ff fd40 	bl	8000200 <strcmp>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	f040 8083 	bne.w	800088e <lcd_control+0x2ba>
        {
            uint8_t sector = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	73fb      	strb	r3, [r7, #15]
            if (strcmp(arg2, "int") == 0)
 800078c:	4949      	ldr	r1, [pc, #292]	; (80008b4 <lcd_control+0x2e0>)
 800078e:	69b8      	ldr	r0, [r7, #24]
 8000790:	f7ff fd36 	bl	8000200 <strcmp>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d140      	bne.n	800081c <lcd_control+0x248>
            {
                sector = atoi(arg3) - 1;
 800079a:	6978      	ldr	r0, [r7, #20]
 800079c:	f006 fe42 	bl	8007424 <atoi>
 80007a0:	4603      	mov	r3, r0
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	3b01      	subs	r3, #1
 80007a6:	73fb      	strb	r3, [r7, #15]
                if (sector <= 1)
 80007a8:	7bfb      	ldrb	r3, [r7, #15]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d86f      	bhi.n	800088e <lcd_control+0x2ba>
                {
                    if (strcmp(arg4, "r") == 0)
 80007ae:	4945      	ldr	r1, [pc, #276]	; (80008c4 <lcd_control+0x2f0>)
 80007b0:	6938      	ldr	r0, [r7, #16]
 80007b2:	f7ff fd25 	bl	8000200 <strcmp>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d10a      	bne.n	80007d2 <lcd_control+0x1fe>
                    {
                        lcd_control_change_flash(LCD_COLOR_RED, sector);
 80007bc:	7bfb      	ldrb	r3, [r7, #15]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	bf14      	ite	ne
 80007c2:	2301      	movne	r3, #1
 80007c4:	2300      	moveq	r3, #0
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	4619      	mov	r1, r3
 80007ca:	483f      	ldr	r0, [pc, #252]	; (80008c8 <lcd_control+0x2f4>)
 80007cc:	f001 f8d0 	bl	8001970 <lcd_control_change_flash>
                        return ;
 80007d0:	e060      	b.n	8000894 <lcd_control+0x2c0>
                    }
                    else if (strcmp(arg4, "g") == 0)
 80007d2:	493e      	ldr	r1, [pc, #248]	; (80008cc <lcd_control+0x2f8>)
 80007d4:	6938      	ldr	r0, [r7, #16]
 80007d6:	f7ff fd13 	bl	8000200 <strcmp>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d10b      	bne.n	80007f8 <lcd_control+0x224>
                    {
                        lcd_control_change_flash(LCD_COLOR_GREEN, sector);
 80007e0:	7bfb      	ldrb	r3, [r7, #15]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	bf14      	ite	ne
 80007e6:	2301      	movne	r3, #1
 80007e8:	2300      	moveq	r3, #0
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	4619      	mov	r1, r3
 80007ee:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 80007f2:	f001 f8bd 	bl	8001970 <lcd_control_change_flash>
                        return ;
 80007f6:	e04d      	b.n	8000894 <lcd_control+0x2c0>
                    }
                    else if (strcmp(arg4, "b") == 0)
 80007f8:	4935      	ldr	r1, [pc, #212]	; (80008d0 <lcd_control+0x2fc>)
 80007fa:	6938      	ldr	r0, [r7, #16]
 80007fc:	f7ff fd00 	bl	8000200 <strcmp>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d143      	bne.n	800088e <lcd_control+0x2ba>
                    {
                        lcd_control_change_flash(LCD_COLOR_BLUE, sector);
 8000806:	7bfb      	ldrb	r3, [r7, #15]
 8000808:	2b00      	cmp	r3, #0
 800080a:	bf14      	ite	ne
 800080c:	2301      	movne	r3, #1
 800080e:	2300      	moveq	r3, #0
 8000810:	b2db      	uxtb	r3, r3
 8000812:	4619      	mov	r1, r3
 8000814:	482f      	ldr	r0, [pc, #188]	; (80008d4 <lcd_control+0x300>)
 8000816:	f001 f8ab 	bl	8001970 <lcd_control_change_flash>
                        return ;
 800081a:	e03b      	b.n	8000894 <lcd_control+0x2c0>
                    }
                }
            }
            else if (strcmp(arg2, "ext") == 0)
 800081c:	4927      	ldr	r1, [pc, #156]	; (80008bc <lcd_control+0x2e8>)
 800081e:	69b8      	ldr	r0, [r7, #24]
 8000820:	f7ff fcee 	bl	8000200 <strcmp>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d131      	bne.n	800088e <lcd_control+0x2ba>
            {
                sector = atoi(arg3) - 1;
 800082a:	6978      	ldr	r0, [r7, #20]
 800082c:	f006 fdfa 	bl	8007424 <atoi>
 8000830:	4603      	mov	r3, r0
 8000832:	b2db      	uxtb	r3, r3
 8000834:	3b01      	subs	r3, #1
 8000836:	73fb      	strb	r3, [r7, #15]
                if (sector <= 3)
 8000838:	7bfb      	ldrb	r3, [r7, #15]
 800083a:	2b03      	cmp	r3, #3
 800083c:	d827      	bhi.n	800088e <lcd_control+0x2ba>
                {
                    if (strcmp(arg4, "r") == 0)
 800083e:	4921      	ldr	r1, [pc, #132]	; (80008c4 <lcd_control+0x2f0>)
 8000840:	6938      	ldr	r0, [r7, #16]
 8000842:	f7ff fcdd 	bl	8000200 <strcmp>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d105      	bne.n	8000858 <lcd_control+0x284>
                    {
                        lcd_control_change_sdram(LCD_COLOR_RED, sector);
 800084c:	7bfb      	ldrb	r3, [r7, #15]
 800084e:	4619      	mov	r1, r3
 8000850:	481d      	ldr	r0, [pc, #116]	; (80008c8 <lcd_control+0x2f4>)
 8000852:	f001 f85d 	bl	8001910 <lcd_control_change_sdram>
                        return ;
 8000856:	e01d      	b.n	8000894 <lcd_control+0x2c0>
                    }
                    else if (strcmp(arg4, "g") == 0)
 8000858:	491c      	ldr	r1, [pc, #112]	; (80008cc <lcd_control+0x2f8>)
 800085a:	6938      	ldr	r0, [r7, #16]
 800085c:	f7ff fcd0 	bl	8000200 <strcmp>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d106      	bne.n	8000874 <lcd_control+0x2a0>
                    {
                        lcd_control_change_sdram(LCD_COLOR_GREEN, sector);
 8000866:	7bfb      	ldrb	r3, [r7, #15]
 8000868:	4619      	mov	r1, r3
 800086a:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 800086e:	f001 f84f 	bl	8001910 <lcd_control_change_sdram>
                        return ;
 8000872:	e00f      	b.n	8000894 <lcd_control+0x2c0>
                    }
                    else if (strcmp(arg4, "b") == 0)
 8000874:	4916      	ldr	r1, [pc, #88]	; (80008d0 <lcd_control+0x2fc>)
 8000876:	6938      	ldr	r0, [r7, #16]
 8000878:	f7ff fcc2 	bl	8000200 <strcmp>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d105      	bne.n	800088e <lcd_control+0x2ba>
                    {
                        lcd_control_change_sdram(LCD_COLOR_BLUE, sector);
 8000882:	7bfb      	ldrb	r3, [r7, #15]
 8000884:	4619      	mov	r1, r3
 8000886:	4813      	ldr	r0, [pc, #76]	; (80008d4 <lcd_control+0x300>)
 8000888:	f001 f842 	bl	8001910 <lcd_control_change_sdram>
                        return ;
 800088c:	e002      	b.n	8000894 <lcd_control+0x2c0>
                }
                
            }
        }
    }
    printf("\r\nNot registered command \r\n");
 800088e:	4812      	ldr	r0, [pc, #72]	; (80008d8 <lcd_control+0x304>)
 8000890:	f006 fe84 	bl	800759c <puts>
}
 8000894:	372c      	adds	r7, #44	; 0x2c
 8000896:	46bd      	mov	sp, r7
 8000898:	bd90      	pop	{r4, r7, pc}
 800089a:	bf00      	nop
 800089c:	08008ab0 	.word	0x08008ab0
 80008a0:	080088a4 	.word	0x080088a4
 80008a4:	080088b4 	.word	0x080088b4
 80008a8:	080088b8 	.word	0x080088b8
 80008ac:	080088c0 	.word	0x080088c0
 80008b0:	080088c8 	.word	0x080088c8
 80008b4:	080088d0 	.word	0x080088d0
 80008b8:	08020000 	.word	0x08020000
 80008bc:	080088d4 	.word	0x080088d4
 80008c0:	080088d8 	.word	0x080088d8
 80008c4:	080088dc 	.word	0x080088dc
 80008c8:	ffff0000 	.word	0xffff0000
 80008cc:	080088e0 	.word	0x080088e0
 80008d0:	080088e4 	.word	0x080088e4
 80008d4:	ff0000ff 	.word	0xff0000ff
 80008d8:	080088e8 	.word	0x080088e8

080008dc <led_control>:

static void led_control(uint8_t argc, void **argv)
{
 80008dc:	b590      	push	{r4, r7, lr}
 80008de:	b087      	sub	sp, #28
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	6039      	str	r1, [r7, #0]
 80008e6:	71fb      	strb	r3, [r7, #7]
    char *command = argv[0];
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	613b      	str	r3, [r7, #16]
    char *arg1 = argv[0 + strlen(command)];
 80008ee:	6938      	ldr	r0, [r7, #16]
 80008f0:	f7ff fc90 	bl	8000214 <strlen>
 80008f4:	4603      	mov	r3, r0
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	683a      	ldr	r2, [r7, #0]
 80008fa:	4413      	add	r3, r2
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	60fb      	str	r3, [r7, #12]
    char *arg2 = argv[0 + strlen(command) + strlen(arg1)];
 8000900:	6938      	ldr	r0, [r7, #16]
 8000902:	f7ff fc87 	bl	8000214 <strlen>
 8000906:	4604      	mov	r4, r0
 8000908:	68f8      	ldr	r0, [r7, #12]
 800090a:	f7ff fc83 	bl	8000214 <strlen>
 800090e:	4603      	mov	r3, r0
 8000910:	4423      	add	r3, r4
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	683a      	ldr	r2, [r7, #0]
 8000916:	4413      	add	r3, r2
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	60bb      	str	r3, [r7, #8]

    if (argc == 1)
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d136      	bne.n	8000990 <led_control+0xb4>
    {
        for (int i = 0; l_cli_cmds_t[i].cmd_func != 0; i++)
 8000922:	2300      	movs	r3, #0
 8000924:	617b      	str	r3, [r7, #20]
 8000926:	e027      	b.n	8000978 <led_control+0x9c>
        {
            if (strcmp(l_cli_cmds_t[i].cmd, command) == 0)
 8000928:	493f      	ldr	r1, [pc, #252]	; (8000a28 <led_control+0x14c>)
 800092a:	697a      	ldr	r2, [r7, #20]
 800092c:	4613      	mov	r3, r2
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	4413      	add	r3, r2
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	440b      	add	r3, r1
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	6939      	ldr	r1, [r7, #16]
 800093a:	4618      	mov	r0, r3
 800093c:	f7ff fc60 	bl	8000200 <strcmp>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d115      	bne.n	8000972 <led_control+0x96>
            {
                printf("[%s] \r\n %s \r\n", l_cli_cmds_t[i].cmd, l_cli_cmds_t[i].cmd_usage);
 8000946:	4938      	ldr	r1, [pc, #224]	; (8000a28 <led_control+0x14c>)
 8000948:	697a      	ldr	r2, [r7, #20]
 800094a:	4613      	mov	r3, r2
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	4413      	add	r3, r2
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	440b      	add	r3, r1
 8000954:	6819      	ldr	r1, [r3, #0]
 8000956:	4834      	ldr	r0, [pc, #208]	; (8000a28 <led_control+0x14c>)
 8000958:	697a      	ldr	r2, [r7, #20]
 800095a:	4613      	mov	r3, r2
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	4413      	add	r3, r2
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	4403      	add	r3, r0
 8000964:	3308      	adds	r3, #8
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	461a      	mov	r2, r3
 800096a:	4830      	ldr	r0, [pc, #192]	; (8000a2c <led_control+0x150>)
 800096c:	f006 fd90 	bl	8007490 <iprintf>
                return;
 8000970:	e056      	b.n	8000a20 <led_control+0x144>
        for (int i = 0; l_cli_cmds_t[i].cmd_func != 0; i++)
 8000972:	697b      	ldr	r3, [r7, #20]
 8000974:	3301      	adds	r3, #1
 8000976:	617b      	str	r3, [r7, #20]
 8000978:	492b      	ldr	r1, [pc, #172]	; (8000a28 <led_control+0x14c>)
 800097a:	697a      	ldr	r2, [r7, #20]
 800097c:	4613      	mov	r3, r2
 800097e:	005b      	lsls	r3, r3, #1
 8000980:	4413      	add	r3, r2
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	440b      	add	r3, r1
 8000986:	3304      	adds	r3, #4
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d1cc      	bne.n	8000928 <led_control+0x4c>
 800098e:	e044      	b.n	8000a1a <led_control+0x13e>
            }
        }
    }
    else if (argc == 3)
 8000990:	79fb      	ldrb	r3, [r7, #7]
 8000992:	2b03      	cmp	r3, #3
 8000994:	d141      	bne.n	8000a1a <led_control+0x13e>
    {
        if (strcmp(arg1, "on") == 0)
 8000996:	4926      	ldr	r1, [pc, #152]	; (8000a30 <led_control+0x154>)
 8000998:	68f8      	ldr	r0, [r7, #12]
 800099a:	f7ff fc31 	bl	8000200 <strcmp>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d119      	bne.n	80009d8 <led_control+0xfc>
        {
            if (strcmp(arg2, "1") == 0)
 80009a4:	4923      	ldr	r1, [pc, #140]	; (8000a34 <led_control+0x158>)
 80009a6:	68b8      	ldr	r0, [r7, #8]
 80009a8:	f7ff fc2a 	bl	8000200 <strcmp>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d105      	bne.n	80009be <led_control+0xe2>
            {
                HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2140      	movs	r1, #64	; 0x40
 80009b6:	4820      	ldr	r0, [pc, #128]	; (8000a38 <led_control+0x15c>)
 80009b8:	f004 f844 	bl	8004a44 <HAL_GPIO_WritePin>
                return;
 80009bc:	e030      	b.n	8000a20 <led_control+0x144>
            }
            else if (strcmp(arg2, "2") == 0)
 80009be:	491f      	ldr	r1, [pc, #124]	; (8000a3c <led_control+0x160>)
 80009c0:	68b8      	ldr	r0, [r7, #8]
 80009c2:	f7ff fc1d 	bl	8000200 <strcmp>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d126      	bne.n	8000a1a <led_control+0x13e>
            {
                HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80009cc:	2200      	movs	r2, #0
 80009ce:	2110      	movs	r1, #16
 80009d0:	481b      	ldr	r0, [pc, #108]	; (8000a40 <led_control+0x164>)
 80009d2:	f004 f837 	bl	8004a44 <HAL_GPIO_WritePin>
                return;
 80009d6:	e023      	b.n	8000a20 <led_control+0x144>
            }
        }
        else if (strcmp(arg1, "off") == 0)
 80009d8:	491a      	ldr	r1, [pc, #104]	; (8000a44 <led_control+0x168>)
 80009da:	68f8      	ldr	r0, [r7, #12]
 80009dc:	f7ff fc10 	bl	8000200 <strcmp>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d119      	bne.n	8000a1a <led_control+0x13e>
        {
            if (strcmp(arg2, "1") == 0)
 80009e6:	4913      	ldr	r1, [pc, #76]	; (8000a34 <led_control+0x158>)
 80009e8:	68b8      	ldr	r0, [r7, #8]
 80009ea:	f7ff fc09 	bl	8000200 <strcmp>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d105      	bne.n	8000a00 <led_control+0x124>
            {
                HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 80009f4:	2201      	movs	r2, #1
 80009f6:	2140      	movs	r1, #64	; 0x40
 80009f8:	480f      	ldr	r0, [pc, #60]	; (8000a38 <led_control+0x15c>)
 80009fa:	f004 f823 	bl	8004a44 <HAL_GPIO_WritePin>
                return;
 80009fe:	e00f      	b.n	8000a20 <led_control+0x144>
            }
            else if (strcmp(arg2, "2") == 0)
 8000a00:	490e      	ldr	r1, [pc, #56]	; (8000a3c <led_control+0x160>)
 8000a02:	68b8      	ldr	r0, [r7, #8]
 8000a04:	f7ff fbfc 	bl	8000200 <strcmp>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d105      	bne.n	8000a1a <led_control+0x13e>
            {
                HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000a0e:	2201      	movs	r2, #1
 8000a10:	2110      	movs	r1, #16
 8000a12:	480b      	ldr	r0, [pc, #44]	; (8000a40 <led_control+0x164>)
 8000a14:	f004 f816 	bl	8004a44 <HAL_GPIO_WritePin>
                return;
 8000a18:	e002      	b.n	8000a20 <led_control+0x144>
            }
        }
    }
    printf("\r\nNot registered command \r\n");
 8000a1a:	480b      	ldr	r0, [pc, #44]	; (8000a48 <led_control+0x16c>)
 8000a1c:	f006 fdbe 	bl	800759c <puts>
    
}
 8000a20:	371c      	adds	r7, #28
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd90      	pop	{r4, r7, pc}
 8000a26:	bf00      	nop
 8000a28:	08008ab0 	.word	0x08008ab0
 8000a2c:	080088a4 	.word	0x080088a4
 8000a30:	08008904 	.word	0x08008904
 8000a34:	08008908 	.word	0x08008908
 8000a38:	40021800 	.word	0x40021800
 8000a3c:	0800890c 	.word	0x0800890c
 8000a40:	40020c00 	.word	0x40020c00
 8000a44:	08008910 	.word	0x08008910
 8000a48:	080088e8 	.word	0x080088e8

08000a4c <help_func>:

static void help_func(uint8_t argc, void **argv)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	6039      	str	r1, [r7, #0]
 8000a56:	71fb      	strb	r3, [r7, #7]
    // char *command = argv[0];
    // char *arg1 = argv[0 + strlen(command)];
    // char *arg2 = argv[0 + strlen(command) + strlen(arg1)];
    // char *arg3 = argv[0 + strlen(command) + strlen(arg1) + strlen(arg2)];

    if (argc == 1)
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d129      	bne.n	8000ab2 <help_func+0x66>
    {
        printf("\r\n ==== Command List ==== \r\n");
 8000a5e:	4816      	ldr	r0, [pc, #88]	; (8000ab8 <help_func+0x6c>)
 8000a60:	f006 fd9c 	bl	800759c <puts>
        for (int i = 0; l_cli_cmds_t[i].cmd_func != 0; i++)
 8000a64:	2300      	movs	r3, #0
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	e017      	b.n	8000a9a <help_func+0x4e>
        {
            printf("[%s] \r\n %s \r\n", l_cli_cmds_t[i].cmd, l_cli_cmds_t[i].cmd_usage);
 8000a6a:	4914      	ldr	r1, [pc, #80]	; (8000abc <help_func+0x70>)
 8000a6c:	68fa      	ldr	r2, [r7, #12]
 8000a6e:	4613      	mov	r3, r2
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	4413      	add	r3, r2
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	440b      	add	r3, r1
 8000a78:	6819      	ldr	r1, [r3, #0]
 8000a7a:	4810      	ldr	r0, [pc, #64]	; (8000abc <help_func+0x70>)
 8000a7c:	68fa      	ldr	r2, [r7, #12]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	4413      	add	r3, r2
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	4403      	add	r3, r0
 8000a88:	3308      	adds	r3, #8
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	480c      	ldr	r0, [pc, #48]	; (8000ac0 <help_func+0x74>)
 8000a90:	f006 fcfe 	bl	8007490 <iprintf>
        for (int i = 0; l_cli_cmds_t[i].cmd_func != 0; i++)
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	3301      	adds	r3, #1
 8000a98:	60fb      	str	r3, [r7, #12]
 8000a9a:	4908      	ldr	r1, [pc, #32]	; (8000abc <help_func+0x70>)
 8000a9c:	68fa      	ldr	r2, [r7, #12]
 8000a9e:	4613      	mov	r3, r2
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	4413      	add	r3, r2
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	440b      	add	r3, r1
 8000aa8:	3304      	adds	r3, #4
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d1dc      	bne.n	8000a6a <help_func+0x1e>
        }
        return;
 8000ab0:	bf00      	nop
    }
}
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	08008914 	.word	0x08008914
 8000abc:	08008ab0 	.word	0x08008ab0
 8000ac0:	080088a4 	.word	0x080088a4

08000ac4 <shell_get_command_index>:

static uint8_t shell_get_command_index(char *cmd_str)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
    int i = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	60fb      	str	r3, [r7, #12]

    for (i = 0; l_cli_cmds_t[i].cmd_func != 0; i++)
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	e011      	b.n	8000afa <shell_get_command_index+0x36>
    {
        if (strcmp(cmd_str, l_cli_cmds_t[i].cmd) == 0)
 8000ad6:	4912      	ldr	r1, [pc, #72]	; (8000b20 <shell_get_command_index+0x5c>)
 8000ad8:	68fa      	ldr	r2, [r7, #12]
 8000ada:	4613      	mov	r3, r2
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	4413      	add	r3, r2
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	440b      	add	r3, r1
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	6878      	ldr	r0, [r7, #4]
 8000aea:	f7ff fb89 	bl	8000200 <strcmp>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d00e      	beq.n	8000b12 <shell_get_command_index+0x4e>
    for (i = 0; l_cli_cmds_t[i].cmd_func != 0; i++)
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	3301      	adds	r3, #1
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	4909      	ldr	r1, [pc, #36]	; (8000b20 <shell_get_command_index+0x5c>)
 8000afc:	68fa      	ldr	r2, [r7, #12]
 8000afe:	4613      	mov	r3, r2
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	4413      	add	r3, r2
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	440b      	add	r3, r1
 8000b08:	3304      	adds	r3, #4
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d1e2      	bne.n	8000ad6 <shell_get_command_index+0x12>
 8000b10:	e000      	b.n	8000b14 <shell_get_command_index+0x50>
        {
            break;
 8000b12:	bf00      	nop
        }
    }

    return i;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	b2db      	uxtb	r3, r3
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3710      	adds	r7, #16
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	08008ab0 	.word	0x08008ab0

08000b24 <cli_process>:

void cli_process(char* cmd)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	f5ad 7d08 	sub.w	sp, sp, #544	; 0x220
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000b30:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8000b34:	6018      	str	r0, [r3, #0]
    void *argv[128] = {0};
 8000b36:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000b3a:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b44:	461a      	mov	r2, r3
 8000b46:	2100      	movs	r1, #0
 8000b48:	f006 fc9a 	bl	8007480 <memset>
    int i = 0, idx = 0, argc = 0;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000b52:	2300      	movs	r3, #0
 8000b54:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8000b58:	2300      	movs	r3, #0
 8000b5a:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
    // char *command, *arg1;
    char *command;
    uint8_t cmd_idx;

    char *ptr = strtok(cmd, " \r");
 8000b5e:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000b62:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8000b66:	4939      	ldr	r1, [pc, #228]	; (8000c4c <cli_process+0x128>)
 8000b68:	6818      	ldr	r0, [r3, #0]
 8000b6a:	f006 fd27 	bl	80075bc <strtok>
 8000b6e:	f8c7 0210 	str.w	r0, [r7, #528]	; 0x210

    while (ptr != NULL)
 8000b72:	e02c      	b.n	8000bce <cli_process+0xaa>
    {
        for (i = 0; i < strlen(ptr); i++)
 8000b74:	2300      	movs	r3, #0
 8000b76:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000b7a:	e014      	b.n	8000ba6 <cli_process+0x82>
            argv[idx++] = &ptr[i];
 8000b7c:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 8000b80:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8000b84:	1c59      	adds	r1, r3, #1
 8000b86:	f8c7 1218 	str.w	r1, [r7, #536]	; 0x218
 8000b8a:	f8d7 1210 	ldr.w	r1, [r7, #528]	; 0x210
 8000b8e:	4411      	add	r1, r2
 8000b90:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8000b94:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8000b98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (i = 0; i < strlen(ptr); i++)
 8000b9c:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000ba6:	f8d7 0210 	ldr.w	r0, [r7, #528]	; 0x210
 8000baa:	f7ff fb33 	bl	8000214 <strlen>
 8000bae:	4602      	mov	r2, r0
 8000bb0:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d8e1      	bhi.n	8000b7c <cli_process+0x58>

        ptr = strtok(NULL, " \r");
 8000bb8:	4924      	ldr	r1, [pc, #144]	; (8000c4c <cli_process+0x128>)
 8000bba:	2000      	movs	r0, #0
 8000bbc:	f006 fcfe 	bl	80075bc <strtok>
 8000bc0:	f8c7 0210 	str.w	r0, [r7, #528]	; 0x210
        argc++;
 8000bc4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8000bc8:	3301      	adds	r3, #1
 8000bca:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
    while (ptr != NULL)
 8000bce:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d1ce      	bne.n	8000b74 <cli_process+0x50>
    }

    command = argv[0];
 8000bd6:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000bda:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
    // arg1 = argv[0 + strlen(command)];
    if (command)
 8000be4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d027      	beq.n	8000c3c <cli_process+0x118>
    {
        cmd_idx = shell_get_command_index(command);
 8000bec:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 8000bf0:	f7ff ff68 	bl	8000ac4 <shell_get_command_index>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	f887 320b 	strb.w	r3, [r7, #523]	; 0x20b
        if (l_cli_cmds_t[cmd_idx].cmd_func == 0)
 8000bfa:	f897 220b 	ldrb.w	r2, [r7, #523]	; 0x20b
 8000bfe:	4914      	ldr	r1, [pc, #80]	; (8000c50 <cli_process+0x12c>)
 8000c00:	4613      	mov	r3, r2
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	4413      	add	r3, r2
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	440b      	add	r3, r1
 8000c0a:	3304      	adds	r3, #4
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d103      	bne.n	8000c1a <cli_process+0xf6>
        {
            printf("\r\n No command found \r\n");
 8000c12:	4810      	ldr	r0, [pc, #64]	; (8000c54 <cli_process+0x130>)
 8000c14:	f006 fcc2 	bl	800759c <puts>
 8000c18:	e013      	b.n	8000c42 <cli_process+0x11e>
            return;
        }
        l_cli_cmds_t[cmd_idx].cmd_func(argc, argv);
 8000c1a:	f897 220b 	ldrb.w	r2, [r7, #523]	; 0x20b
 8000c1e:	490c      	ldr	r1, [pc, #48]	; (8000c50 <cli_process+0x12c>)
 8000c20:	4613      	mov	r3, r2
 8000c22:	005b      	lsls	r3, r3, #1
 8000c24:	4413      	add	r3, r2
 8000c26:	009b      	lsls	r3, r3, #2
 8000c28:	440b      	add	r3, r1
 8000c2a:	3304      	adds	r3, #4
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	f107 0108 	add.w	r1, r7, #8
 8000c38:	4610      	mov	r0, r2
 8000c3a:	4798      	blx	r3
    }

    printf("\r\n");
 8000c3c:	4806      	ldr	r0, [pc, #24]	; (8000c58 <cli_process+0x134>)
 8000c3e:	f006 fcad 	bl	800759c <puts>
 8000c42:	f507 7708 	add.w	r7, r7, #544	; 0x220
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	08008930 	.word	0x08008930
 8000c50:	08008ab0 	.word	0x08008ab0
 8000c54:	08008934 	.word	0x08008934
 8000c58:	0800894c 	.word	0x0800894c

08000c5c <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000c60:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <MX_DMA2D_Init+0x5c>)
 8000c62:	4a16      	ldr	r2, [pc, #88]	; (8000cbc <MX_DMA2D_Init+0x60>)
 8000c64:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000c66:	4b14      	ldr	r3, [pc, #80]	; (8000cb8 <MX_DMA2D_Init+0x5c>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000c6c:	4b12      	ldr	r3, [pc, #72]	; (8000cb8 <MX_DMA2D_Init+0x5c>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000c72:	4b11      	ldr	r3, [pc, #68]	; (8000cb8 <MX_DMA2D_Init+0x5c>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000c78:	4b0f      	ldr	r3, [pc, #60]	; (8000cb8 <MX_DMA2D_Init+0x5c>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000c7e:	4b0e      	ldr	r3, [pc, #56]	; (8000cb8 <MX_DMA2D_Init+0x5c>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000c84:	4b0c      	ldr	r3, [pc, #48]	; (8000cb8 <MX_DMA2D_Init+0x5c>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0xFF;
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <MX_DMA2D_Init+0x5c>)
 8000c8c:	22ff      	movs	r2, #255	; 0xff
 8000c8e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000c90:	4809      	ldr	r0, [pc, #36]	; (8000cb8 <MX_DMA2D_Init+0x5c>)
 8000c92:	f001 ffaa 	bl	8002bea <HAL_DMA2D_Init>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000c9c:	f001 f8ce 	bl	8001e3c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	4805      	ldr	r0, [pc, #20]	; (8000cb8 <MX_DMA2D_Init+0x5c>)
 8000ca4:	f002 f8fe 	bl	8002ea4 <HAL_DMA2D_ConfigLayer>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000cae:	f001 f8c5 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	20000090 	.word	0x20000090
 8000cbc:	4002b000 	.word	0x4002b000

08000cc0 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a0b      	ldr	r2, [pc, #44]	; (8000cfc <HAL_DMA2D_MspInit+0x3c>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d10d      	bne.n	8000cee <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60fb      	str	r3, [r7, #12]
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <HAL_DMA2D_MspInit+0x40>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	4a09      	ldr	r2, [pc, #36]	; (8000d00 <HAL_DMA2D_MspInit+0x40>)
 8000cdc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce2:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <HAL_DMA2D_MspInit+0x40>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000cea:	60fb      	str	r3, [r7, #12]
 8000cec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8000cee:	bf00      	nop
 8000cf0:	3714      	adds	r7, #20
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	4002b000 	.word	0x4002b000
 8000d00:	40023800 	.word	0x40023800

08000d04 <MX_DSIHOST_DSI_Init>:
DSI_HandleTypeDef hdsi;

/* DSIHOST init function */

void MX_DSIHOST_DSI_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b0ae      	sub	sp, #184	; 0xb8
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 8000d0a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 8000d16:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000d1a:	2224      	movs	r2, #36	; 0x24
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f006 fbae 	bl	8007480 <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 8000d24:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]
 8000d32:	611a      	str	r2, [r3, #16]
 8000d34:	615a      	str	r2, [r3, #20]
  DSI_VidCfgTypeDef VidCfg = {0};
 8000d36:	1d3b      	adds	r3, r7, #4
 8000d38:	226c      	movs	r2, #108	; 0x6c
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f006 fb9f 	bl	8007480 <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 8000d42:	4b69      	ldr	r3, [pc, #420]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000d44:	4a69      	ldr	r2, [pc, #420]	; (8000eec <MX_DSIHOST_DSI_Init+0x1e8>)
 8000d46:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 8000d48:	4b67      	ldr	r3, [pc, #412]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 8000d4e:	4b66      	ldr	r3, [pc, #408]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000d50:	2204      	movs	r2, #4
 8000d52:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8000d54:	4b64      	ldr	r3, [pc, #400]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 125;
 8000d5a:	237d      	movs	r3, #125	; 0x7d
 8000d5c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  PLLInit.PLLIDF = DSI_PLL_IN_DIV2;
 8000d60:	2302      	movs	r3, #2
 8000d62:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 8000d66:	2300      	movs	r3, #0
 8000d68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 8000d6c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000d70:	4619      	mov	r1, r3
 8000d72:	485d      	ldr	r0, [pc, #372]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000d74:	f002 fa0c 	bl	8003190 <HAL_DSI_Init>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_DSIHOST_DSI_Init+0x7e>
  {
    Error_Handler();
 8000d7e:	f001 f85d 	bl	8001e3c <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 8000d82:	2301      	movs	r3, #1
 8000d84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  HostTimeouts.HighSpeedReadTimeout = 0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HostTimeouts.LowPowerReadTimeout = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  HostTimeouts.HighSpeedWriteTimeout = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  HostTimeouts.LowPowerWriteTimeout = 0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HostTimeouts.BTATimeout = 0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 8000db8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	484a      	ldr	r0, [pc, #296]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000dc0:	f002 ff68 	bl	8003c94 <HAL_DSI_ConfigHostTimeouts>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_DSIHOST_DSI_Init+0xca>
  {
    Error_Handler();
 8000dca:	f001 f837 	bl	8001e3c <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 35;
 8000dce:	2323      	movs	r3, #35	; 0x23
 8000dd0:	673b      	str	r3, [r7, #112]	; 0x70
  PhyTimings.ClockLaneLP2HSTime = 35;
 8000dd2:	2323      	movs	r3, #35	; 0x23
 8000dd4:	677b      	str	r3, [r7, #116]	; 0x74
  PhyTimings.DataLaneHS2LPTime = 35;
 8000dd6:	2323      	movs	r3, #35	; 0x23
 8000dd8:	67bb      	str	r3, [r7, #120]	; 0x78
  PhyTimings.DataLaneLP2HSTime = 35;
 8000dda:	2323      	movs	r3, #35	; 0x23
 8000ddc:	67fb      	str	r3, [r7, #124]	; 0x7c
  PhyTimings.DataLaneMaxReadTime = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PhyTimings.StopWaitTime = 10;
 8000de4:	230a      	movs	r3, #10
 8000de6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 8000dea:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000dee:	4619      	mov	r1, r3
 8000df0:	483d      	ldr	r0, [pc, #244]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000df2:	f002 fee5 	bl	8003bc0 <HAL_DSI_ConfigPhyTimer>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_DSIHOST_DSI_Init+0xfc>
  {
    Error_Handler();
 8000dfc:	f001 f81e 	bl	8001e3c <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 8000e00:	2104      	movs	r1, #4
 8000e02:	4839      	ldr	r0, [pc, #228]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000e04:	f002 feb4 	bl	8003b70 <HAL_DSI_ConfigFlowControl>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_DSIHOST_DSI_Init+0x10e>
  {
    Error_Handler();
 8000e0e:	f001 f815 	bl	8001e3c <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 8000e12:	f242 7110 	movw	r1, #10000	; 0x2710
 8000e16:	4834      	ldr	r0, [pc, #208]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000e18:	f003 f934 	bl	8004084 <HAL_DSI_SetLowPowerRXFilter>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_DSIHOST_DSI_Init+0x122>
  {
    Error_Handler();
 8000e22:	f001 f80b 	bl	8001e3c <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_GEN) != HAL_OK)
 8000e26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e2a:	482f      	ldr	r0, [pc, #188]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000e2c:	f002 facc 	bl	80033c8 <HAL_DSI_ConfigErrorMonitor>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_DSIHOST_DSI_Init+0x136>
  {
    Error_Handler();
 8000e36:	f001 f801 	bl	8001e3c <Error_Handler>
  }
  VidCfg.VirtualChannelID = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	607b      	str	r3, [r7, #4]
  VidCfg.ColorCoding = DSI_RGB888;
 8000e3e:	2305      	movs	r3, #5
 8000e40:	60bb      	str	r3, [r7, #8]
  VidCfg.LooselyPacked = DSI_LOOSELY_PACKED_DISABLE;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
  VidCfg.Mode = DSI_VID_MODE_BURST;
 8000e46:	2302      	movs	r3, #2
 8000e48:	613b      	str	r3, [r7, #16]
  VidCfg.PacketSize = 800;
 8000e4a:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000e4e:	617b      	str	r3, [r7, #20]
  VidCfg.NumberOfChunks = 0;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61bb      	str	r3, [r7, #24]
  VidCfg.NullPacketSize = 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	61fb      	str	r3, [r7, #28]
  VidCfg.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	623b      	str	r3, [r7, #32]
  VidCfg.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	627b      	str	r3, [r7, #36]	; 0x24
  VidCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 8000e60:	2300      	movs	r3, #0
 8000e62:	62bb      	str	r3, [r7, #40]	; 0x28
  VidCfg.HorizontalSyncActive = 4;
 8000e64:	2304      	movs	r3, #4
 8000e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  VidCfg.HorizontalBackPorch = 68;
 8000e68:	2344      	movs	r3, #68	; 0x44
 8000e6a:	633b      	str	r3, [r7, #48]	; 0x30
  VidCfg.HorizontalLine = 1940;
 8000e6c:	f240 7394 	movw	r3, #1940	; 0x794
 8000e70:	637b      	str	r3, [r7, #52]	; 0x34
  VidCfg.VerticalSyncActive = 120;
 8000e72:	2378      	movs	r3, #120	; 0x78
 8000e74:	63bb      	str	r3, [r7, #56]	; 0x38
  VidCfg.VerticalBackPorch = 150;
 8000e76:	2396      	movs	r3, #150	; 0x96
 8000e78:	63fb      	str	r3, [r7, #60]	; 0x3c
  VidCfg.VerticalFrontPorch = 150;
 8000e7a:	2396      	movs	r3, #150	; 0x96
 8000e7c:	643b      	str	r3, [r7, #64]	; 0x40
  VidCfg.VerticalActive = 480;
 8000e7e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000e82:	647b      	str	r3, [r7, #68]	; 0x44
  VidCfg.LPCommandEnable = DSI_LP_COMMAND_DISABLE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	64bb      	str	r3, [r7, #72]	; 0x48
  VidCfg.LPLargestPacketSize = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	64fb      	str	r3, [r7, #76]	; 0x4c
  VidCfg.LPVACTLargestPacketSize = 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	653b      	str	r3, [r7, #80]	; 0x50
  VidCfg.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;
 8000e90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e94:	657b      	str	r3, [r7, #84]	; 0x54
  VidCfg.LPHorizontalBackPorchEnable = DSI_LP_HBP_ENABLE;
 8000e96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e9a:	65bb      	str	r3, [r7, #88]	; 0x58
  VidCfg.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;
 8000e9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ea0:	65fb      	str	r3, [r7, #92]	; 0x5c
  VidCfg.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;
 8000ea2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ea6:	663b      	str	r3, [r7, #96]	; 0x60
  VidCfg.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;
 8000ea8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000eac:	667b      	str	r3, [r7, #100]	; 0x64
  VidCfg.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE;
 8000eae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eb2:	66bb      	str	r3, [r7, #104]	; 0x68
  VidCfg.FrameBTAAcknowledgeEnable = DSI_FBTAA_DISABLE;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_DSI_ConfigVideoMode(&hdsi, &VidCfg) != HAL_OK)
 8000eb8:	1d3b      	adds	r3, r7, #4
 8000eba:	4619      	mov	r1, r3
 8000ebc:	480a      	ldr	r0, [pc, #40]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000ebe:	f002 fc4f 	bl	8003760 <HAL_DSI_ConfigVideoMode>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_DSIHOST_DSI_Init+0x1c8>
  {
    Error_Handler();
 8000ec8:	f000 ffb8 	bl	8001e3c <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4806      	ldr	r0, [pc, #24]	; (8000ee8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8000ed0:	f002 fc1e 	bl	8003710 <HAL_DSI_SetGenericVCID>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_DSIHOST_DSI_Init+0x1da>
  {
    Error_Handler();
 8000eda:	f000 ffaf 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 8000ede:	bf00      	nop
 8000ee0:	37b8      	adds	r7, #184	; 0xb8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	200000d0 	.word	0x200000d0
 8000eec:	40016c00 	.word	0x40016c00

08000ef0 <HAL_DSI_MspInit>:

void HAL_DSI_MspInit(DSI_HandleTypeDef* dsiHandle)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08a      	sub	sp, #40	; 0x28
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef8:	f107 0314 	add.w	r3, r7, #20
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]
 8000f06:	611a      	str	r2, [r3, #16]
  if(dsiHandle->Instance==DSI)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a1d      	ldr	r2, [pc, #116]	; (8000f84 <HAL_DSI_MspInit+0x94>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d133      	bne.n	8000f7a <HAL_DSI_MspInit+0x8a>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* DSI clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
 8000f16:	4b1c      	ldr	r3, [pc, #112]	; (8000f88 <HAL_DSI_MspInit+0x98>)
 8000f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f1a:	4a1b      	ldr	r2, [pc, #108]	; (8000f88 <HAL_DSI_MspInit+0x98>)
 8000f1c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000f20:	6453      	str	r3, [r2, #68]	; 0x44
 8000f22:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <HAL_DSI_MspInit+0x98>)
 8000f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f26:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <HAL_DSI_MspInit+0x98>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f36:	4a14      	ldr	r2, [pc, #80]	; (8000f88 <HAL_DSI_MspInit+0x98>)
 8000f38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3e:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <HAL_DSI_MspInit+0x98>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
    /**DSIHOST GPIO Configuration
    PJ2     ------> DSIHOST_TE
    */
    GPIO_InitStruct.Pin = DSI_TE_Pin;
 8000f4a:	2304      	movs	r3, #4
 8000f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f56:	2300      	movs	r3, #0
 8000f58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 8000f5a:	230d      	movs	r3, #13
 8000f5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 8000f5e:	f107 0314 	add.w	r3, r7, #20
 8000f62:	4619      	mov	r1, r3
 8000f64:	4809      	ldr	r0, [pc, #36]	; (8000f8c <HAL_DSI_MspInit+0x9c>)
 8000f66:	f003 fbc1 	bl	80046ec <HAL_GPIO_Init>

    /* DSI interrupt Init */
    HAL_NVIC_SetPriority(DSI_IRQn, 0, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	205c      	movs	r0, #92	; 0x5c
 8000f70:	f001 fd73 	bl	8002a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DSI_IRQn);
 8000f74:	205c      	movs	r0, #92	; 0x5c
 8000f76:	f001 fd8c 	bl	8002a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }
}
 8000f7a:	bf00      	nop
 8000f7c:	3728      	adds	r7, #40	; 0x28
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40016c00 	.word	0x40016c00
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40022400 	.word	0x40022400

08000f90 <DSI_IO_WriteCmd>:
  }
}

/* USER CODE BEGIN 1 */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af02      	add	r7, sp, #8
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d80d      	bhi.n	8000fbc <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi, (uint32_t) 0, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	4613      	mov	r3, r2
 8000fb0:	2215      	movs	r2, #21
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	480a      	ldr	r0, [pc, #40]	; (8000fe0 <DSI_IO_WriteCmd+0x50>)
 8000fb6:	f002 ffab 	bl	8003f10 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi,  (uint32_t) 0, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  }
}
 8000fba:	e00d      	b.n	8000fd8 <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi,  (uint32_t) 0, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8000fbc:	683a      	ldr	r2, [r7, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	9200      	str	r2, [sp, #0]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2239      	movs	r2, #57	; 0x39
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4803      	ldr	r0, [pc, #12]	; (8000fe0 <DSI_IO_WriteCmd+0x50>)
 8000fd4:	f002 ffbe 	bl	8003f54 <HAL_DSI_LongWrite>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	200000d0 	.word	0x200000d0

08000fe4 <dsi_start>:

void dsi_start(bool start)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	71fb      	strb	r3, [r7, #7]
  if(start)
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d007      	beq.n	8001004 <dsi_start+0x20>
  {
      HAL_DSI_Start(&(hdsi));
 8000ff4:	4807      	ldr	r0, [pc, #28]	; (8001014 <dsi_start+0x30>)
 8000ff6:	f002 ff13 	bl	8003e20 <HAL_DSI_Start>
      ltdc_change_layer(0, LAYER0_ADDRESS);
 8000ffa:	4907      	ldr	r1, [pc, #28]	; (8001018 <dsi_start+0x34>)
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f000 fe2d 	bl	8001c5c <ltdc_change_layer>
  }
  else
  {
      HAL_DSI_Stop(&(hdsi));
  }
}
 8001002:	e002      	b.n	800100a <dsi_start+0x26>
      HAL_DSI_Stop(&(hdsi));
 8001004:	4803      	ldr	r0, [pc, #12]	; (8001014 <dsi_start+0x30>)
 8001006:	f002 ff47 	bl	8003e98 <HAL_DSI_Stop>
}
 800100a:	bf00      	nop
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	200000d0 	.word	0x200000d0
 8001018:	08020000 	.word	0x08020000

0800101c <sdram_init>:


static FMC_SDRAM_CommandTypeDef Command;

static void sdram_init(SDRAM_HandleTypeDef * p_hsdram1)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8001024:	2300      	movs	r3, #0
 8001026:	60fb      	str	r3, [r7, #12]

  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8001028:	4b2b      	ldr	r3, [pc, #172]	; (80010d8 <sdram_init+0xbc>)
 800102a:	2201      	movs	r2, #1
 800102c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800102e:	4b2a      	ldr	r3, [pc, #168]	; (80010d8 <sdram_init+0xbc>)
 8001030:	2210      	movs	r2, #16
 8001032:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8001034:	4b28      	ldr	r3, [pc, #160]	; (80010d8 <sdram_init+0xbc>)
 8001036:	2201      	movs	r2, #1
 8001038:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800103a:	4b27      	ldr	r3, [pc, #156]	; (80010d8 <sdram_init+0xbc>)
 800103c:	2200      	movs	r2, #0
 800103e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(p_hsdram1, &Command, SDRAM_TIMEOUT);
 8001040:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001044:	4924      	ldr	r1, [pc, #144]	; (80010d8 <sdram_init+0xbc>)
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f004 fffe 	bl	8006048 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 800104c:	2001      	movs	r0, #1
 800104e:	f001 fc05 	bl	800285c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8001052:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <sdram_init+0xbc>)
 8001054:	2202      	movs	r2, #2
 8001056:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001058:	4b1f      	ldr	r3, [pc, #124]	; (80010d8 <sdram_init+0xbc>)
 800105a:	2210      	movs	r2, #16
 800105c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800105e:	4b1e      	ldr	r3, [pc, #120]	; (80010d8 <sdram_init+0xbc>)
 8001060:	2201      	movs	r2, #1
 8001062:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001064:	4b1c      	ldr	r3, [pc, #112]	; (80010d8 <sdram_init+0xbc>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(p_hsdram1, &Command, SDRAM_TIMEOUT);
 800106a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800106e:	491a      	ldr	r1, [pc, #104]	; (80010d8 <sdram_init+0xbc>)
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f004 ffe9 	bl	8006048 <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001076:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <sdram_init+0xbc>)
 8001078:	2203      	movs	r2, #3
 800107a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800107c:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <sdram_init+0xbc>)
 800107e:	2210      	movs	r2, #16
 8001080:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8001082:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <sdram_init+0xbc>)
 8001084:	2208      	movs	r2, #8
 8001086:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001088:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <sdram_init+0xbc>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(p_hsdram1, &Command, SDRAM_TIMEOUT);
 800108e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001092:	4911      	ldr	r1, [pc, #68]	; (80010d8 <sdram_init+0xbc>)
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f004 ffd7 	bl	8006048 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800109a:	f44f 730c 	mov.w	r3, #560	; 0x230
 800109e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80010a0:	4b0d      	ldr	r3, [pc, #52]	; (80010d8 <sdram_init+0xbc>)
 80010a2:	2204      	movs	r2, #4
 80010a4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80010a6:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <sdram_init+0xbc>)
 80010a8:	2210      	movs	r2, #16
 80010aa:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80010ac:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <sdram_init+0xbc>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	4a08      	ldr	r2, [pc, #32]	; (80010d8 <sdram_init+0xbc>)
 80010b6:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(p_hsdram1, &Command, SDRAM_TIMEOUT);
 80010b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010bc:	4906      	ldr	r1, [pc, #24]	; (80010d8 <sdram_init+0xbc>)
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f004 ffc2 	bl	8006048 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(p_hsdram1, REFRESH_COUNT);
 80010c4:	f240 5169 	movw	r1, #1385	; 0x569
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f004 fff2 	bl	80060b2 <HAL_SDRAM_ProgramRefreshRate>
}
 80010ce:	bf00      	nop
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200000ec 	.word	0x200000ec

080010dc <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]
 80010f0:	615a      	str	r2, [r3, #20]
 80010f2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80010f4:	4b21      	ldr	r3, [pc, #132]	; (800117c <MX_FMC_Init+0xa0>)
 80010f6:	4a22      	ldr	r2, [pc, #136]	; (8001180 <MX_FMC_Init+0xa4>)
 80010f8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80010fa:	4b20      	ldr	r3, [pc, #128]	; (800117c <MX_FMC_Init+0xa0>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001100:	4b1e      	ldr	r3, [pc, #120]	; (800117c <MX_FMC_Init+0xa0>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001106:	4b1d      	ldr	r3, [pc, #116]	; (800117c <MX_FMC_Init+0xa0>)
 8001108:	2204      	movs	r2, #4
 800110a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 800110c:	4b1b      	ldr	r3, [pc, #108]	; (800117c <MX_FMC_Init+0xa0>)
 800110e:	2220      	movs	r2, #32
 8001110:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001112:	4b1a      	ldr	r3, [pc, #104]	; (800117c <MX_FMC_Init+0xa0>)
 8001114:	2240      	movs	r2, #64	; 0x40
 8001116:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001118:	4b18      	ldr	r3, [pc, #96]	; (800117c <MX_FMC_Init+0xa0>)
 800111a:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800111e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001120:	4b16      	ldr	r3, [pc, #88]	; (800117c <MX_FMC_Init+0xa0>)
 8001122:	2200      	movs	r2, #0
 8001124:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001126:	4b15      	ldr	r3, [pc, #84]	; (800117c <MX_FMC_Init+0xa0>)
 8001128:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800112c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800112e:	4b13      	ldr	r3, [pc, #76]	; (800117c <MX_FMC_Init+0xa0>)
 8001130:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001134:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001136:	4b11      	ldr	r3, [pc, #68]	; (800117c <MX_FMC_Init+0xa0>)
 8001138:	2200      	movs	r2, #0
 800113a:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800113c:	2302      	movs	r3, #2
 800113e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001140:	2307      	movs	r3, #7
 8001142:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001144:	2304      	movs	r3, #4
 8001146:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001148:	2307      	movs	r3, #7
 800114a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800114c:	2303      	movs	r3, #3
 800114e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001150:	2302      	movs	r3, #2
 8001152:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001154:	2302      	movs	r3, #2
 8001156:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	4619      	mov	r1, r3
 800115c:	4807      	ldr	r0, [pc, #28]	; (800117c <MX_FMC_Init+0xa0>)
 800115e:	f004 ff1b 	bl	8005f98 <HAL_SDRAM_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001168:	f000 fe68 	bl	8001e3c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */
  sdram_init(&hsdram1);
 800116c:	4803      	ldr	r0, [pc, #12]	; (800117c <MX_FMC_Init+0xa0>)
 800116e:	f7ff ff55 	bl	800101c <sdram_init>
  /* USER CODE END FMC_Init 2 */
}
 8001172:	bf00      	nop
 8001174:	3720      	adds	r7, #32
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	200000fc 	.word	0x200000fc
 8001180:	a0000140 	.word	0xa0000140

08001184 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118a:	1d3b      	adds	r3, r7, #4
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
 8001196:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001198:	4b48      	ldr	r3, [pc, #288]	; (80012bc <HAL_FMC_MspInit+0x138>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	f040 8089 	bne.w	80012b4 <HAL_FMC_MspInit+0x130>
    return;
  }
  FMC_Initialized = 1;
 80011a2:	4b46      	ldr	r3, [pc, #280]	; (80012bc <HAL_FMC_MspInit+0x138>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80011a8:	2300      	movs	r3, #0
 80011aa:	603b      	str	r3, [r7, #0]
 80011ac:	4b44      	ldr	r3, [pc, #272]	; (80012c0 <HAL_FMC_MspInit+0x13c>)
 80011ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011b0:	4a43      	ldr	r2, [pc, #268]	; (80012c0 <HAL_FMC_MspInit+0x13c>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6393      	str	r3, [r2, #56]	; 0x38
 80011b8:	4b41      	ldr	r3, [pc, #260]	; (80012c0 <HAL_FMC_MspInit+0x13c>)
 80011ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	603b      	str	r3, [r7, #0]
 80011c2:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|D5_Pin|D6_Pin
 80011c4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80011c8:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D11_Pin|D4_Pin|D7_Pin
                          |D9_Pin|D12_Pin|D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ca:	2302      	movs	r3, #2
 80011cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d2:	2303      	movs	r3, #3
 80011d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011d6:	230c      	movs	r3, #12
 80011d8:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011da:	1d3b      	adds	r3, r7, #4
 80011dc:	4619      	mov	r1, r3
 80011de:	4839      	ldr	r0, [pc, #228]	; (80012c4 <HAL_FMC_MspInit+0x140>)
 80011e0:	f003 fa84 	bl	80046ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNCAS_Pin|SDCLK_Pin|A11_Pin|A10_Pin
 80011e4:	f248 1333 	movw	r3, #33075	; 0x8133
 80011e8:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ea:	2302      	movs	r3, #2
 80011ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f2:	2303      	movs	r3, #3
 80011f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011f6:	230c      	movs	r3, #12
 80011f8:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011fa:	1d3b      	adds	r3, r7, #4
 80011fc:	4619      	mov	r1, r3
 80011fe:	4832      	ldr	r0, [pc, #200]	; (80012c8 <HAL_FMC_MspInit+0x144>)
 8001200:	f003 fa74 	bl	80046ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D2_Pin|D3_Pin|D1_Pin|D15_Pin
 8001204:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001208:	607b      	str	r3, [r7, #4]
                          |D0_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120a:	2302      	movs	r3, #2
 800120c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001212:	2303      	movs	r3, #3
 8001214:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001216:	230c      	movs	r3, #12
 8001218:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	4619      	mov	r1, r3
 800121e:	482b      	ldr	r0, [pc, #172]	; (80012cc <HAL_FMC_MspInit+0x148>)
 8001220:	f003 fa64 	bl	80046ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL2_Pin|D27_Pin|D26_Pin|FMC_NBL3_Pin
 8001224:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8001228:	607b      	str	r3, [r7, #4]
                          |D29_Pin|D31_Pin|D28_Pin|D25_Pin
                          |D30_Pin|D24_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001232:	2303      	movs	r3, #3
 8001234:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001236:	230c      	movs	r3, #12
 8001238:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	4619      	mov	r1, r3
 800123e:	4824      	ldr	r0, [pc, #144]	; (80012d0 <HAL_FMC_MspInit+0x14c>)
 8001240:	f003 fa54 	bl	80046ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001244:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001248:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|A6_Pin|A9_Pin
                          |A7_Pin|A8_Pin|SDNMT48LC4M32B2B5_6A_RAS_RAS___Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001252:	2303      	movs	r3, #3
 8001254:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001256:	230c      	movs	r3, #12
 8001258:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	4619      	mov	r1, r3
 800125e:	481d      	ldr	r0, [pc, #116]	; (80012d4 <HAL_FMC_MspInit+0x150>)
 8001260:	f003 fa44 	bl	80046ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D23_Pin|D21_Pin|D22_Pin|SDNE0_Pin
 8001264:	f64f 730c 	movw	r3, #65292	; 0xff0c
 8001268:	607b      	str	r3, [r7, #4]
                          |SDCKE0_Pin|D20_Pin|D17_Pin|D19_Pin
                          |D16_Pin|D18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001272:	2303      	movs	r3, #3
 8001274:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001276:	230c      	movs	r3, #12
 8001278:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	4619      	mov	r1, r3
 800127e:	4816      	ldr	r0, [pc, #88]	; (80012d8 <HAL_FMC_MspInit+0x154>)
 8001280:	f003 fa34 	bl	80046ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001284:	2301      	movs	r3, #1
 8001286:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001288:	2302      	movs	r3, #2
 800128a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001290:	2303      	movs	r3, #3
 8001292:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001294:	230c      	movs	r3, #12
 8001296:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	4619      	mov	r1, r3
 800129c:	480f      	ldr	r0, [pc, #60]	; (80012dc <HAL_FMC_MspInit+0x158>)
 800129e:	f003 fa25 	bl	80046ec <HAL_GPIO_Init>

  /* Peripheral interrupt init */
  HAL_NVIC_SetPriority(FMC_IRQn, 0, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2100      	movs	r1, #0
 80012a6:	2030      	movs	r0, #48	; 0x30
 80012a8:	f001 fbd7 	bl	8002a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FMC_IRQn);
 80012ac:	2030      	movs	r0, #48	; 0x30
 80012ae:	f001 fbf0 	bl	8002a92 <HAL_NVIC_EnableIRQ>
 80012b2:	e000      	b.n	80012b6 <HAL_FMC_MspInit+0x132>
    return;
 80012b4:	bf00      	nop
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000130 	.word	0x20000130
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40021800 	.word	0x40021800
 80012cc:	40020c00 	.word	0x40020c00
 80012d0:	40022000 	.word	0x40022000
 80012d4:	40021400 	.word	0x40021400
 80012d8:	40021c00 	.word	0x40021c00
 80012dc:	40020800 	.word	0x40020800

080012e0 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80012e8:	f7ff ff4c 	bl	8001184 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <MX_GPIO_Init>:
     PF9   ------> QUADSPI_BK1_IO1
     PF8   ------> QUADSPI_BK1_IO0
     PD13   ------> S_TIM4_CH2
*/
void MX_GPIO_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b090      	sub	sp, #64	; 0x40
 80012f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	62bb      	str	r3, [r7, #40]	; 0x28
 800130e:	4bad      	ldr	r3, [pc, #692]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	4aac      	ldr	r2, [pc, #688]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001314:	f043 0310 	orr.w	r3, r3, #16
 8001318:	6313      	str	r3, [r2, #48]	; 0x30
 800131a:	4baa      	ldr	r3, [pc, #680]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	f003 0310 	and.w	r3, r3, #16
 8001322:	62bb      	str	r3, [r7, #40]	; 0x28
 8001324:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	627b      	str	r3, [r7, #36]	; 0x24
 800132a:	4ba6      	ldr	r3, [pc, #664]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	4aa5      	ldr	r2, [pc, #660]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001334:	6313      	str	r3, [r2, #48]	; 0x30
 8001336:	4ba3      	ldr	r3, [pc, #652]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800133e:	627b      	str	r3, [r7, #36]	; 0x24
 8001340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	623b      	str	r3, [r7, #32]
 8001346:	4b9f      	ldr	r3, [pc, #636]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	4a9e      	ldr	r2, [pc, #632]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 800134c:	f043 0302 	orr.w	r3, r3, #2
 8001350:	6313      	str	r3, [r2, #48]	; 0x30
 8001352:	4b9c      	ldr	r3, [pc, #624]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	623b      	str	r3, [r7, #32]
 800135c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	61fb      	str	r3, [r7, #28]
 8001362:	4b98      	ldr	r3, [pc, #608]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	4a97      	ldr	r2, [pc, #604]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001368:	f043 0304 	orr.w	r3, r3, #4
 800136c:	6313      	str	r3, [r2, #48]	; 0x30
 800136e:	4b95      	ldr	r3, [pc, #596]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	f003 0304 	and.w	r3, r3, #4
 8001376:	61fb      	str	r3, [r7, #28]
 8001378:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	61bb      	str	r3, [r7, #24]
 800137e:	4b91      	ldr	r3, [pc, #580]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a90      	ldr	r2, [pc, #576]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b8e      	ldr	r3, [pc, #568]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	61bb      	str	r3, [r7, #24]
 8001394:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	4b8a      	ldr	r3, [pc, #552]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a89      	ldr	r2, [pc, #548]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013a0:	f043 0308 	orr.w	r3, r3, #8
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b87      	ldr	r3, [pc, #540]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0308 	and.w	r3, r3, #8
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
 80013b6:	4b83      	ldr	r3, [pc, #524]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	4a82      	ldr	r2, [pc, #520]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013c0:	6313      	str	r3, [r2, #48]	; 0x30
 80013c2:	4b80      	ldr	r3, [pc, #512]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	4b7c      	ldr	r3, [pc, #496]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a7b      	ldr	r2, [pc, #492]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013d8:	f043 0320 	orr.w	r3, r3, #32
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b79      	ldr	r3, [pc, #484]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0320 	and.w	r3, r3, #32
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	4b75      	ldr	r3, [pc, #468]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a74      	ldr	r2, [pc, #464]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b72      	ldr	r3, [pc, #456]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	4b6e      	ldr	r3, [pc, #440]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	4a6d      	ldr	r2, [pc, #436]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001414:	6313      	str	r3, [r2, #48]	; 0x30
 8001416:	4b6b      	ldr	r3, [pc, #428]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	4b67      	ldr	r3, [pc, #412]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	4a66      	ldr	r2, [pc, #408]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 800142c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001430:	6313      	str	r3, [r2, #48]	; 0x30
 8001432:	4b64      	ldr	r3, [pc, #400]	; (80015c4 <MX_GPIO_Init+0x2d0>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SPKR_HP_Pin|AUDIO_RST_Pin, GPIO_PIN_RESET);
 800143e:	2200      	movs	r2, #0
 8001440:	210c      	movs	r1, #12
 8001442:	4861      	ldr	r0, [pc, #388]	; (80015c8 <MX_GPIO_Init+0x2d4>)
 8001444:	f003 fafe 	bl	8004a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001448:	2200      	movs	r2, #0
 800144a:	2130      	movs	r1, #48	; 0x30
 800144c:	485f      	ldr	r0, [pc, #380]	; (80015cc <MX_GPIO_Init+0x2d8>)
 800144e:	f003 faf9 	bl	8004a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8001452:	2200      	movs	r2, #0
 8001454:	2108      	movs	r1, #8
 8001456:	485e      	ldr	r0, [pc, #376]	; (80015d0 <MX_GPIO_Init+0x2dc>)
 8001458:	f003 faf4 	bl	8004a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	2140      	movs	r1, #64	; 0x40
 8001460:	485c      	ldr	r0, [pc, #368]	; (80015d4 <MX_GPIO_Init+0x2e0>)
 8001462:	f003 faef 	bl	8004a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OTG_FS1_PowerSwitchOn_Pin|EXT_RESET_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	2105      	movs	r1, #5
 800146a:	485b      	ldr	r0, [pc, #364]	; (80015d8 <MX_GPIO_Init+0x2e4>)
 800146c:	f003 faea 	bl	8004a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	2180      	movs	r1, #128	; 0x80
 8001474:	4859      	ldr	r0, [pc, #356]	; (80015dc <MX_GPIO_Init+0x2e8>)
 8001476:	f003 fae5 	bl	8004a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	2108      	movs	r1, #8
 800147e:	4858      	ldr	r0, [pc, #352]	; (80015e0 <MX_GPIO_Init+0x2ec>)
 8001480:	f003 fae0 	bl	8004a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_SCKA_Pin;
 8001484:	2330      	movs	r3, #48	; 0x30
 8001486:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001488:	2302      	movs	r3, #2
 800148a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001490:	2300      	movs	r3, #0
 8001492:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001494:	2306      	movs	r3, #6
 8001496:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001498:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800149c:	4619      	mov	r1, r3
 800149e:	484a      	ldr	r0, [pc, #296]	; (80015c8 <MX_GPIO_Init+0x2d4>)
 80014a0:	f003 f924 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = SPKR_HP_Pin|AUDIO_RST_Pin;
 80014a4:	230c      	movs	r3, #12
 80014a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a8:	2301      	movs	r3, #1
 80014aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014b8:	4619      	mov	r1, r3
 80014ba:	4843      	ldr	r0, [pc, #268]	; (80015c8 <MX_GPIO_Init+0x2d4>)
 80014bc:	f003 f916 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = ARDUINO_USART6_TX_Pin|USART6_RX_Pin;
 80014c0:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80014c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c6:	2302      	movs	r3, #2
 80014c8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ce:	2303      	movs	r3, #3
 80014d0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80014d2:	2308      	movs	r3, #8
 80014d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014da:	4619      	mov	r1, r3
 80014dc:	483d      	ldr	r0, [pc, #244]	; (80015d4 <MX_GPIO_Init+0x2e0>)
 80014de:	f003 f905 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80014e2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014e8:	2312      	movs	r3, #18
 80014ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f0:	2303      	movs	r3, #3
 80014f2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014f4:	2304      	movs	r3, #4
 80014f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014fc:	4619      	mov	r1, r3
 80014fe:	4836      	ldr	r0, [pc, #216]	; (80015d8 <MX_GPIO_Init+0x2e4>)
 8001500:	f003 f8f4 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_CK_Pin;
 8001504:	2308      	movs	r3, #8
 8001506:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001508:	2302      	movs	r3, #2
 800150a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001510:	2300      	movs	r3, #0
 8001512:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001514:	2306      	movs	r3, #6
 8001516:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(I2S3_CK_GPIO_Port, &GPIO_InitStruct);
 8001518:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800151c:	4619      	mov	r1, r3
 800151e:	482e      	ldr	r0, [pc, #184]	; (80015d8 <MX_GPIO_Init+0x2e4>)
 8001520:	f003 f8e4 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = uSD_CLK_Pin|uSD_D3_Pin|uSD_D2_Pin|uSD_D1_Pin
 8001524:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001528:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |uSD_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001532:	2303      	movs	r3, #3
 8001534:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001536:	230c      	movs	r3, #12
 8001538:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800153a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800153e:	4619      	mov	r1, r3
 8001540:	4828      	ldr	r0, [pc, #160]	; (80015e4 <MX_GPIO_Init+0x2f0>)
 8001542:	f003 f8d3 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS1_OverCurrent_Pin;
 8001546:	2380      	movs	r3, #128	; 0x80
 8001548:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800154a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800154e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS1_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001554:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001558:	4619      	mov	r1, r3
 800155a:	481f      	ldr	r0, [pc, #124]	; (80015d8 <MX_GPIO_Init+0x2e4>)
 800155c:	f003 f8c6 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin;
 8001560:	2340      	movs	r3, #64	; 0x40
 8001562:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001564:	2302      	movs	r3, #2
 8001566:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156c:	2303      	movs	r3, #3
 800156e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 8001570:	230a      	movs	r3, #10
 8001572:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001578:	4619      	mov	r1, r3
 800157a:	4817      	ldr	r0, [pc, #92]	; (80015d8 <MX_GPIO_Init+0x2e4>)
 800157c:	f003 f8b6 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MIC_DATA_Pin;
 8001580:	2340      	movs	r3, #64	; 0x40
 8001582:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001584:	2302      	movs	r3, #2
 8001586:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158c:	2300      	movs	r3, #0
 800158e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001590:	2306      	movs	r3, #6
 8001592:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(MIC_DATA_GPIO_Port, &GPIO_InitStruct);
 8001594:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001598:	4619      	mov	r1, r3
 800159a:	480c      	ldr	r0, [pc, #48]	; (80015cc <MX_GPIO_Init+0x2d8>)
 800159c:	f003 f8a6 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_FS1_P_Pin|USB_FS1_N_Pin|USB_FS1_ID_Pin;
 80015a0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80015a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a6:	2302      	movs	r3, #2
 80015a8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ae:	2303      	movs	r3, #3
 80015b0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80015b2:	230a      	movs	r3, #10
 80015b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015ba:	4619      	mov	r1, r3
 80015bc:	4808      	ldr	r0, [pc, #32]	; (80015e0 <MX_GPIO_Init+0x2ec>)
 80015be:	f003 f895 	bl	80046ec <HAL_GPIO_Init>
 80015c2:	e011      	b.n	80015e8 <MX_GPIO_Init+0x2f4>
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40020c00 	.word	0x40020c00
 80015d0:	40022800 	.word	0x40022800
 80015d4:	40021800 	.word	0x40021800
 80015d8:	40020400 	.word	0x40020400
 80015dc:	40021c00 	.word	0x40021c00
 80015e0:	40020000 	.word	0x40020000
 80015e4:	40020800 	.word	0x40020800

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 80015e8:	2330      	movs	r3, #48	; 0x30
 80015ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80015ec:	2311      	movs	r3, #17
 80015ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	2300      	movs	r3, #0
 80015f6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015fc:	4619      	mov	r1, r3
 80015fe:	486b      	ldr	r0, [pc, #428]	; (80017ac <MX_GPIO_Init+0x4b8>)
 8001600:	f003 f874 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED4_Pin;
 8001604:	2308      	movs	r3, #8
 8001606:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001608:	2311      	movs	r3, #17
 800160a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8001614:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001618:	4619      	mov	r1, r3
 800161a:	4865      	ldr	r0, [pc, #404]	; (80017b0 <MX_GPIO_Init+0x4bc>)
 800161c:	f003 f866 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_CMD_Pin;
 8001620:	2304      	movs	r3, #4
 8001622:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001624:	2302      	movs	r3, #2
 8001626:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162c:	2303      	movs	r3, #3
 800162e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001630:	230c      	movs	r3, #12
 8001632:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001634:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001638:	4619      	mov	r1, r3
 800163a:	485c      	ldr	r0, [pc, #368]	; (80017ac <MX_GPIO_Init+0x4b8>)
 800163c:	f003 f856 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS1_Pin;
 8001640:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001644:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001646:	2302      	movs	r3, #2
 8001648:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(VBUS_FS1_GPIO_Port, &GPIO_InitStruct);
 800164e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001652:	4619      	mov	r1, r3
 8001654:	4857      	ldr	r0, [pc, #348]	; (80017b4 <MX_GPIO_Init+0x4c0>)
 8001656:	f003 f849 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 800165a:	2330      	movs	r3, #48	; 0x30
 800165c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800165e:	2312      	movs	r3, #18
 8001660:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001666:	2303      	movs	r3, #3
 8001668:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800166a:	2304      	movs	r3, #4
 800166c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800166e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001672:	4619      	mov	r1, r3
 8001674:	4850      	ldr	r0, [pc, #320]	; (80017b8 <MX_GPIO_Init+0x4c4>)
 8001676:	f003 f839 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SAI1_MCLKA_Pin;
 800167a:	2380      	movs	r3, #128	; 0x80
 800167c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167e:	2302      	movs	r3, #2
 8001680:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001682:	2300      	movs	r3, #0
 8001684:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001686:	2300      	movs	r3, #0
 8001688:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800168a:	2306      	movs	r3, #6
 800168c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI1_MCLKA_GPIO_Port, &GPIO_InitStruct);
 800168e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001692:	4619      	mov	r1, r3
 8001694:	4849      	ldr	r0, [pc, #292]	; (80017bc <MX_GPIO_Init+0x4c8>)
 8001696:	f003 f829 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800169a:	2340      	movs	r3, #64	; 0x40
 800169c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800169e:	2311      	movs	r3, #17
 80016a0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a6:	2300      	movs	r3, #0
 80016a8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80016aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016ae:	4619      	mov	r1, r3
 80016b0:	4842      	ldr	r0, [pc, #264]	; (80017bc <MX_GPIO_Init+0x4c8>)
 80016b2:	f003 f81b 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin|QSPI_BK1_IO3_Pin|QSPI_CLK_Pin;
 80016b6:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80016ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016bc:	2302      	movs	r3, #2
 80016be:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c0:	2300      	movs	r3, #0
 80016c2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c4:	2303      	movs	r3, #3
 80016c6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80016c8:	2309      	movs	r3, #9
 80016ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016d0:	4619      	mov	r1, r3
 80016d2:	483b      	ldr	r0, [pc, #236]	; (80017c0 <MX_GPIO_Init+0x4cc>)
 80016d4:	f003 f80a 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = QSPI_BK1_IO1_Pin|QSPI_BK1_IO0_Pin;
 80016d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016de:	2302      	movs	r3, #2
 80016e0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e6:	2303      	movs	r3, #3
 80016e8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 80016ea:	230a      	movs	r3, #10
 80016ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016f2:	4619      	mov	r1, r3
 80016f4:	4832      	ldr	r0, [pc, #200]	; (80017c0 <MX_GPIO_Init+0x4cc>)
 80016f6:	f002 fff9 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = OTG_FS1_PowerSwitchOn_Pin|EXT_RESET_Pin;
 80016fa:	2305      	movs	r3, #5
 80016fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fe:	2301      	movs	r3, #1
 8001700:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001706:	2300      	movs	r3, #0
 8001708:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800170e:	4619      	mov	r1, r3
 8001710:	482c      	ldr	r0, [pc, #176]	; (80017c4 <MX_GPIO_Init+0x4d0>)
 8001712:	f002 ffeb 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MIC_CK_Pin;
 8001716:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800171a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171c:	2302      	movs	r3, #2
 800171e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001724:	2300      	movs	r3, #0
 8001726:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001728:	2302      	movs	r3, #2
 800172a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(MIC_CK_GPIO_Port, &GPIO_InitStruct);
 800172c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001730:	4619      	mov	r1, r3
 8001732:	481e      	ldr	r0, [pc, #120]	; (80017ac <MX_GPIO_Init+0x4b8>)
 8001734:	f002 ffda 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001738:	2304      	movs	r3, #4
 800173a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800173c:	2300      	movs	r3, #0
 800173e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001744:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001748:	4619      	mov	r1, r3
 800174a:	481c      	ldr	r0, [pc, #112]	; (80017bc <MX_GPIO_Init+0x4c8>)
 800174c:	f002 ffce 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001750:	2320      	movs	r3, #32
 8001752:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001754:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001758:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800175e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001762:	4619      	mov	r1, r3
 8001764:	4818      	ldr	r0, [pc, #96]	; (80017c8 <MX_GPIO_Init+0x4d4>)
 8001766:	f002 ffc1 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 800176a:	2380      	movs	r3, #128	; 0x80
 800176c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176e:	2301      	movs	r3, #1
 8001770:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001776:	2302      	movs	r3, #2
 8001778:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 800177a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800177e:	4619      	mov	r1, r3
 8001780:	480d      	ldr	r0, [pc, #52]	; (80017b8 <MX_GPIO_Init+0x4c4>)
 8001782:	f002 ffb3 	bl	80046ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001786:	2308      	movs	r3, #8
 8001788:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001796:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800179a:	4619      	mov	r1, r3
 800179c:	4805      	ldr	r0, [pc, #20]	; (80017b4 <MX_GPIO_Init+0x4c0>)
 800179e:	f002 ffa5 	bl	80046ec <HAL_GPIO_Init>

}
 80017a2:	bf00      	nop
 80017a4:	3740      	adds	r7, #64	; 0x40
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40020c00 	.word	0x40020c00
 80017b0:	40022800 	.word	0x40022800
 80017b4:	40020000 	.word	0x40020000
 80017b8:	40021c00 	.word	0x40021c00
 80017bc:	40021800 	.word	0x40021800
 80017c0:	40021400 	.word	0x40021400
 80017c4:	40020400 	.word	0x40020400
 80017c8:	40022400 	.word	0x40022400

080017cc <lcd_control_draw_rectangle_value>:
#define DMA2D_USE

static const uint32_t * my_image = vieworks_logo;

void lcd_control_draw_rectangle_value(uint32_t layer_index, void* p_dst, uint32_t x_size, uint32_t y_size, uint32_t off_line, uint32_t value)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af02      	add	r7, sp, #8
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
 80017d8:	603b      	str	r3, [r7, #0]
  printf("[Not use] layer_index %ld, \r\n", layer_index);
 80017da:	68f9      	ldr	r1, [r7, #12]
 80017dc:	481c      	ldr	r0, [pc, #112]	; (8001850 <lcd_control_draw_rectangle_value+0x84>)
 80017de:	f005 fe57 	bl	8007490 <iprintf>
  hdma2d.Init.Mode = DMA2D_R2M;
 80017e2:	4b1c      	ldr	r3, [pc, #112]	; (8001854 <lcd_control_draw_rectangle_value+0x88>)
 80017e4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017e8:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 80017ea:	4b1a      	ldr	r3, [pc, #104]	; (8001854 <lcd_control_draw_rectangle_value+0x88>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = off_line;
 80017f0:	4a18      	ldr	r2, [pc, #96]	; (8001854 <lcd_control_draw_rectangle_value+0x88>)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	60d3      	str	r3, [r2, #12]
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80017f6:	4817      	ldr	r0, [pc, #92]	; (8001854 <lcd_control_draw_rectangle_value+0x88>)
 80017f8:	f001 f9f7 	bl	8002bea <HAL_DMA2D_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <lcd_control_draw_rectangle_value+0x3a>
  {
    Error_Handler();
 8001802:	f000 fb1b 	bl	8001e3c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001806:	2101      	movs	r1, #1
 8001808:	4812      	ldr	r0, [pc, #72]	; (8001854 <lcd_control_draw_rectangle_value+0x88>)
 800180a:	f001 fb4b 	bl	8002ea4 <HAL_DMA2D_ConfigLayer>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <lcd_control_draw_rectangle_value+0x4c>
  {
    Error_Handler();
 8001814:	f000 fb12 	bl	8001e3c <Error_Handler>
  }

  printf("[lcd] 0x%08lx | 0x%08lx | %ld | %ld \r\n", value, (uint32_t)p_dst, x_size, y_size);
 8001818:	68ba      	ldr	r2, [r7, #8]
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69f9      	ldr	r1, [r7, #28]
 8001822:	480d      	ldr	r0, [pc, #52]	; (8001858 <lcd_control_draw_rectangle_value+0x8c>)
 8001824:	f005 fe34 	bl	8007490 <iprintf>
  if (HAL_DMA2D_Start(&hdma2d, value, (uint32_t)p_dst, x_size, y_size) == HAL_OK)
 8001828:	68ba      	ldr	r2, [r7, #8]
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	69f9      	ldr	r1, [r7, #28]
 8001832:	4808      	ldr	r0, [pc, #32]	; (8001854 <lcd_control_draw_rectangle_value+0x88>)
 8001834:	f001 fa22 	bl	8002c7c <HAL_DMA2D_Start>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d103      	bne.n	8001846 <lcd_control_draw_rectangle_value+0x7a>
  {
      /* Polling For DMA transfer */  
      HAL_DMA2D_PollForTransfer(&hdma2d, 100);
 800183e:	2164      	movs	r1, #100	; 0x64
 8001840:	4804      	ldr	r0, [pc, #16]	; (8001854 <lcd_control_draw_rectangle_value+0x88>)
 8001842:	f001 fa46 	bl	8002cd2 <HAL_DMA2D_PollForTransfer>
  }
}
 8001846:	bf00      	nop
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	08008950 	.word	0x08008950
 8001854:	20000090 	.word	0x20000090
 8001858:	08008970 	.word	0x08008970

0800185c <color_write>:

static void color_write(uint8_t sector, uint32_t address, uint32_t color)
{
 800185c:	b5b0      	push	{r4, r5, r7, lr}
 800185e:	b08c      	sub	sp, #48	; 0x30
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
 8001868:	73fb      	strb	r3, [r7, #15]
    printf("sector %d, address 0x%08lx, color 0x%08lx \r\n", sector, address, color);
 800186a:	7bf9      	ldrb	r1, [r7, #15]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	4824      	ldr	r0, [pc, #144]	; (8001904 <color_write+0xa8>)
 8001872:	f005 fe0d 	bl	8007490 <iprintf>
    HAL_StatusTypeDef status;
    uint32_t error = 0;
 8001876:	2300      	movs	r3, #0
 8001878:	627b      	str	r3, [r7, #36]	; 0x24
    FLASH_EraseInitTypeDef eraseInitStruct;

    HAL_FLASH_Unlock();
 800187a:	f002 fc85 	bl	8004188 <HAL_FLASH_Unlock>

    eraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800187e:	2300      	movs	r3, #0
 8001880:	613b      	str	r3, [r7, #16]
    eraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001882:	2302      	movs	r3, #2
 8001884:	623b      	str	r3, [r7, #32]
    eraseInitStruct.Sector = sector;
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	61bb      	str	r3, [r7, #24]
    eraseInitStruct.NbSectors = 1;
 800188a:	2301      	movs	r3, #1
 800188c:	61fb      	str	r3, [r7, #28]

    status = HAL_FLASHEx_Erase(&eraseInitStruct, &error);
 800188e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	4611      	mov	r1, r2
 8001898:	4618      	mov	r0, r3
 800189a:	f002 fde7 	bl	800446c <HAL_FLASHEx_Erase>
 800189e:	4603      	mov	r3, r0
 80018a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (status != HAL_OK)
 80018a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d005      	beq.n	80018b8 <color_write+0x5c>
    {
        printf("[Error] Flash Erase \r\n");
 80018ac:	4816      	ldr	r0, [pc, #88]	; (8001908 <color_write+0xac>)
 80018ae:	f005 fe75 	bl	800759c <puts>
        HAL_FLASH_Lock();
 80018b2:	f002 fc8b 	bl	80041cc <HAL_FLASH_Lock>
 80018b6:	e022      	b.n	80018fe <color_write+0xa2>
        return;
    }

    for (uint32_t addr = address; addr < address + 128 * 1024; addr += 4)
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018bc:	e017      	b.n	80018ee <color_write+0x92>
    {
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, color);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	461c      	mov	r4, r3
 80018c4:	4615      	mov	r5, r2
 80018c6:	4622      	mov	r2, r4
 80018c8:	462b      	mov	r3, r5
 80018ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80018cc:	2002      	movs	r0, #2
 80018ce:	f002 fc07 	bl	80040e0 <HAL_FLASH_Program>
 80018d2:	4603      	mov	r3, r0
 80018d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        if (status != HAL_OK)
 80018d8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d003      	beq.n	80018e8 <color_write+0x8c>
        {
            printf("[Error] Flash write \r\n");
 80018e0:	480a      	ldr	r0, [pc, #40]	; (800190c <color_write+0xb0>)
 80018e2:	f005 fe5b 	bl	800759c <puts>
            break;
 80018e6:	e008      	b.n	80018fa <color_write+0x9e>
    for (uint32_t addr = address; addr < address + 128 * 1024; addr += 4)
 80018e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ea:	3304      	adds	r3, #4
 80018ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80018f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d3e1      	bcc.n	80018be <color_write+0x62>
        }
    }

    HAL_FLASH_Lock();
 80018fa:	f002 fc67 	bl	80041cc <HAL_FLASH_Lock>
}
 80018fe:	3730      	adds	r7, #48	; 0x30
 8001900:	46bd      	mov	sp, r7
 8001902:	bdb0      	pop	{r4, r5, r7, pc}
 8001904:	08008998 	.word	0x08008998
 8001908:	080089c8 	.word	0x080089c8
 800190c:	080089e0 	.word	0x080089e0

08001910 <lcd_control_change_sdram>:

void lcd_control_change_sdram(uint32_t color, uint8_t sector)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af02      	add	r7, sp, #8
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	460b      	mov	r3, r1
 800191a:	70fb      	strb	r3, [r7, #3]
    uint32_t address_offset = SDRAM_ADDRESS; // hltdc.LayerCfg[layer_index].FBStartAdress;
 800191c:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001920:	60fb      	str	r3, [r7, #12]
    address_offset += (uint32_t)((800*(480/2)*(sector/2)+(800/2)*(sector%2))*4);
 8001922:	78fb      	ldrb	r3, [r7, #3]
 8001924:	085b      	lsrs	r3, r3, #1
 8001926:	b2db      	uxtb	r3, r3
 8001928:	461a      	mov	r2, r3
 800192a:	4b10      	ldr	r3, [pc, #64]	; (800196c <lcd_control_change_sdram+0x5c>)
 800192c:	fb03 f202 	mul.w	r2, r3, r2
 8001930:	78fb      	ldrb	r3, [r7, #3]
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800193a:	fb01 f303 	mul.w	r3, r1, r3
 800193e:	4413      	add	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	461a      	mov	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	4413      	add	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]
            address = address_offset + 800*y + x;
            *(uint32_t *)address = color;
        }
    }
#else
    lcd_control_draw_rectangle_value(0, (uint32_t *)address_offset, 400, 240, 800 - 400, color);
 800194a:	68f9      	ldr	r1, [r7, #12]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	9301      	str	r3, [sp, #4]
 8001950:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	23f0      	movs	r3, #240	; 0xf0
 8001958:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800195c:	2000      	movs	r0, #0
 800195e:	f7ff ff35 	bl	80017cc <lcd_control_draw_rectangle_value>
#endif
}
 8001962:	bf00      	nop
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	0002ee00 	.word	0x0002ee00

08001970 <lcd_control_change_flash>:


void lcd_control_change_flash(uint32_t color, bool tmp)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	460b      	mov	r3, r1
 800197a:	70fb      	strb	r3, [r7, #3]
    if (!tmp) // sector 5~11 (128K*7)
 800197c:	78fb      	ldrb	r3, [r7, #3]
 800197e:	f083 0301 	eor.w	r3, r3, #1
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b00      	cmp	r3, #0
 8001986:	d01c      	beq.n	80019c2 <lcd_control_change_flash+0x52>
    {
        uint32_t address_offset = 0x08020000;
 8001988:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <lcd_control_change_flash+0x94>)
 800198a:	60fb      	str	r3, [r7, #12]
        uint32_t address = 0;
 800198c:	2300      	movs	r3, #0
 800198e:	60bb      	str	r3, [r7, #8]
        for (int sector=5; sector<7; sector+=1)
 8001990:	2305      	movs	r3, #5
 8001992:	61fb      	str	r3, [r7, #28]
 8001994:	e011      	b.n	80019ba <lcd_control_change_flash+0x4a>
        {
            address = address_offset + sector*(0x400*128);
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	045b      	lsls	r3, r3, #17
 800199a:	461a      	mov	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4413      	add	r3, r2
 80019a0:	60bb      	str	r3, [r7, #8]
            color_write(sector+5, address, color);
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	3305      	adds	r3, #5
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	68b9      	ldr	r1, [r7, #8]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff ff54 	bl	800185c <color_write>
        for (int sector=5; sector<7; sector+=1)
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	3301      	adds	r3, #1
 80019b8:	61fb      	str	r3, [r7, #28]
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	2b06      	cmp	r3, #6
 80019be:	ddea      	ble.n	8001996 <lcd_control_change_flash+0x26>
        {
            address = address_offset + sector*(0x400*128);
            color_write(sector+17, address, color);
        }
    }
}
 80019c0:	e01b      	b.n	80019fa <lcd_control_change_flash+0x8a>
        uint32_t address_offset = 0x08120000;
 80019c2:	4b11      	ldr	r3, [pc, #68]	; (8001a08 <lcd_control_change_flash+0x98>)
 80019c4:	617b      	str	r3, [r7, #20]
        uint32_t address = 0;
 80019c6:	2300      	movs	r3, #0
 80019c8:	613b      	str	r3, [r7, #16]
        for (int sector=0; sector<7; sector+=1)
 80019ca:	2300      	movs	r3, #0
 80019cc:	61bb      	str	r3, [r7, #24]
 80019ce:	e011      	b.n	80019f4 <lcd_control_change_flash+0x84>
            address = address_offset + sector*(0x400*128);
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	045b      	lsls	r3, r3, #17
 80019d4:	461a      	mov	r2, r3
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	4413      	add	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
            color_write(sector+17, address, color);
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	3311      	adds	r3, #17
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	6939      	ldr	r1, [r7, #16]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff ff37 	bl	800185c <color_write>
        for (int sector=0; sector<7; sector+=1)
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	3301      	adds	r3, #1
 80019f2:	61bb      	str	r3, [r7, #24]
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	2b06      	cmp	r3, #6
 80019f8:	ddea      	ble.n	80019d0 <lcd_control_change_flash+0x60>
}
 80019fa:	bf00      	nop
 80019fc:	3720      	adds	r7, #32
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	08020000 	.word	0x08020000
 8001a08:	08120000 	.word	0x08120000

08001a0c <NT35510_IO_Delay>:

void NT35510_IO_Delay(uint32_t Delay)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
    HAL_Delay(Delay);
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f000 ff21 	bl	800285c <HAL_Delay>
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
	...

08001a24 <lcd_reset>:

static void lcd_reset(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2180      	movs	r1, #128	; 0x80
 8001a2c:	4807      	ldr	r0, [pc, #28]	; (8001a4c <lcd_reset+0x28>)
 8001a2e:	f003 f809 	bl	8004a44 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8001a32:	2014      	movs	r0, #20
 8001a34:	f000 ff12 	bl	800285c <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	2180      	movs	r1, #128	; 0x80
 8001a3c:	4803      	ldr	r0, [pc, #12]	; (8001a4c <lcd_reset+0x28>)
 8001a3e:	f003 f801 	bl	8004a44 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8001a42:	2014      	movs	r0, #20
 8001a44:	f000 ff0a 	bl	800285c <HAL_Delay>
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40021c00 	.word	0x40021c00

08001a50 <lcd_control_init>:

void lcd_control_init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
    lcd_reset();
 8001a54:	f7ff ffe6 	bl	8001a24 <lcd_reset>
    MX_DSIHOST_DSI_Init();
 8001a58:	f7ff f954 	bl	8000d04 <MX_DSIHOST_DSI_Init>
    MX_LTDC_Init();
 8001a5c:	f000 f82e 	bl	8001abc <MX_LTDC_Init>
    dsi_start(true);
 8001a60:	2001      	movs	r0, #1
 8001a62:	f7ff fabf 	bl	8000fe4 <dsi_start>

    NT35510_Init(NT35510_FORMAT_RGB888, LCD_ORIENTATION_LANDSCAPE);
 8001a66:	2101      	movs	r1, #1
 8001a68:	2000      	movs	r0, #0
 8001a6a:	f000 f9ed 	bl	8001e48 <NT35510_Init>

    MX_FMC_Init();
 8001a6e:	f7ff fb35 	bl	80010dc <MX_FMC_Init>

    // ltdc_change_layer(0, *(uint32_t *)my_image);
    ltdc_change_layer(0, *(uint32_t *)my_image);
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <lcd_control_init+0x68>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f000 f8ee 	bl	8001c5c <ltdc_change_layer>
    lcd_control_change_sdram(LCD_COLOR_CYAN, 0);
 8001a80:	2100      	movs	r1, #0
 8001a82:	f46f 007f 	mvn.w	r0, #16711680	; 0xff0000
 8001a86:	f7ff ff43 	bl	8001910 <lcd_control_change_sdram>
    lcd_control_change_sdram(LCD_COLOR_MAGENTA, 1);
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	f46f 407f 	mvn.w	r0, #65280	; 0xff00
 8001a90:	f7ff ff3e 	bl	8001910 <lcd_control_change_sdram>
    lcd_control_change_sdram(LCD_COLOR_YELLOW, 2);
 8001a94:	2102      	movs	r1, #2
 8001a96:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 8001a9a:	f7ff ff39 	bl	8001910 <lcd_control_change_sdram>
    lcd_control_change_sdram(LCD_COLOR_BLACK, 3);
 8001a9e:	2103      	movs	r1, #3
 8001aa0:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001aa4:	f7ff ff34 	bl	8001910 <lcd_control_change_sdram>
    ltdc_change_layer(0, SDRAM_ADDRESS);
 8001aa8:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001aac:	2000      	movs	r0, #0
 8001aae:	f000 f8d5 	bl	8001c5c <ltdc_change_layer>
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000000 	.word	0x20000000

08001abc <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08e      	sub	sp, #56	; 0x38
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	2234      	movs	r2, #52	; 0x34
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f005 fcd9 	bl	8007480 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001ace:	4b3b      	ldr	r3, [pc, #236]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001ad0:	4a3b      	ldr	r2, [pc, #236]	; (8001bc0 <MX_LTDC_Init+0x104>)
 8001ad2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AH;
 8001ad4:	4b39      	ldr	r3, [pc, #228]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001ad6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001ada:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AH;
 8001adc:	4b37      	ldr	r3, [pc, #220]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001ade:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ae2:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001ae4:	4b35      	ldr	r3, [pc, #212]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001aea:	4b34      	ldr	r3, [pc, #208]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 1;
 8001af0:	4b32      	ldr	r3, [pc, #200]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 119;
 8001af6:	4b31      	ldr	r3, [pc, #196]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001af8:	2277      	movs	r2, #119	; 0x77
 8001afa:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 35;
 8001afc:	4b2f      	ldr	r3, [pc, #188]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001afe:	2223      	movs	r2, #35	; 0x23
 8001b00:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 269;
 8001b02:	4b2e      	ldr	r3, [pc, #184]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001b04:	f240 120d 	movw	r2, #269	; 0x10d
 8001b08:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 835;
 8001b0a:	4b2c      	ldr	r3, [pc, #176]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001b0c:	f240 3243 	movw	r2, #835	; 0x343
 8001b10:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 749;
 8001b12:	4b2a      	ldr	r3, [pc, #168]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001b14:	f240 22ed 	movw	r2, #749	; 0x2ed
 8001b18:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 869;
 8001b1a:	4b28      	ldr	r3, [pc, #160]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001b1c:	f240 3265 	movw	r2, #869	; 0x365
 8001b20:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 899;
 8001b22:	4b26      	ldr	r3, [pc, #152]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001b24:	f240 3283 	movw	r2, #899	; 0x383
 8001b28:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001b2a:	4b24      	ldr	r3, [pc, #144]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001b32:	4b22      	ldr	r3, [pc, #136]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001b3a:	4b20      	ldr	r3, [pc, #128]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001b42:	481e      	ldr	r0, [pc, #120]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001b44:	f002 ff98 	bl	8004a78 <HAL_LTDC_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_LTDC_Init+0x96>
  {
    Error_Handler();
 8001b4e:	f000 f975 	bl	8001e3c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 800;
 8001b56:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001b5a:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 480;
 8001b60:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001b64:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001b66:	2300      	movs	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001b6a:	23ff      	movs	r3, #255	; 0xff
 8001b6c:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001b72:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b76:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001b78:	2307      	movs	r3, #7
 8001b7a:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0x08020000;
 8001b7c:	4b11      	ldr	r3, [pc, #68]	; (8001bc4 <MX_LTDC_Init+0x108>)
 8001b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 800;
 8001b80:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001b84:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 480;
 8001b86:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001b8a:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001b9e:	1d3b      	adds	r3, r7, #4
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4805      	ldr	r0, [pc, #20]	; (8001bbc <MX_LTDC_Init+0x100>)
 8001ba6:	f003 f8ef 	bl	8004d88 <HAL_LTDC_ConfigLayer>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_LTDC_Init+0xf8>
  {
    Error_Handler();
 8001bb0:	f000 f944 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001bb4:	bf00      	nop
 8001bb6:	3738      	adds	r7, #56	; 0x38
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000134 	.word	0x20000134
 8001bc0:	40016800 	.word	0x40016800
 8001bc4:	08020000 	.word	0x08020000

08001bc8 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b092      	sub	sp, #72	; 0x48
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bd0:	f107 030c 	add.w	r3, r7, #12
 8001bd4:	223c      	movs	r2, #60	; 0x3c
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f005 fc51 	bl	8007480 <memset>
  if(ltdcHandle->Instance==LTDC)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a1c      	ldr	r2, [pc, #112]	; (8001c54 <HAL_LTDC_MspInit+0x8c>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d130      	bne.n	8001c4a <HAL_LTDC_MspInit+0x82>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001be8:	2308      	movs	r3, #8
 8001bea:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8001bec:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001bf0:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8001bf2:	2307      	movs	r3, #7
 8001bf4:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bfa:	f107 030c 	add.w	r3, r7, #12
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f003 fd08 	bl	8005614 <HAL_RCCEx_PeriphCLKConfig>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_LTDC_MspInit+0x46>
    {
      Error_Handler();
 8001c0a:	f000 f917 	bl	8001e3c <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <HAL_LTDC_MspInit+0x90>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	4a10      	ldr	r2, [pc, #64]	; (8001c58 <HAL_LTDC_MspInit+0x90>)
 8001c18:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c1e:	4b0e      	ldr	r3, [pc, #56]	; (8001c58 <HAL_LTDC_MspInit+0x90>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001c26:	60bb      	str	r3, [r7, #8]
 8001c28:	68bb      	ldr	r3, [r7, #8]

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	2058      	movs	r0, #88	; 0x58
 8001c30:	f000 ff13 	bl	8002a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001c34:	2058      	movs	r0, #88	; 0x58
 8001c36:	f000 ff2c 	bl	8002a92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(LTDC_ER_IRQn, 0, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	2059      	movs	r0, #89	; 0x59
 8001c40:	f000 ff0b 	bl	8002a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_ER_IRQn);
 8001c44:	2059      	movs	r0, #89	; 0x59
 8001c46:	f000 ff24 	bl	8002a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8001c4a:	bf00      	nop
 8001c4c:	3748      	adds	r7, #72	; 0x48
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40016800 	.word	0x40016800
 8001c58:	40023800 	.word	0x40023800

08001c5c <ltdc_change_layer>:
  }
}

/* USER CODE BEGIN 1 */
void ltdc_change_layer(uint16_t LayerIndex, uint32_t FB_Address)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b090      	sub	sp, #64	; 0x40
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	6039      	str	r1, [r7, #0]
 8001c66:	80fb      	strh	r3, [r7, #6]
    LTDC_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = NT35510_800X480_WIDTH;
 8001c6c:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001c70:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = NT35510_800X480_HEIGHT;
 8001c76:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001c7a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8001c84:	23ff      	movs	r3, #255	; 0xff
 8001c86:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001c9e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001ca2:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001ca4:	2307      	movs	r3, #7
 8001ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = NT35510_800X480_WIDTH;
 8001ca8:	f44f 7348 	mov.w	r3, #800	; 0x320
 8001cac:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = NT35510_800X480_HEIGHT;
 8001cae:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001cb2:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc, &Layercfg, LayerIndex); 
 8001cb4:	88fa      	ldrh	r2, [r7, #6]
 8001cb6:	f107 030c 	add.w	r3, r7, #12
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4803      	ldr	r0, [pc, #12]	; (8001ccc <ltdc_change_layer+0x70>)
 8001cbe:	f003 f863 	bl	8004d88 <HAL_LTDC_ConfigLayer>
}
 8001cc2:	bf00      	nop
 8001cc4:	3740      	adds	r7, #64	; 0x40
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000134 	.word	0x20000134

08001cd0 <HAL_LTDC_ErrorCallback>:

volatile uint32_t ltdc_err = 0;
void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  ltdc_err = hltdc->ErrorCode;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001cde:	4a04      	ldr	r2, [pc, #16]	; (8001cf0 <HAL_LTDC_ErrorCallback+0x20>)
 8001ce0:	6013      	str	r3, [r2, #0]
}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	200001dc 	.word	0x200001dc

08001cf4 <ltdc_get_err>:

void ltdc_get_err(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  printf("[LTDC] err: 0x%08lx \r\n", ltdc_err);
 8001cf8:	4b03      	ldr	r3, [pc, #12]	; (8001d08 <ltdc_get_err+0x14>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4803      	ldr	r0, [pc, #12]	; (8001d0c <ltdc_get_err+0x18>)
 8001d00:	f005 fbc6 	bl	8007490 <iprintf>
}
 8001d04:	bf00      	nop
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	200001dc 	.word	0x200001dc
 8001d0c:	080089f8 	.word	0x080089f8

08001d10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d14:	f000 fd30 	bl	8002778 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d18:	f000 f81c 	bl	8001d54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d1c:	f7ff faea 	bl	80012f4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001d20:	f000 fbce 	bl	80024c0 <MX_USART3_UART_Init>
  MX_DMA2D_Init();
 8001d24:	f7fe ff9a 	bl	8000c5c <MX_DMA2D_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n\r\n ======= F469I-DISCO Bring-up Start [%s] ======= \r\n", FW_VERSION);
 8001d28:	4907      	ldr	r1, [pc, #28]	; (8001d48 <main+0x38>)
 8001d2a:	4808      	ldr	r0, [pc, #32]	; (8001d4c <main+0x3c>)
 8001d2c:	f005 fbb0 	bl	8007490 <iprintf>
  lcd_control_init();
 8001d30:	f7ff fe8e 	bl	8001a50 <lcd_control_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf(">>> Init Success !!! \r\n");
 8001d34:	4806      	ldr	r0, [pc, #24]	; (8001d50 <main+0x40>)
 8001d36:	f005 fc31 	bl	800759c <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    uart_check_cmd_recv();
 8001d3a:	f000 fccd 	bl	80026d8 <uart_check_cmd_recv>
    HAL_Delay(1);
 8001d3e:	2001      	movs	r0, #1
 8001d40:	f000 fd8c 	bl	800285c <HAL_Delay>
    uart_check_cmd_recv();
 8001d44:	e7f9      	b.n	8001d3a <main+0x2a>
 8001d46:	bf00      	nop
 8001d48:	08008a10 	.word	0x08008a10
 8001d4c:	08008a18 	.word	0x08008a18
 8001d50:	08008a50 	.word	0x08008a50

08001d54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b094      	sub	sp, #80	; 0x50
 8001d58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d5a:	f107 031c 	add.w	r3, r7, #28
 8001d5e:	2234      	movs	r2, #52	; 0x34
 8001d60:	2100      	movs	r1, #0
 8001d62:	4618      	mov	r0, r3
 8001d64:	f005 fb8c 	bl	8007480 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d68:	f107 0308 	add.w	r3, r7, #8
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d78:	2300      	movs	r3, #0
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	4b2d      	ldr	r3, [pc, #180]	; (8001e34 <SystemClock_Config+0xe0>)
 8001d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d80:	4a2c      	ldr	r2, [pc, #176]	; (8001e34 <SystemClock_Config+0xe0>)
 8001d82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d86:	6413      	str	r3, [r2, #64]	; 0x40
 8001d88:	4b2a      	ldr	r3, [pc, #168]	; (8001e34 <SystemClock_Config+0xe0>)
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d90:	607b      	str	r3, [r7, #4]
 8001d92:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d94:	2300      	movs	r3, #0
 8001d96:	603b      	str	r3, [r7, #0]
 8001d98:	4b27      	ldr	r3, [pc, #156]	; (8001e38 <SystemClock_Config+0xe4>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a26      	ldr	r2, [pc, #152]	; (8001e38 <SystemClock_Config+0xe4>)
 8001d9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	4b24      	ldr	r3, [pc, #144]	; (8001e38 <SystemClock_Config+0xe4>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001dac:	603b      	str	r3, [r7, #0]
 8001dae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001db0:	2301      	movs	r3, #1
 8001db2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001db4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001db8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dba:	2302      	movs	r3, #2
 8001dbc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001dbe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001dc2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001dc4:	2308      	movs	r3, #8
 8001dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001dc8:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001dcc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001dd2:	2304      	movs	r3, #4
 8001dd4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 6;
 8001dd6:	2306      	movs	r3, #6
 8001dd8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dda:	f107 031c 	add.w	r3, r7, #28
 8001dde:	4618      	mov	r0, r3
 8001de0:	f003 fe56 	bl	8005a90 <HAL_RCC_OscConfig>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001dea:	f000 f827 	bl	8001e3c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001dee:	f003 f9a1 	bl	8005134 <HAL_PWREx_EnableOverDrive>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001df8:	f000 f820 	bl	8001e3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dfc:	230f      	movs	r3, #15
 8001dfe:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e00:	2302      	movs	r3, #2
 8001e02:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e04:	2300      	movs	r3, #0
 8001e06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e08:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e0c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e12:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e14:	f107 0308 	add.w	r3, r7, #8
 8001e18:	2105      	movs	r1, #5
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f003 f9da 	bl	80051d4 <HAL_RCC_ClockConfig>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001e26:	f000 f809 	bl	8001e3c <Error_Handler>
  }
}
 8001e2a:	bf00      	nop
 8001e2c:	3750      	adds	r7, #80	; 0x50
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40023800 	.word	0x40023800
 8001e38:	40007000 	.word	0x40007000

08001e3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e40:	b672      	cpsid	i
}
 8001e42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e44:	e7fe      	b.n	8001e44 <Error_Handler+0x8>
	...

08001e48 <NT35510_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t NT35510_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b0b2      	sub	sp, #200	; 0xc8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  NT35510_IO_Delay(120);
 8001e52:	2078      	movs	r0, #120	; 0x78
 8001e54:	f7ff fdda 	bl	8001a0c <NT35510_IO_Delay>

/* ************************************************************************** */
/* Proprietary Initialization                                                 */
/* ************************************************************************** */
  const uint8_t nt35510_reg[]   = {0x55, 0xAA, 0x52, 0x08, 0x01, 0xF0};
 8001e58:	4ac8      	ldr	r2, [pc, #800]	; (800217c <NT35510_Init+0x334>)
 8001e5a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001e5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e62:	6018      	str	r0, [r3, #0]
 8001e64:	3304      	adds	r3, #4
 8001e66:	8019      	strh	r1, [r3, #0]
  const uint8_t nt35510_reg1[]  = {0x03, 0x03, 0x03, 0xB0};
 8001e68:	4bc5      	ldr	r3, [pc, #788]	; (8002180 <NT35510_Init+0x338>)
 8001e6a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  const uint8_t nt35510_reg2[]  = {0x46, 0x46, 0x46, 0xB6};
 8001e6e:	4bc5      	ldr	r3, [pc, #788]	; (8002184 <NT35510_Init+0x33c>)
 8001e70:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  const uint8_t nt35510_reg3[]  = {0x03, 0x03, 0x03, 0xB1};
 8001e74:	4bc4      	ldr	r3, [pc, #784]	; (8002188 <NT35510_Init+0x340>)
 8001e76:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  const uint8_t nt35510_reg4[]  = {0x36, 0x36, 0x36, 0xB7};
 8001e7a:	4bc4      	ldr	r3, [pc, #784]	; (800218c <NT35510_Init+0x344>)
 8001e7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  const uint8_t nt35510_reg5[]  = {0x00, 0x00, 0x02, 0xB2};
 8001e80:	4bc3      	ldr	r3, [pc, #780]	; (8002190 <NT35510_Init+0x348>)
 8001e82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  const uint8_t nt35510_reg6[]  = {0x26, 0x26, 0x26, 0xB8};
 8001e86:	4bc3      	ldr	r3, [pc, #780]	; (8002194 <NT35510_Init+0x34c>)
 8001e88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  const uint8_t nt35510_reg7[]  = {0xBF, 0x01};
 8001e8c:	f240 13bf 	movw	r3, #447	; 0x1bf
 8001e90:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
  const uint8_t nt35510_reg8[]  = {0x09, 0x09, 0x09, 0xB3};
 8001e94:	4bc0      	ldr	r3, [pc, #768]	; (8002198 <NT35510_Init+0x350>)
 8001e96:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  const uint8_t nt35510_reg9[]  = {0x36, 0x36, 0x36, 0xB9};
 8001e9a:	4bc0      	ldr	r3, [pc, #768]	; (800219c <NT35510_Init+0x354>)
 8001e9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  const uint8_t nt35510_reg10[] = {0x08, 0x08, 0x08, 0xB5};
 8001ea0:	4bbf      	ldr	r3, [pc, #764]	; (80021a0 <NT35510_Init+0x358>)
 8001ea2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  const uint8_t nt35510_reg12[] = {0x26, 0x26, 0x26, 0xBA};
 8001ea6:	4bbf      	ldr	r3, [pc, #764]	; (80021a4 <NT35510_Init+0x35c>)
 8001ea8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  const uint8_t nt35510_reg13[] = {0x00, 0x80, 0x00, 0xBC};
 8001eac:	4bbe      	ldr	r3, [pc, #760]	; (80021a8 <NT35510_Init+0x360>)
 8001eae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  const uint8_t nt35510_reg14[] = {0x00, 0x80, 0x00, 0xBD};
 8001eb2:	4bbe      	ldr	r3, [pc, #760]	; (80021ac <NT35510_Init+0x364>)
 8001eb4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  const uint8_t nt35510_reg15[] = {0x00, 0x50, 0xBE};
 8001eb8:	4abd      	ldr	r2, [pc, #756]	; (80021b0 <NT35510_Init+0x368>)
 8001eba:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001ebe:	6812      	ldr	r2, [r2, #0]
 8001ec0:	4611      	mov	r1, r2
 8001ec2:	8019      	strh	r1, [r3, #0]
 8001ec4:	3302      	adds	r3, #2
 8001ec6:	0c12      	lsrs	r2, r2, #16
 8001ec8:	701a      	strb	r2, [r3, #0]
  const uint8_t nt35510_reg16[] = {0x55, 0xAA, 0x52, 0x08, 0x00, 0xF0};
 8001eca:	4aba      	ldr	r2, [pc, #744]	; (80021b4 <NT35510_Init+0x36c>)
 8001ecc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ed0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ed4:	6018      	str	r0, [r3, #0]
 8001ed6:	3304      	adds	r3, #4
 8001ed8:	8019      	strh	r1, [r3, #0]
  const uint8_t nt35510_reg17[] = {0xFC, 0x00, 0xB1};
 8001eda:	4ab7      	ldr	r2, [pc, #732]	; (80021b8 <NT35510_Init+0x370>)
 8001edc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001ee0:	6812      	ldr	r2, [r2, #0]
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	8019      	strh	r1, [r3, #0]
 8001ee6:	3302      	adds	r3, #2
 8001ee8:	0c12      	lsrs	r2, r2, #16
 8001eea:	701a      	strb	r2, [r3, #0]
  const uint8_t nt35510_reg18[] = {0xB6, 0x03};
 8001eec:	f240 33b6 	movw	r3, #950	; 0x3b6
 8001ef0:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
  const uint8_t nt35510_reg19[] = {0xB5, 0x51};
 8001ef4:	f245 13b5 	movw	r3, #20917	; 0x51b5
 8001ef8:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  const uint8_t nt35510_reg20[] = {0x00, 0x00, 0xB7};
 8001efc:	4aaf      	ldr	r2, [pc, #700]	; (80021bc <NT35510_Init+0x374>)
 8001efe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001f02:	6812      	ldr	r2, [r2, #0]
 8001f04:	4611      	mov	r1, r2
 8001f06:	8019      	strh	r1, [r3, #0]
 8001f08:	3302      	adds	r3, #2
 8001f0a:	0c12      	lsrs	r2, r2, #16
 8001f0c:	701a      	strb	r2, [r3, #0]
  const uint8_t nt35510_reg21[] = {0x01, 0x02, 0x02, 0x02, 0xB8};
 8001f0e:	4aac      	ldr	r2, [pc, #688]	; (80021c0 <NT35510_Init+0x378>)
 8001f10:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001f14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f18:	6018      	str	r0, [r3, #0]
 8001f1a:	3304      	adds	r3, #4
 8001f1c:	7019      	strb	r1, [r3, #0]
  const uint8_t nt35510_reg22[] = {0x00, 0x00, 0x00, 0xBC};
 8001f1e:	f04f 433c 	mov.w	r3, #3154116608	; 0xbc000000
 8001f22:	667b      	str	r3, [r7, #100]	; 0x64
  const uint8_t nt35510_reg23[] = {0x03, 0x00, 0x00, 0xCC};
 8001f24:	4ba7      	ldr	r3, [pc, #668]	; (80021c4 <NT35510_Init+0x37c>)
 8001f26:	663b      	str	r3, [r7, #96]	; 0x60
  const uint8_t nt35510_reg24[] = {0xBA, 0x01};
 8001f28:	f44f 73dd 	mov.w	r3, #442	; 0x1ba
 8001f2c:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
  const uint8_t nt35510_madctl_portrait[] = {NT35510_CMD_MADCTL ,0x00};
 8001f30:	2336      	movs	r3, #54	; 0x36
 8001f32:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
  const uint8_t nt35510_caset_portrait[] = {0x00, 0x00, 0x01, 0xDF ,NT35510_CMD_CASET};
 8001f36:	4aa4      	ldr	r2, [pc, #656]	; (80021c8 <NT35510_Init+0x380>)
 8001f38:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f40:	6018      	str	r0, [r3, #0]
 8001f42:	3304      	adds	r3, #4
 8001f44:	7019      	strb	r1, [r3, #0]
  const uint8_t nt35510_raset_portrait[] = {0x00, 0x00, 0x03, 0x1F ,NT35510_CMD_RASET};
 8001f46:	4aa1      	ldr	r2, [pc, #644]	; (80021cc <NT35510_Init+0x384>)
 8001f48:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f50:	6018      	str	r0, [r3, #0]
 8001f52:	3304      	adds	r3, #4
 8001f54:	7019      	strb	r1, [r3, #0]
  const uint8_t nt35510_madctl_landscape[] = {NT35510_CMD_MADCTL, 0x60};
 8001f56:	f246 0336 	movw	r3, #24630	; 0x6036
 8001f5a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
  const uint8_t nt35510_caset_landscape[] = {0x00, 0x00, 0x03, 0x1F ,NT35510_CMD_CASET};
 8001f5e:	4a9c      	ldr	r2, [pc, #624]	; (80021d0 <NT35510_Init+0x388>)
 8001f60:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f68:	6018      	str	r0, [r3, #0]
 8001f6a:	3304      	adds	r3, #4
 8001f6c:	7019      	strb	r1, [r3, #0]
  const uint8_t nt35510_raset_landscape[] = {0x00, 0x00, 0x01, 0xDF ,NT35510_CMD_RASET};
 8001f6e:	4a99      	ldr	r2, [pc, #612]	; (80021d4 <NT35510_Init+0x38c>)
 8001f70:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f78:	6018      	str	r0, [r3, #0]
 8001f7a:	3304      	adds	r3, #4
 8001f7c:	7019      	strb	r1, [r3, #0]
  const uint8_t nt35510_reg26[] = {NT35510_CMD_TEEON, 0x00};  /* Tear on */
 8001f7e:	2335      	movs	r3, #53	; 0x35
 8001f80:	863b      	strh	r3, [r7, #48]	; 0x30
  const uint8_t nt35510_reg27[] = {NT35510_CMD_SLPOUT, 0x00}; /* Sleep out */
 8001f82:	2311      	movs	r3, #17
 8001f84:	85bb      	strh	r3, [r7, #44]	; 0x2c
  const uint8_t nt35510_reg30[] = {NT35510_CMD_DISPON, 0x00};
 8001f86:	2329      	movs	r3, #41	; 0x29
 8001f88:	853b      	strh	r3, [r7, #40]	; 0x28

  const uint8_t nt35510_reg31[] = {NT35510_CMD_WRDISBV, 0x7F};
 8001f8a:	f647 7351 	movw	r3, #32593	; 0x7f51
 8001f8e:	84bb      	strh	r3, [r7, #36]	; 0x24
  const uint8_t nt35510_reg32[] = {NT35510_CMD_WRCTRLD, 0x2C};
 8001f90:	f642 4353 	movw	r3, #11347	; 0x2c53
 8001f94:	843b      	strh	r3, [r7, #32]
  const uint8_t nt35510_reg33[] = {NT35510_CMD_WRCABC, 0x02};
 8001f96:	f240 2355 	movw	r3, #597	; 0x255
 8001f9a:	83bb      	strh	r3, [r7, #28]
  const uint8_t nt35510_reg34[] = {NT35510_CMD_WRCABCMB, 0xFF};
 8001f9c:	f64f 735e 	movw	r3, #65374	; 0xff5e
 8001fa0:	833b      	strh	r3, [r7, #24]
  const uint8_t nt35510_reg35[] = {NT35510_CMD_RAMWR, 0x00};
 8001fa2:	232c      	movs	r3, #44	; 0x2c
 8001fa4:	82bb      	strh	r3, [r7, #20]
  const uint8_t nt35510_reg36[] = {NT35510_CMD_COLMOD, NT35510_COLMOD_RGB565};
 8001fa6:	f245 533a 	movw	r3, #21818	; 0x553a
 8001faa:	823b      	strh	r3, [r7, #16]
  const uint8_t nt35510_reg37[] = {NT35510_CMD_COLMOD, NT35510_COLMOD_RGB888};
 8001fac:	f247 733a 	movw	r3, #30522	; 0x773a
 8001fb0:	81bb      	strh	r3, [r7, #12]

  DSI_IO_WriteCmd(5, (uint8_t *)nt35510_reg); /* LV2:  Page 1 enable */
 8001fb2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	2005      	movs	r0, #5
 8001fba:	f7fe ffe9 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg1);/* AVDD: 5.2V */
 8001fbe:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	2003      	movs	r0, #3
 8001fc6:	f7fe ffe3 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg2);/* AVDD: Ratio */
 8001fca:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001fce:	4619      	mov	r1, r3
 8001fd0:	2003      	movs	r0, #3
 8001fd2:	f7fe ffdd 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg3);/* AVEE: -5.2V */
 8001fd6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001fda:	4619      	mov	r1, r3
 8001fdc:	2003      	movs	r0, #3
 8001fde:	f7fe ffd7 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg4);/* AVEE: Ratio */
 8001fe2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	2003      	movs	r0, #3
 8001fea:	f7fe ffd1 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg5);/* VCL: -2.5V */
 8001fee:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	2003      	movs	r0, #3
 8001ff6:	f7fe ffcb 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg6);/* VCL: Ratio */
 8001ffa:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001ffe:	4619      	mov	r1, r3
 8002000:	2003      	movs	r0, #3
 8002002:	f7fe ffc5 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg7);/* VGH: 15V (Free Pump) */
 8002006:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800200a:	4619      	mov	r1, r3
 800200c:	2001      	movs	r0, #1
 800200e:	f7fe ffbf 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg8);
 8002012:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002016:	4619      	mov	r1, r3
 8002018:	2003      	movs	r0, #3
 800201a:	f7fe ffb9 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg9);/* VGH: Ratio */
 800201e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002022:	4619      	mov	r1, r3
 8002024:	2003      	movs	r0, #3
 8002026:	f7fe ffb3 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg10);/* VGL_REG: -10V */
 800202a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800202e:	4619      	mov	r1, r3
 8002030:	2003      	movs	r0, #3
 8002032:	f7fe ffad 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg12);/* VGLX: Ratio */
 8002036:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800203a:	4619      	mov	r1, r3
 800203c:	2003      	movs	r0, #3
 800203e:	f7fe ffa7 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg13);/* VGMP/VGSP: 4.5V/0V */
 8002042:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002046:	4619      	mov	r1, r3
 8002048:	2003      	movs	r0, #3
 800204a:	f7fe ffa1 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg14);/* VGMN/VGSN:-4.5V/0V */
 800204e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002052:	4619      	mov	r1, r3
 8002054:	2003      	movs	r0, #3
 8002056:	f7fe ff9b 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(2, (uint8_t *)nt35510_reg15);/* VCOM: -1.325V */
 800205a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800205e:	4619      	mov	r1, r3
 8002060:	2002      	movs	r0, #2
 8002062:	f7fe ff95 	bl	8000f90 <DSI_IO_WriteCmd>

/* ************************************************************************** */
/* Proprietary DCS Initialization                                             */
/* ************************************************************************** */
  DSI_IO_WriteCmd(5, (uint8_t *)nt35510_reg16);/* LV2: Page 0 enable */
 8002066:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800206a:	4619      	mov	r1, r3
 800206c:	2005      	movs	r0, #5
 800206e:	f7fe ff8f 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(2, (uint8_t *)nt35510_reg17);/* Display control */
 8002072:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002076:	4619      	mov	r1, r3
 8002078:	2002      	movs	r0, #2
 800207a:	f7fe ff89 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg18);/* Src hold time */
 800207e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002082:	4619      	mov	r1, r3
 8002084:	2001      	movs	r0, #1
 8002086:	f7fe ff83 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg19);
 800208a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800208e:	4619      	mov	r1, r3
 8002090:	2001      	movs	r0, #1
 8002092:	f7fe ff7d 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(2, (uint8_t *)nt35510_reg20);/* Gate EQ control */
 8002096:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800209a:	4619      	mov	r1, r3
 800209c:	2002      	movs	r0, #2
 800209e:	f7fe ff77 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(4, (uint8_t *)nt35510_reg21);/* Src EQ control(Mode2) */
 80020a2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80020a6:	4619      	mov	r1, r3
 80020a8:	2004      	movs	r0, #4
 80020aa:	f7fe ff71 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg22);/* Inv. mode(2-dot) */
 80020ae:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80020b2:	4619      	mov	r1, r3
 80020b4:	2003      	movs	r0, #3
 80020b6:	f7fe ff6b 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg23);
 80020ba:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80020be:	4619      	mov	r1, r3
 80020c0:	2003      	movs	r0, #3
 80020c2:	f7fe ff65 	bl	8000f90 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg24);
 80020c6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80020ca:	4619      	mov	r1, r3
 80020cc:	2001      	movs	r0, #1
 80020ce:	f7fe ff5f 	bl	8000f90 <DSI_IO_WriteCmd>
  /* Tear on */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg26);
 80020d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020d6:	4619      	mov	r1, r3
 80020d8:	2000      	movs	r0, #0
 80020da:	f7fe ff59 	bl	8000f90 <DSI_IO_WriteCmd>
  /* Set Pixel color format to RGB888 */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg37);
 80020de:	f107 030c 	add.w	r3, r7, #12
 80020e2:	4619      	mov	r1, r3
 80020e4:	2000      	movs	r0, #0
 80020e6:	f7fe ff53 	bl	8000f90 <DSI_IO_WriteCmd>
/* ************************************************************************** */
/* Standard DCS Initialization                                                */
/* ************************************************************************** */

  /* Add a delay, otherwise MADCTL not taken */
  NT35510_IO_Delay(200);
 80020ea:	20c8      	movs	r0, #200	; 0xc8
 80020ec:	f7ff fc8e 	bl	8001a0c <NT35510_IO_Delay>

  /* Configure orientation */
  if(orientation == NT35510_ORIENTATION_PORTRAIT)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d112      	bne.n	800211c <NT35510_Init+0x2d4>
  {
    DSI_IO_WriteCmd(1, (uint8_t *)nt35510_madctl_portrait);
 80020f6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020fa:	4619      	mov	r1, r3
 80020fc:	2001      	movs	r0, #1
 80020fe:	f7fe ff47 	bl	8000f90 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_caset_portrait);
 8002102:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002106:	4619      	mov	r1, r3
 8002108:	2004      	movs	r0, #4
 800210a:	f7fe ff41 	bl	8000f90 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_raset_portrait);
 800210e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002112:	4619      	mov	r1, r3
 8002114:	2004      	movs	r0, #4
 8002116:	f7fe ff3b 	bl	8000f90 <DSI_IO_WriteCmd>
 800211a:	e011      	b.n	8002140 <NT35510_Init+0x2f8>
  }
  else
  {
    DSI_IO_WriteCmd(1, (uint8_t *)nt35510_madctl_landscape);
 800211c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002120:	4619      	mov	r1, r3
 8002122:	2001      	movs	r0, #1
 8002124:	f7fe ff34 	bl	8000f90 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_caset_landscape);
 8002128:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800212c:	4619      	mov	r1, r3
 800212e:	2004      	movs	r0, #4
 8002130:	f7fe ff2e 	bl	8000f90 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_raset_landscape);
 8002134:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002138:	4619      	mov	r1, r3
 800213a:	2004      	movs	r0, #4
 800213c:	f7fe ff28 	bl	8000f90 <DSI_IO_WriteCmd>
  }

  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg27);
 8002140:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002144:	4619      	mov	r1, r3
 8002146:	2000      	movs	r0, #0
 8002148:	f7fe ff22 	bl	8000f90 <DSI_IO_WriteCmd>
  /* Wait for sleep out exit */
  NT35510_IO_Delay(120);
 800214c:	2078      	movs	r0, #120	; 0x78
 800214e:	f7ff fc5d 	bl	8001a0c <NT35510_IO_Delay>

  switch(ColorCoding)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d009      	beq.n	800216c <NT35510_Init+0x324>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b02      	cmp	r3, #2
 800215c:	d13c      	bne.n	80021d8 <NT35510_Init+0x390>
  {
    case NT35510_FORMAT_RBG565 :
      /* Set Pixel color format to RGB565 */
      DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg36);
 800215e:	f107 0310 	add.w	r3, r7, #16
 8002162:	4619      	mov	r1, r3
 8002164:	2001      	movs	r0, #1
 8002166:	f7fe ff13 	bl	8000f90 <DSI_IO_WriteCmd>
      break;
 800216a:	e03c      	b.n	80021e6 <NT35510_Init+0x39e>
    case NT35510_FORMAT_RGB888 :
      /* Set Pixel color format to RGB888 */
      DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg37);
 800216c:	f107 030c 	add.w	r3, r7, #12
 8002170:	4619      	mov	r1, r3
 8002172:	2001      	movs	r0, #1
 8002174:	f7fe ff0c 	bl	8000f90 <DSI_IO_WriteCmd>
      break;
 8002178:	e035      	b.n	80021e6 <NT35510_Init+0x39e>
 800217a:	bf00      	nop
 800217c:	08008a68 	.word	0x08008a68
 8002180:	b0030303 	.word	0xb0030303
 8002184:	b6464646 	.word	0xb6464646
 8002188:	b1030303 	.word	0xb1030303
 800218c:	b7363636 	.word	0xb7363636
 8002190:	b2020000 	.word	0xb2020000
 8002194:	b8262626 	.word	0xb8262626
 8002198:	b3090909 	.word	0xb3090909
 800219c:	b9363636 	.word	0xb9363636
 80021a0:	b5080808 	.word	0xb5080808
 80021a4:	ba262626 	.word	0xba262626
 80021a8:	bc008000 	.word	0xbc008000
 80021ac:	bd008000 	.word	0xbd008000
 80021b0:	08008a70 	.word	0x08008a70
 80021b4:	08008a74 	.word	0x08008a74
 80021b8:	08008a7c 	.word	0x08008a7c
 80021bc:	08008a80 	.word	0x08008a80
 80021c0:	08008a84 	.word	0x08008a84
 80021c4:	cc000003 	.word	0xcc000003
 80021c8:	08008a8c 	.word	0x08008a8c
 80021cc:	08008a94 	.word	0x08008a94
 80021d0:	08008a9c 	.word	0x08008a9c
 80021d4:	08008aa4 	.word	0x08008aa4
    default :
      /* Set Pixel color format to RGB888 */
      DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg37);
 80021d8:	f107 030c 	add.w	r3, r7, #12
 80021dc:	4619      	mov	r1, r3
 80021de:	2001      	movs	r0, #1
 80021e0:	f7fe fed6 	bl	8000f90 <DSI_IO_WriteCmd>
      break;
 80021e4:	bf00      	nop
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg31);
 80021e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021ea:	4619      	mov	r1, r3
 80021ec:	2001      	movs	r0, #1
 80021ee:	f7fe fecf 	bl	8000f90 <DSI_IO_WriteCmd>
  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg32);
 80021f2:	f107 0320 	add.w	r3, r7, #32
 80021f6:	4619      	mov	r1, r3
 80021f8:	2001      	movs	r0, #1
 80021fa:	f7fe fec9 	bl	8000f90 <DSI_IO_WriteCmd>
  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg33);
 80021fe:	f107 031c 	add.w	r3, r7, #28
 8002202:	4619      	mov	r1, r3
 8002204:	2001      	movs	r0, #1
 8002206:	f7fe fec3 	bl	8000f90 <DSI_IO_WriteCmd>
  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg34);
 800220a:	f107 0318 	add.w	r3, r7, #24
 800220e:	4619      	mov	r1, r3
 8002210:	2001      	movs	r0, #1
 8002212:	f7fe febd 	bl	8000f90 <DSI_IO_WriteCmd>
  /** CABC : Content Adaptive Backlight Control section end << */

  /* Display on */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg30);
 8002216:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800221a:	4619      	mov	r1, r3
 800221c:	2000      	movs	r0, #0
 800221e:	f7fe feb7 	bl	8000f90 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg35);
 8002222:	f107 0314 	add.w	r3, r7, #20
 8002226:	4619      	mov	r1, r3
 8002228:	2000      	movs	r0, #0
 800222a:	f7fe feb1 	bl	8000f90 <DSI_IO_WriteCmd>

  return 0;
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	37c8      	adds	r7, #200	; 0xc8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	607b      	str	r3, [r7, #4]
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <HAL_MspInit+0x4c>)
 8002244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002246:	4a0f      	ldr	r2, [pc, #60]	; (8002284 <HAL_MspInit+0x4c>)
 8002248:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800224c:	6453      	str	r3, [r2, #68]	; 0x44
 800224e:	4b0d      	ldr	r3, [pc, #52]	; (8002284 <HAL_MspInit+0x4c>)
 8002250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002252:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002256:	607b      	str	r3, [r7, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	603b      	str	r3, [r7, #0]
 800225e:	4b09      	ldr	r3, [pc, #36]	; (8002284 <HAL_MspInit+0x4c>)
 8002260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002262:	4a08      	ldr	r2, [pc, #32]	; (8002284 <HAL_MspInit+0x4c>)
 8002264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002268:	6413      	str	r3, [r2, #64]	; 0x40
 800226a:	4b06      	ldr	r3, [pc, #24]	; (8002284 <HAL_MspInit+0x4c>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002272:	603b      	str	r3, [r7, #0]
 8002274:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40023800 	.word	0x40023800

08002288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800228c:	e7fe      	b.n	800228c <NMI_Handler+0x4>

0800228e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800228e:	b480      	push	{r7}
 8002290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002292:	e7fe      	b.n	8002292 <HardFault_Handler+0x4>

08002294 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002298:	e7fe      	b.n	8002298 <MemManage_Handler+0x4>

0800229a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800229a:	b480      	push	{r7}
 800229c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800229e:	e7fe      	b.n	800229e <BusFault_Handler+0x4>

080022a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022a4:	e7fe      	b.n	80022a4 <UsageFault_Handler+0x4>

080022a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022a6:	b480      	push	{r7}
 80022a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022d4:	f000 faa2 	bl	800281c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022d8:	bf00      	nop
 80022da:	bd80      	pop	{r7, pc}

080022dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80022e0:	4802      	ldr	r0, [pc, #8]	; (80022ec <USART3_IRQHandler+0x10>)
 80022e2:	f004 f81d 	bl	8006320 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	200003e8 	.word	0x200003e8

080022f0 <FMC_IRQHandler>:

/**
  * @brief This function handles FMC global interrupt.
  */
void FMC_IRQHandler(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_IRQn 0 */

  /* USER CODE END FMC_IRQn 0 */
  HAL_SDRAM_IRQHandler(&hsdram1);
 80022f4:	4802      	ldr	r0, [pc, #8]	; (8002300 <FMC_IRQHandler+0x10>)
 80022f6:	f003 fe83 	bl	8006000 <HAL_SDRAM_IRQHandler>
  /* USER CODE BEGIN FMC_IRQn 1 */

  /* USER CODE END FMC_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	200000fc 	.word	0x200000fc

08002304 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002308:	4802      	ldr	r0, [pc, #8]	; (8002314 <LTDC_IRQHandler+0x10>)
 800230a:	f002 fc85 	bl	8004c18 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800230e:	bf00      	nop
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20000134 	.word	0x20000134

08002318 <LTDC_ER_IRQHandler>:

/**
  * @brief This function handles LTDC global error interrupt.
  */
void LTDC_ER_IRQHandler(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_ER_IRQn 0 */

  /* USER CODE END LTDC_ER_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800231c:	4802      	ldr	r0, [pc, #8]	; (8002328 <LTDC_ER_IRQHandler+0x10>)
 800231e:	f002 fc7b 	bl	8004c18 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_ER_IRQn 1 */

  /* USER CODE END LTDC_ER_IRQn 1 */
}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	20000134 	.word	0x20000134

0800232c <DSI_IRQHandler>:

/**
  * @brief This function handles DSI global interrupt.
  */
void DSI_IRQHandler(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DSI_IRQn 0 */

  /* USER CODE END DSI_IRQn 0 */
  HAL_DSI_IRQHandler(&hdsi);
 8002330:	4802      	ldr	r0, [pc, #8]	; (800233c <DSI_IRQHandler+0x10>)
 8002332:	f001 f906 	bl	8003542 <HAL_DSI_IRQHandler>
  /* USER CODE BEGIN DSI_IRQn 1 */

  /* USER CODE END DSI_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	200000d0 	.word	0x200000d0

08002340 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
	return 1;
 8002344:	2301      	movs	r3, #1
}
 8002346:	4618      	mov	r0, r3
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <_kill>:

int _kill(int pid, int sig)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800235a:	f005 f867 	bl	800742c <__errno>
 800235e:	4603      	mov	r3, r0
 8002360:	2216      	movs	r2, #22
 8002362:	601a      	str	r2, [r3, #0]
	return -1;
 8002364:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002368:	4618      	mov	r0, r3
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <_exit>:

void _exit (int status)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002378:	f04f 31ff 	mov.w	r1, #4294967295
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7ff ffe7 	bl	8002350 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002382:	e7fe      	b.n	8002382 <_exit+0x12>

08002384 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	e00a      	b.n	80023ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002396:	f3af 8000 	nop.w
 800239a:	4601      	mov	r1, r0
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	1c5a      	adds	r2, r3, #1
 80023a0:	60ba      	str	r2, [r7, #8]
 80023a2:	b2ca      	uxtb	r2, r1
 80023a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	3301      	adds	r3, #1
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	697a      	ldr	r2, [r7, #20]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	dbf0      	blt.n	8002396 <_read+0x12>
	}

return len;
 80023b4:	687b      	ldr	r3, [r7, #4]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3718      	adds	r7, #24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <_close>:
	}
	return len;
}

int _close(int file)
{
 80023be:	b480      	push	{r7}
 80023c0:	b083      	sub	sp, #12
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
	return -1;
 80023c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023d6:	b480      	push	{r7}
 80023d8:	b083      	sub	sp, #12
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
 80023de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023e6:	605a      	str	r2, [r3, #4]
	return 0;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <_isatty>:

int _isatty(int file)
{
 80023f6:	b480      	push	{r7}
 80023f8:	b083      	sub	sp, #12
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
	return 1;
 80023fe:	2301      	movs	r3, #1
}
 8002400:	4618      	mov	r0, r3
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
	return 0;
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	3714      	adds	r7, #20
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
	...

08002428 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b086      	sub	sp, #24
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002430:	4a14      	ldr	r2, [pc, #80]	; (8002484 <_sbrk+0x5c>)
 8002432:	4b15      	ldr	r3, [pc, #84]	; (8002488 <_sbrk+0x60>)
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800243c:	4b13      	ldr	r3, [pc, #76]	; (800248c <_sbrk+0x64>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d102      	bne.n	800244a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002444:	4b11      	ldr	r3, [pc, #68]	; (800248c <_sbrk+0x64>)
 8002446:	4a12      	ldr	r2, [pc, #72]	; (8002490 <_sbrk+0x68>)
 8002448:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800244a:	4b10      	ldr	r3, [pc, #64]	; (800248c <_sbrk+0x64>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4413      	add	r3, r2
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	429a      	cmp	r2, r3
 8002456:	d207      	bcs.n	8002468 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002458:	f004 ffe8 	bl	800742c <__errno>
 800245c:	4603      	mov	r3, r0
 800245e:	220c      	movs	r2, #12
 8002460:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002462:	f04f 33ff 	mov.w	r3, #4294967295
 8002466:	e009      	b.n	800247c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002468:	4b08      	ldr	r3, [pc, #32]	; (800248c <_sbrk+0x64>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800246e:	4b07      	ldr	r3, [pc, #28]	; (800248c <_sbrk+0x64>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	4a05      	ldr	r2, [pc, #20]	; (800248c <_sbrk+0x64>)
 8002478:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800247a:	68fb      	ldr	r3, [r7, #12]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3718      	adds	r7, #24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	20050000 	.word	0x20050000
 8002488:	00000400 	.word	0x00000400
 800248c:	200001e0 	.word	0x200001e0
 8002490:	20000460 	.word	0x20000460

08002494 <_write>:

volatile bool cmd_ready = false;
char cmd_buf[UART_BUF_SIZE];

int _write(int file, char *ptr, int len)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	f04f 33ff 	mov.w	r3, #4294967295
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	4804      	ldr	r0, [pc, #16]	; (80024bc <_write+0x28>)
 80024ac:	f003 fe76 	bl	800619c <HAL_UART_Transmit>
  return len;
 80024b0:	687b      	ldr	r3, [r7, #4]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	200003e8 	.word	0x200003e8

080024c0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80024c4:	4b16      	ldr	r3, [pc, #88]	; (8002520 <MX_USART3_UART_Init+0x60>)
 80024c6:	4a17      	ldr	r2, [pc, #92]	; (8002524 <MX_USART3_UART_Init+0x64>)
 80024c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80024ca:	4b15      	ldr	r3, [pc, #84]	; (8002520 <MX_USART3_UART_Init+0x60>)
 80024cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024d2:	4b13      	ldr	r3, [pc, #76]	; (8002520 <MX_USART3_UART_Init+0x60>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024d8:	4b11      	ldr	r3, [pc, #68]	; (8002520 <MX_USART3_UART_Init+0x60>)
 80024da:	2200      	movs	r2, #0
 80024dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024de:	4b10      	ldr	r3, [pc, #64]	; (8002520 <MX_USART3_UART_Init+0x60>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024e4:	4b0e      	ldr	r3, [pc, #56]	; (8002520 <MX_USART3_UART_Init+0x60>)
 80024e6:	220c      	movs	r2, #12
 80024e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024ea:	4b0d      	ldr	r3, [pc, #52]	; (8002520 <MX_USART3_UART_Init+0x60>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024f0:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <MX_USART3_UART_Init+0x60>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024f6:	480a      	ldr	r0, [pc, #40]	; (8002520 <MX_USART3_UART_Init+0x60>)
 80024f8:	f003 fe03 	bl	8006102 <HAL_UART_Init>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002502:	f7ff fc9b 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  HAL_UART_Receive_IT(&huart3, &uart3_rx_buf[uart3_rx_idx], 1);
 8002506:	4b08      	ldr	r3, [pc, #32]	; (8002528 <MX_USART3_UART_Init+0x68>)
 8002508:	881b      	ldrh	r3, [r3, #0]
 800250a:	b29b      	uxth	r3, r3
 800250c:	461a      	mov	r2, r3
 800250e:	4b07      	ldr	r3, [pc, #28]	; (800252c <MX_USART3_UART_Init+0x6c>)
 8002510:	4413      	add	r3, r2
 8002512:	2201      	movs	r2, #1
 8002514:	4619      	mov	r1, r3
 8002516:	4802      	ldr	r0, [pc, #8]	; (8002520 <MX_USART3_UART_Init+0x60>)
 8002518:	f003 fed2 	bl	80062c0 <HAL_UART_Receive_IT>
  /* USER CODE END USART3_Init 2 */

}
 800251c:	bf00      	nop
 800251e:	bd80      	pop	{r7, pc}
 8002520:	200003e8 	.word	0x200003e8
 8002524:	40004800 	.word	0x40004800
 8002528:	200002e4 	.word	0x200002e4
 800252c:	200001e4 	.word	0x200001e4

08002530 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08a      	sub	sp, #40	; 0x28
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002538:	f107 0314 	add.w	r3, r7, #20
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	609a      	str	r2, [r3, #8]
 8002544:	60da      	str	r2, [r3, #12]
 8002546:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a1d      	ldr	r2, [pc, #116]	; (80025c4 <HAL_UART_MspInit+0x94>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d134      	bne.n	80025bc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	613b      	str	r3, [r7, #16]
 8002556:	4b1c      	ldr	r3, [pc, #112]	; (80025c8 <HAL_UART_MspInit+0x98>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	4a1b      	ldr	r2, [pc, #108]	; (80025c8 <HAL_UART_MspInit+0x98>)
 800255c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002560:	6413      	str	r3, [r2, #64]	; 0x40
 8002562:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <HAL_UART_MspInit+0x98>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	4b15      	ldr	r3, [pc, #84]	; (80025c8 <HAL_UART_MspInit+0x98>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	4a14      	ldr	r2, [pc, #80]	; (80025c8 <HAL_UART_MspInit+0x98>)
 8002578:	f043 0302 	orr.w	r3, r3, #2
 800257c:	6313      	str	r3, [r2, #48]	; 0x30
 800257e:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <HAL_UART_MspInit+0x98>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800258a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800258e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002590:	2302      	movs	r3, #2
 8002592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002594:	2300      	movs	r3, #0
 8002596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002598:	2303      	movs	r3, #3
 800259a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800259c:	2307      	movs	r3, #7
 800259e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a0:	f107 0314 	add.w	r3, r7, #20
 80025a4:	4619      	mov	r1, r3
 80025a6:	4809      	ldr	r0, [pc, #36]	; (80025cc <HAL_UART_MspInit+0x9c>)
 80025a8:	f002 f8a0 	bl	80046ec <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80025ac:	2200      	movs	r2, #0
 80025ae:	2100      	movs	r1, #0
 80025b0:	2027      	movs	r0, #39	; 0x27
 80025b2:	f000 fa52 	bl	8002a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80025b6:	2027      	movs	r0, #39	; 0x27
 80025b8:	f000 fa6b 	bl	8002a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80025bc:	bf00      	nop
 80025be:	3728      	adds	r7, #40	; 0x28
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	40004800 	.word	0x40004800
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40020400 	.word	0x40020400

080025d0 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a37      	ldr	r2, [pc, #220]	; (80026bc <HAL_UART_RxCpltCallback+0xec>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d167      	bne.n	80026b2 <HAL_UART_RxCpltCallback+0xe2>
  {
    {
      if (uart3_rx_buf[uart3_rx_idx] == '\n' || uart3_rx_buf[uart3_rx_idx] == '\r')
 80025e2:	4b37      	ldr	r3, [pc, #220]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 80025e4:	881b      	ldrh	r3, [r3, #0]
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	461a      	mov	r2, r3
 80025ea:	4b36      	ldr	r3, [pc, #216]	; (80026c4 <HAL_UART_RxCpltCallback+0xf4>)
 80025ec:	5c9b      	ldrb	r3, [r3, r2]
 80025ee:	2b0a      	cmp	r3, #10
 80025f0:	d007      	beq.n	8002602 <HAL_UART_RxCpltCallback+0x32>
 80025f2:	4b33      	ldr	r3, [pc, #204]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 80025f4:	881b      	ldrh	r3, [r3, #0]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	461a      	mov	r2, r3
 80025fa:	4b32      	ldr	r3, [pc, #200]	; (80026c4 <HAL_UART_RxCpltCallback+0xf4>)
 80025fc:	5c9b      	ldrb	r3, [r3, r2]
 80025fe:	2b0d      	cmp	r3, #13
 8002600:	d111      	bne.n	8002626 <HAL_UART_RxCpltCallback+0x56>
      {
        uart3_rx_buf[uart3_rx_idx] = '\0';
 8002602:	4b2f      	ldr	r3, [pc, #188]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 8002604:	881b      	ldrh	r3, [r3, #0]
 8002606:	b29b      	uxth	r3, r3
 8002608:	461a      	mov	r2, r3
 800260a:	4b2e      	ldr	r3, [pc, #184]	; (80026c4 <HAL_UART_RxCpltCallback+0xf4>)
 800260c:	2100      	movs	r1, #0
 800260e:	5499      	strb	r1, [r3, r2]
        uart3_rx_idx = 0;
 8002610:	4b2b      	ldr	r3, [pc, #172]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 8002612:	2200      	movs	r2, #0
 8002614:	801a      	strh	r2, [r3, #0]
        
        cmd_ready = true;
 8002616:	4b2c      	ldr	r3, [pc, #176]	; (80026c8 <HAL_UART_RxCpltCallback+0xf8>)
 8002618:	2201      	movs	r2, #1
 800261a:	701a      	strb	r2, [r3, #0]
        strcpy(cmd_buf, (char*)uart3_rx_buf);
 800261c:	4929      	ldr	r1, [pc, #164]	; (80026c4 <HAL_UART_RxCpltCallback+0xf4>)
 800261e:	482b      	ldr	r0, [pc, #172]	; (80026cc <HAL_UART_RxCpltCallback+0xfc>)
 8002620:	f004 ffc4 	bl	80075ac <strcpy>
 8002624:	e03a      	b.n	800269c <HAL_UART_RxCpltCallback+0xcc>
      }
      else if (uart3_rx_buf[uart3_rx_idx] == '\b')
 8002626:	4b26      	ldr	r3, [pc, #152]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 8002628:	881b      	ldrh	r3, [r3, #0]
 800262a:	b29b      	uxth	r3, r3
 800262c:	461a      	mov	r2, r3
 800262e:	4b25      	ldr	r3, [pc, #148]	; (80026c4 <HAL_UART_RxCpltCallback+0xf4>)
 8002630:	5c9b      	ldrb	r3, [r3, r2]
 8002632:	2b08      	cmp	r3, #8
 8002634:	d11a      	bne.n	800266c <HAL_UART_RxCpltCallback+0x9c>
      {
        uart3_rx_buf[uart3_rx_idx] = '\0';
 8002636:	4b22      	ldr	r3, [pc, #136]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 8002638:	881b      	ldrh	r3, [r3, #0]
 800263a:	b29b      	uxth	r3, r3
 800263c:	461a      	mov	r2, r3
 800263e:	4b21      	ldr	r3, [pc, #132]	; (80026c4 <HAL_UART_RxCpltCallback+0xf4>)
 8002640:	2100      	movs	r1, #0
 8002642:	5499      	strb	r1, [r3, r2]
        // printf("\b \b");
        HAL_UART_Transmit(&huart3, (uint8_t*)BACK_SPACE, 3, HAL_MAX_DELAY);
 8002644:	f04f 33ff 	mov.w	r3, #4294967295
 8002648:	2203      	movs	r2, #3
 800264a:	4921      	ldr	r1, [pc, #132]	; (80026d0 <HAL_UART_RxCpltCallback+0x100>)
 800264c:	4821      	ldr	r0, [pc, #132]	; (80026d4 <HAL_UART_RxCpltCallback+0x104>)
 800264e:	f003 fda5 	bl	800619c <HAL_UART_Transmit>
        uart3_rx_idx = (uart3_rx_idx - 1) % UART_BUF_SIZE;
 8002652:	4b1b      	ldr	r3, [pc, #108]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 8002654:	881b      	ldrh	r3, [r3, #0]
 8002656:	b29b      	uxth	r3, r3
 8002658:	3b01      	subs	r3, #1
 800265a:	425a      	negs	r2, r3
 800265c:	b2db      	uxtb	r3, r3
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	bf58      	it	pl
 8002662:	4253      	negpl	r3, r2
 8002664:	b29a      	uxth	r2, r3
 8002666:	4b16      	ldr	r3, [pc, #88]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 8002668:	801a      	strh	r2, [r3, #0]
 800266a:	e017      	b.n	800269c <HAL_UART_RxCpltCallback+0xcc>
      }
      else
      {
        HAL_UART_Transmit(&huart3, &uart3_rx_buf[uart3_rx_idx], 1, HAL_MAX_DELAY);
 800266c:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 800266e:	881b      	ldrh	r3, [r3, #0]
 8002670:	b29b      	uxth	r3, r3
 8002672:	461a      	mov	r2, r3
 8002674:	4b13      	ldr	r3, [pc, #76]	; (80026c4 <HAL_UART_RxCpltCallback+0xf4>)
 8002676:	18d1      	adds	r1, r2, r3
 8002678:	f04f 33ff 	mov.w	r3, #4294967295
 800267c:	2201      	movs	r2, #1
 800267e:	4815      	ldr	r0, [pc, #84]	; (80026d4 <HAL_UART_RxCpltCallback+0x104>)
 8002680:	f003 fd8c 	bl	800619c <HAL_UART_Transmit>
        // printf("%c", &uart3_rx_buf[uart3_rx_idx]);
        uart3_rx_idx = (uart3_rx_idx + 1) % UART_BUF_SIZE;
 8002684:	4b0e      	ldr	r3, [pc, #56]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 8002686:	881b      	ldrh	r3, [r3, #0]
 8002688:	b29b      	uxth	r3, r3
 800268a:	3301      	adds	r3, #1
 800268c:	425a      	negs	r2, r3
 800268e:	b2db      	uxtb	r3, r3
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	bf58      	it	pl
 8002694:	4253      	negpl	r3, r2
 8002696:	b29a      	uxth	r2, r3
 8002698:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 800269a:	801a      	strh	r2, [r3, #0]
      }
      HAL_UART_Receive_IT(&huart3, &uart3_rx_buf[uart3_rx_idx], 1);
 800269c:	4b08      	ldr	r3, [pc, #32]	; (80026c0 <HAL_UART_RxCpltCallback+0xf0>)
 800269e:	881b      	ldrh	r3, [r3, #0]
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	461a      	mov	r2, r3
 80026a4:	4b07      	ldr	r3, [pc, #28]	; (80026c4 <HAL_UART_RxCpltCallback+0xf4>)
 80026a6:	4413      	add	r3, r2
 80026a8:	2201      	movs	r2, #1
 80026aa:	4619      	mov	r1, r3
 80026ac:	4809      	ldr	r0, [pc, #36]	; (80026d4 <HAL_UART_RxCpltCallback+0x104>)
 80026ae:	f003 fe07 	bl	80062c0 <HAL_UART_Receive_IT>
    } 
  }
}
 80026b2:	bf00      	nop
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40004800 	.word	0x40004800
 80026c0:	200002e4 	.word	0x200002e4
 80026c4:	200001e4 	.word	0x200001e4
 80026c8:	200002e6 	.word	0x200002e6
 80026cc:	200002e8 	.word	0x200002e8
 80026d0:	08008aac 	.word	0x08008aac
 80026d4:	200003e8 	.word	0x200003e8

080026d8 <uart_check_cmd_recv>:

void uart_check_cmd_recv(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  if (cmd_ready)
 80026dc:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <uart_check_cmd_recv+0x20>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d005      	beq.n	80026f2 <uart_check_cmd_recv+0x1a>
  {
    cmd_ready = false;
 80026e6:	4b04      	ldr	r3, [pc, #16]	; (80026f8 <uart_check_cmd_recv+0x20>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	701a      	strb	r2, [r3, #0]
    cli_process(cmd_buf);
 80026ec:	4803      	ldr	r0, [pc, #12]	; (80026fc <uart_check_cmd_recv+0x24>)
 80026ee:	f7fe fa19 	bl	8000b24 <cli_process>
  }
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	200002e6 	.word	0x200002e6
 80026fc:	200002e8 	.word	0x200002e8

08002700 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002700:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002738 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002704:	480d      	ldr	r0, [pc, #52]	; (800273c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002706:	490e      	ldr	r1, [pc, #56]	; (8002740 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002708:	4a0e      	ldr	r2, [pc, #56]	; (8002744 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800270a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800270c:	e002      	b.n	8002714 <LoopCopyDataInit>

0800270e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800270e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002712:	3304      	adds	r3, #4

08002714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002718:	d3f9      	bcc.n	800270e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800271a:	4a0b      	ldr	r2, [pc, #44]	; (8002748 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800271c:	4c0b      	ldr	r4, [pc, #44]	; (800274c <LoopFillZerobss+0x26>)
  movs r3, #0
 800271e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002720:	e001      	b.n	8002726 <LoopFillZerobss>

08002722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002724:	3204      	adds	r2, #4

08002726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002728:	d3fb      	bcc.n	8002722 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800272a:	f000 f813 	bl	8002754 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800272e:	f004 fe83 	bl	8007438 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002732:	f7ff faed 	bl	8001d10 <main>
  bx  lr    
 8002736:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002738:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800273c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002740:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002744:	0809ed54 	.word	0x0809ed54
  ldr r2, =_sbss
 8002748:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800274c:	20000460 	.word	0x20000460

08002750 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002750:	e7fe      	b.n	8002750 <ADC_IRQHandler>
	...

08002754 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002758:	4b06      	ldr	r3, [pc, #24]	; (8002774 <SystemInit+0x20>)
 800275a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800275e:	4a05      	ldr	r2, [pc, #20]	; (8002774 <SystemInit+0x20>)
 8002760:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002764:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002768:	bf00      	nop
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	e000ed00 	.word	0xe000ed00

08002778 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800277c:	4b0e      	ldr	r3, [pc, #56]	; (80027b8 <HAL_Init+0x40>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a0d      	ldr	r2, [pc, #52]	; (80027b8 <HAL_Init+0x40>)
 8002782:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002786:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002788:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <HAL_Init+0x40>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a0a      	ldr	r2, [pc, #40]	; (80027b8 <HAL_Init+0x40>)
 800278e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002792:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002794:	4b08      	ldr	r3, [pc, #32]	; (80027b8 <HAL_Init+0x40>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a07      	ldr	r2, [pc, #28]	; (80027b8 <HAL_Init+0x40>)
 800279a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800279e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027a0:	2003      	movs	r0, #3
 80027a2:	f000 f94f 	bl	8002a44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027a6:	2000      	movs	r0, #0
 80027a8:	f000 f808 	bl	80027bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027ac:	f7ff fd44 	bl	8002238 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40023c00 	.word	0x40023c00

080027bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027c4:	4b12      	ldr	r3, [pc, #72]	; (8002810 <HAL_InitTick+0x54>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <HAL_InitTick+0x58>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	4619      	mov	r1, r3
 80027ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80027d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027da:	4618      	mov	r0, r3
 80027dc:	f000 f967 	bl	8002aae <HAL_SYSTICK_Config>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e00e      	b.n	8002808 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2b0f      	cmp	r3, #15
 80027ee:	d80a      	bhi.n	8002806 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027f0:	2200      	movs	r2, #0
 80027f2:	6879      	ldr	r1, [r7, #4]
 80027f4:	f04f 30ff 	mov.w	r0, #4294967295
 80027f8:	f000 f92f 	bl	8002a5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027fc:	4a06      	ldr	r2, [pc, #24]	; (8002818 <HAL_InitTick+0x5c>)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002802:	2300      	movs	r3, #0
 8002804:	e000      	b.n	8002808 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
}
 8002808:	4618      	mov	r0, r3
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	20000004 	.word	0x20000004
 8002814:	2000000c 	.word	0x2000000c
 8002818:	20000008 	.word	0x20000008

0800281c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002820:	4b06      	ldr	r3, [pc, #24]	; (800283c <HAL_IncTick+0x20>)
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	461a      	mov	r2, r3
 8002826:	4b06      	ldr	r3, [pc, #24]	; (8002840 <HAL_IncTick+0x24>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4413      	add	r3, r2
 800282c:	4a04      	ldr	r2, [pc, #16]	; (8002840 <HAL_IncTick+0x24>)
 800282e:	6013      	str	r3, [r2, #0]
}
 8002830:	bf00      	nop
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	2000000c 	.word	0x2000000c
 8002840:	2000042c 	.word	0x2000042c

08002844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  return uwTick;
 8002848:	4b03      	ldr	r3, [pc, #12]	; (8002858 <HAL_GetTick+0x14>)
 800284a:	681b      	ldr	r3, [r3, #0]
}
 800284c:	4618      	mov	r0, r3
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	2000042c 	.word	0x2000042c

0800285c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002864:	f7ff ffee 	bl	8002844 <HAL_GetTick>
 8002868:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002874:	d005      	beq.n	8002882 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002876:	4b0a      	ldr	r3, [pc, #40]	; (80028a0 <HAL_Delay+0x44>)
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	461a      	mov	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4413      	add	r3, r2
 8002880:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002882:	bf00      	nop
 8002884:	f7ff ffde 	bl	8002844 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	429a      	cmp	r2, r3
 8002892:	d8f7      	bhi.n	8002884 <HAL_Delay+0x28>
  {
  }
}
 8002894:	bf00      	nop
 8002896:	bf00      	nop
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	2000000c 	.word	0x2000000c

080028a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f003 0307 	and.w	r3, r3, #7
 80028b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028b4:	4b0c      	ldr	r3, [pc, #48]	; (80028e8 <__NVIC_SetPriorityGrouping+0x44>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028c0:	4013      	ands	r3, r2
 80028c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028d6:	4a04      	ldr	r2, [pc, #16]	; (80028e8 <__NVIC_SetPriorityGrouping+0x44>)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	60d3      	str	r3, [r2, #12]
}
 80028dc:	bf00      	nop
 80028de:	3714      	adds	r7, #20
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	e000ed00 	.word	0xe000ed00

080028ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028f0:	4b04      	ldr	r3, [pc, #16]	; (8002904 <__NVIC_GetPriorityGrouping+0x18>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	0a1b      	lsrs	r3, r3, #8
 80028f6:	f003 0307 	and.w	r3, r3, #7
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	e000ed00 	.word	0xe000ed00

08002908 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002916:	2b00      	cmp	r3, #0
 8002918:	db0b      	blt.n	8002932 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800291a:	79fb      	ldrb	r3, [r7, #7]
 800291c:	f003 021f 	and.w	r2, r3, #31
 8002920:	4907      	ldr	r1, [pc, #28]	; (8002940 <__NVIC_EnableIRQ+0x38>)
 8002922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002926:	095b      	lsrs	r3, r3, #5
 8002928:	2001      	movs	r0, #1
 800292a:	fa00 f202 	lsl.w	r2, r0, r2
 800292e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	e000e100 	.word	0xe000e100

08002944 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	6039      	str	r1, [r7, #0]
 800294e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002954:	2b00      	cmp	r3, #0
 8002956:	db0a      	blt.n	800296e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	b2da      	uxtb	r2, r3
 800295c:	490c      	ldr	r1, [pc, #48]	; (8002990 <__NVIC_SetPriority+0x4c>)
 800295e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002962:	0112      	lsls	r2, r2, #4
 8002964:	b2d2      	uxtb	r2, r2
 8002966:	440b      	add	r3, r1
 8002968:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800296c:	e00a      	b.n	8002984 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	b2da      	uxtb	r2, r3
 8002972:	4908      	ldr	r1, [pc, #32]	; (8002994 <__NVIC_SetPriority+0x50>)
 8002974:	79fb      	ldrb	r3, [r7, #7]
 8002976:	f003 030f 	and.w	r3, r3, #15
 800297a:	3b04      	subs	r3, #4
 800297c:	0112      	lsls	r2, r2, #4
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	440b      	add	r3, r1
 8002982:	761a      	strb	r2, [r3, #24]
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	e000e100 	.word	0xe000e100
 8002994:	e000ed00 	.word	0xe000ed00

08002998 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002998:	b480      	push	{r7}
 800299a:	b089      	sub	sp, #36	; 0x24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f003 0307 	and.w	r3, r3, #7
 80029aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	f1c3 0307 	rsb	r3, r3, #7
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	bf28      	it	cs
 80029b6:	2304      	movcs	r3, #4
 80029b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	3304      	adds	r3, #4
 80029be:	2b06      	cmp	r3, #6
 80029c0:	d902      	bls.n	80029c8 <NVIC_EncodePriority+0x30>
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	3b03      	subs	r3, #3
 80029c6:	e000      	b.n	80029ca <NVIC_EncodePriority+0x32>
 80029c8:	2300      	movs	r3, #0
 80029ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029cc:	f04f 32ff 	mov.w	r2, #4294967295
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43da      	mvns	r2, r3
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	401a      	ands	r2, r3
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029e0:	f04f 31ff 	mov.w	r1, #4294967295
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ea:	43d9      	mvns	r1, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f0:	4313      	orrs	r3, r2
         );
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3724      	adds	r7, #36	; 0x24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
	...

08002a00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a10:	d301      	bcc.n	8002a16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a12:	2301      	movs	r3, #1
 8002a14:	e00f      	b.n	8002a36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a16:	4a0a      	ldr	r2, [pc, #40]	; (8002a40 <SysTick_Config+0x40>)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a1e:	210f      	movs	r1, #15
 8002a20:	f04f 30ff 	mov.w	r0, #4294967295
 8002a24:	f7ff ff8e 	bl	8002944 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a28:	4b05      	ldr	r3, [pc, #20]	; (8002a40 <SysTick_Config+0x40>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a2e:	4b04      	ldr	r3, [pc, #16]	; (8002a40 <SysTick_Config+0x40>)
 8002a30:	2207      	movs	r2, #7
 8002a32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	e000e010 	.word	0xe000e010

08002a44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f7ff ff29 	bl	80028a4 <__NVIC_SetPriorityGrouping>
}
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b086      	sub	sp, #24
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	4603      	mov	r3, r0
 8002a62:	60b9      	str	r1, [r7, #8]
 8002a64:	607a      	str	r2, [r7, #4]
 8002a66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a6c:	f7ff ff3e 	bl	80028ec <__NVIC_GetPriorityGrouping>
 8002a70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	68b9      	ldr	r1, [r7, #8]
 8002a76:	6978      	ldr	r0, [r7, #20]
 8002a78:	f7ff ff8e 	bl	8002998 <NVIC_EncodePriority>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a82:	4611      	mov	r1, r2
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff5d 	bl	8002944 <__NVIC_SetPriority>
}
 8002a8a:	bf00      	nop
 8002a8c:	3718      	adds	r7, #24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b082      	sub	sp, #8
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	4603      	mov	r3, r0
 8002a9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff ff31 	bl	8002908 <__NVIC_EnableIRQ>
}
 8002aa6:	bf00      	nop
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b082      	sub	sp, #8
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7ff ffa2 	bl	8002a00 <SysTick_Config>
 8002abc:	4603      	mov	r3, r0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b084      	sub	sp, #16
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ad4:	f7ff feb6 	bl	8002844 <HAL_GetTick>
 8002ad8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d008      	beq.n	8002af8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2280      	movs	r2, #128	; 0x80
 8002aea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e052      	b.n	8002b9e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f022 0216 	bic.w	r2, r2, #22
 8002b06:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	695a      	ldr	r2, [r3, #20]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b16:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d103      	bne.n	8002b28 <HAL_DMA_Abort+0x62>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d007      	beq.n	8002b38 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0208 	bic.w	r2, r2, #8
 8002b36:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 0201 	bic.w	r2, r2, #1
 8002b46:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b48:	e013      	b.n	8002b72 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b4a:	f7ff fe7b 	bl	8002844 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	2b05      	cmp	r3, #5
 8002b56:	d90c      	bls.n	8002b72 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2203      	movs	r2, #3
 8002b62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e015      	b.n	8002b9e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1e4      	bne.n	8002b4a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b84:	223f      	movs	r2, #63	; 0x3f
 8002b86:	409a      	lsls	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b083      	sub	sp, #12
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d004      	beq.n	8002bc4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2280      	movs	r2, #128	; 0x80
 8002bbe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e00c      	b.n	8002bde <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2205      	movs	r2, #5
 8002bc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f022 0201 	bic.w	r2, r2, #1
 8002bda:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b082      	sub	sp, #8
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d101      	bne.n	8002bfc <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e03b      	b.n	8002c74 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d106      	bne.n	8002c16 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f7fe f855 	bl	8000cc0 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2202      	movs	r2, #2
 8002c1a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c3a:	f023 0107 	bic.w	r1, r3, #7
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	689a      	ldr	r2, [r3, #8]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	430a      	orrs	r2, r1
 8002c48:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c50:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002c54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	68d1      	ldr	r1, [r2, #12]
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	6812      	ldr	r2, [r2, #0]
 8002c60:	430b      	orrs	r3, r1
 8002c62:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af02      	add	r7, sp, #8
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
 8002c88:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d101      	bne.n	8002c98 <HAL_DMA2D_Start+0x1c>
 8002c94:	2302      	movs	r3, #2
 8002c96:	e018      	b.n	8002cca <HAL_DMA2D_Start+0x4e>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2202      	movs	r2, #2
 8002ca4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	68b9      	ldr	r1, [r7, #8]
 8002cb2:	68f8      	ldr	r0, [r7, #12]
 8002cb4:	f000 f988 	bl	8002fc8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0201 	orr.w	r2, r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b086      	sub	sp, #24
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
 8002cda:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d056      	beq.n	8002d9c <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002cee:	f7ff fda9 	bl	8002844 <HAL_GetTick>
 8002cf2:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002cf4:	e04b      	b.n	8002d8e <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d023      	beq.n	8002d50 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f003 0320 	and.w	r3, r3, #32
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d005      	beq.n	8002d1e <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d16:	f043 0202 	orr.w	r2, r3, #2
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d005      	beq.n	8002d34 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d2c:	f043 0201 	orr.w	r2, r3, #1
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2221      	movs	r2, #33	; 0x21
 8002d3a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2204      	movs	r2, #4
 8002d40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e0a5      	b.n	8002e9c <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d56:	d01a      	beq.n	8002d8e <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d58:	f7ff fd74 	bl	8002844 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d302      	bcc.n	8002d6e <HAL_DMA2D_PollForTransfer+0x9c>
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10f      	bne.n	8002d8e <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d72:	f043 0220 	orr.w	r2, r3, #32
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e086      	b.n	8002e9c <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f003 0302 	and.w	r3, r3, #2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d0ac      	beq.n	8002cf6 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	f003 0320 	and.w	r3, r3, #32
 8002da6:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dae:	f003 0320 	and.w	r3, r3, #32
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d061      	beq.n	8002e82 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002dbe:	f7ff fd41 	bl	8002844 <HAL_GetTick>
 8002dc2:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002dc4:	e056      	b.n	8002e74 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d02e      	beq.n	8002e36 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d005      	beq.n	8002dee <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002de6:	f043 0204 	orr.w	r2, r3, #4
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f003 0320 	and.w	r3, r3, #32
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d005      	beq.n	8002e04 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dfc:	f043 0202 	orr.w	r2, r3, #2
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d005      	beq.n	8002e1a <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e12:	f043 0201 	orr.w	r2, r3, #1
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2229      	movs	r2, #41	; 0x29
 8002e20:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2204      	movs	r2, #4
 8002e26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e032      	b.n	8002e9c <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e3c:	d01a      	beq.n	8002e74 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e3e:	f7ff fd01 	bl	8002844 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d302      	bcc.n	8002e54 <HAL_DMA2D_PollForTransfer+0x182>
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d10f      	bne.n	8002e74 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e58:	f043 0220 	orr.w	r2, r3, #32
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2203      	movs	r2, #3
 8002e64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e013      	b.n	8002e9c <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f003 0310 	and.w	r3, r3, #16
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0a1      	beq.n	8002dc6 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2212      	movs	r2, #18
 8002e88:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b087      	sub	sp, #28
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d101      	bne.n	8002ec4 <HAL_DMA2D_ConfigLayer+0x20>
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	e079      	b.n	8002fb8 <HAL_DMA2D_ConfigLayer+0x114>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2202      	movs	r2, #2
 8002ed0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	011b      	lsls	r3, r3, #4
 8002ed8:	3318      	adds	r3, #24
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	4413      	add	r3, r2
 8002ede:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	685a      	ldr	r2, [r3, #4]
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	041b      	lsls	r3, r3, #16
 8002eea:	4313      	orrs	r3, r2
 8002eec:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002eee:	4b35      	ldr	r3, [pc, #212]	; (8002fc4 <HAL_DMA2D_ConfigLayer+0x120>)
 8002ef0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b0a      	cmp	r3, #10
 8002ef8:	d003      	beq.n	8002f02 <HAL_DMA2D_ConfigLayer+0x5e>
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	2b09      	cmp	r3, #9
 8002f00:	d107      	bne.n	8002f12 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	617b      	str	r3, [r7, #20]
 8002f10:	e005      	b.n	8002f1e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	061b      	lsls	r3, r3, #24
 8002f18:	697a      	ldr	r2, [r7, #20]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d120      	bne.n	8002f66 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	ea02 0103 	and.w	r1, r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	6812      	ldr	r2, [r2, #0]
 8002f44:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b0a      	cmp	r3, #10
 8002f4c:	d003      	beq.n	8002f56 <HAL_DMA2D_ConfigLayer+0xb2>
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b09      	cmp	r3, #9
 8002f54:	d127      	bne.n	8002fa6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	68da      	ldr	r2, [r3, #12]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002f62:	629a      	str	r2, [r3, #40]	; 0x28
 8002f64:	e01f      	b.n	8002fa6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	69da      	ldr	r2, [r3, #28]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	ea02 0103 	and.w	r1, r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	697a      	ldr	r2, [r7, #20]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	6812      	ldr	r2, [r2, #0]
 8002f86:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	2b0a      	cmp	r3, #10
 8002f8e:	d003      	beq.n	8002f98 <HAL_DMA2D_ConfigLayer+0xf4>
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	2b09      	cmp	r3, #9
 8002f96:	d106      	bne.n	8002fa6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002fa4:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	371c      	adds	r7, #28
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	ff03000f 	.word	0xff03000f

08002fc8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b08b      	sub	sp, #44	; 0x2c
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
 8002fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fdc:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	041a      	lsls	r2, r3, #16
 8002fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	430a      	orrs	r2, r1
 8002fee:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003000:	d174      	bne.n	80030ec <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003008:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003010:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003018:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	b2db      	uxtb	r3, r3
 800301e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d108      	bne.n	800303a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	431a      	orrs	r2, r3
 800302e:	6a3b      	ldr	r3, [r7, #32]
 8003030:	4313      	orrs	r3, r2
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	4313      	orrs	r3, r2
 8003036:	627b      	str	r3, [r7, #36]	; 0x24
 8003038:	e053      	b.n	80030e2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d106      	bne.n	8003050 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	4313      	orrs	r3, r2
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	4313      	orrs	r3, r2
 800304c:	627b      	str	r3, [r7, #36]	; 0x24
 800304e:	e048      	b.n	80030e2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	2b02      	cmp	r3, #2
 8003056:	d111      	bne.n	800307c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	0cdb      	lsrs	r3, r3, #19
 800305c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	0a9b      	lsrs	r3, r3, #10
 8003062:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	08db      	lsrs	r3, r3, #3
 8003068:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	015a      	lsls	r2, r3, #5
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	02db      	lsls	r3, r3, #11
 8003072:	4313      	orrs	r3, r2
 8003074:	697a      	ldr	r2, [r7, #20]
 8003076:	4313      	orrs	r3, r2
 8003078:	627b      	str	r3, [r7, #36]	; 0x24
 800307a:	e032      	b.n	80030e2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	2b03      	cmp	r3, #3
 8003082:	d117      	bne.n	80030b4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003084:	6a3b      	ldr	r3, [r7, #32]
 8003086:	0fdb      	lsrs	r3, r3, #31
 8003088:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	0cdb      	lsrs	r3, r3, #19
 800308e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	0adb      	lsrs	r3, r3, #11
 8003094:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	08db      	lsrs	r3, r3, #3
 800309a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	015a      	lsls	r2, r3, #5
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	029b      	lsls	r3, r3, #10
 80030a4:	431a      	orrs	r2, r3
 80030a6:	6a3b      	ldr	r3, [r7, #32]
 80030a8:	03db      	lsls	r3, r3, #15
 80030aa:	4313      	orrs	r3, r2
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	627b      	str	r3, [r7, #36]	; 0x24
 80030b2:	e016      	b.n	80030e2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80030b4:	6a3b      	ldr	r3, [r7, #32]
 80030b6:	0f1b      	lsrs	r3, r3, #28
 80030b8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	0d1b      	lsrs	r3, r3, #20
 80030be:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	0b1b      	lsrs	r3, r3, #12
 80030c4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	091b      	lsrs	r3, r3, #4
 80030ca:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	011a      	lsls	r2, r3, #4
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	021b      	lsls	r3, r3, #8
 80030d4:	431a      	orrs	r2, r3
 80030d6:	6a3b      	ldr	r3, [r7, #32]
 80030d8:	031b      	lsls	r3, r3, #12
 80030da:	4313      	orrs	r3, r2
 80030dc:	697a      	ldr	r2, [r7, #20]
 80030de:	4313      	orrs	r3, r2
 80030e0:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e8:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80030ea:	e003      	b.n	80030f4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68ba      	ldr	r2, [r7, #8]
 80030f2:	60da      	str	r2, [r3, #12]
}
 80030f4:	bf00      	nop
 80030f6:	372c      	adds	r7, #44	; 0x2c
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
 800310c:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	019a      	lsls	r2, r3, #6
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	431a      	orrs	r2, r3
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	021b      	lsls	r3, r3, #8
 800311a:	431a      	orrs	r2, r3
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	041b      	lsls	r3, r3, #16
 8003120:	431a      	orrs	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b086      	sub	sp, #24
 8003136:	af00      	add	r7, sp, #0
 8003138:	60f8      	str	r0, [r7, #12]
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	607a      	str	r2, [r7, #4]
 800313e:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003140:	f7ff fb80 	bl	8002844 <HAL_GetTick>
 8003144:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003146:	e009      	b.n	800315c <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003148:	f7ff fb7c 	bl	8002844 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003156:	d901      	bls.n	800315c <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e015      	b.n	8003188 <DSI_ShortWrite+0x56>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d0ee      	beq.n	8003148 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	019a      	lsls	r2, r3, #6
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	431a      	orrs	r2, r3
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	021b      	lsls	r3, r3, #8
 8003176:	ea42 0103 	orr.w	r1, r2, r3
 800317a:	6a3b      	ldr	r3, [r7, #32]
 800317c:	041a      	lsls	r2, r3, #16
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3718      	adds	r7, #24
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b088      	sub	sp, #32
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e10b      	b.n	80033bc <HAL_DSI_Init+0x22c>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	7c5b      	ldrb	r3, [r3, #17]
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d102      	bne.n	80031b4 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7fd fe9e 	bl	8000ef0 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2203      	movs	r2, #3
 80031b8:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 80031ba:	2300      	movs	r3, #0
 80031bc:	613b      	str	r3, [r7, #16]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80031ce:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80031da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031de:	613b      	str	r3, [r7, #16]
 80031e0:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031e2:	f7ff fb2f 	bl	8002844 <HAL_GetTick>
 80031e6:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80031e8:	e009      	b.n	80031fe <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80031ea:	f7ff fb2b 	bl	8002844 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031f8:	d901      	bls.n	80031fe <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e0de      	b.n	80033bc <HAL_DSI_Init+0x22c>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003206:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d0ed      	beq.n	80031ea <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6812      	ldr	r2, [r2, #0]
 800321a:	f423 335e 	bic.w	r3, r3, #227328	; 0x37800
 800321e:	f423 73fe 	bic.w	r3, r3, #508	; 0x1fc
 8003222:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 800323a:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8003242:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	430a      	orrs	r2, r1
 800324a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 800324e:	2300      	movs	r3, #0
 8003250:	60fb      	str	r3, [r7, #12]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f042 0201 	orr.w	r2, r2, #1
 8003262:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	60fb      	str	r3, [r7, #12]
 8003274:	68fb      	ldr	r3, [r7, #12]

  /* Requires min of 400us delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 8003276:	2001      	movs	r0, #1
 8003278:	f7ff faf0 	bl	800285c <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 800327c:	f7ff fae2 	bl	8002844 <HAL_GetTick>
 8003280:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003282:	e009      	b.n	8003298 <HAL_DSI_Init+0x108>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003284:	f7ff fade 	bl	8002844 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003292:	d901      	bls.n	8003298 <HAL_DSI_Init+0x108>
    {
      return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e091      	b.n	80033bc <HAL_DSI_Init+0x22c>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80032a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d0ed      	beq.n	8003284 <HAL_DSI_Init+0xf4>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f042 0206 	orr.w	r2, r2, #6
 80032b8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f022 0203 	bic.w	r2, r2, #3
 80032cc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	431a      	orrs	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0201 	orr.w	r2, r2, #1
 80032e6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0203 	bic.w	r2, r2, #3
 80032fa:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68da      	ldr	r2, [r3, #12]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	430a      	orrs	r2, r1
 8003310:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	689a      	ldr	r2, [r3, #8]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003322:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6899      	ldr	r1, [r3, #8]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_DSI_Init+0x1b4>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	e000      	b.n	8003346 <HAL_DSI_Init+0x1b6>
 8003344:	2301      	movs	r3, #1
 8003346:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	4a1e      	ldr	r2, [pc, #120]	; (80033c4 <HAL_DSI_Init+0x234>)
 800334c:	fb03 f202 	mul.w	r2, r3, r2
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f003 0303 	and.w	r3, r3, #3
 8003358:	409a      	lsls	r2, r3
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8003362:	fb01 f303 	mul.w	r3, r1, r3
 8003366:	fbb2 f3f3 	udiv	r3, r2, r3
 800336a:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800337c:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	430a      	orrs	r2, r1
 8003390:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2200      	movs	r2, #0
 800339a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2200      	movs	r2, #0
 80033a4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3720      	adds	r7, #32
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	003d0900 	.word	0x003d0900

080033c8 <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @arg DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	7c1b      	ldrb	r3, [r3, #16]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d101      	bne.n	80033de <HAL_DSI_ConfigErrorMonitor+0x16>
 80033da:	2302      	movs	r3, #2
 80033dc:	e0ab      	b.n	8003536 <HAL_DSI_ConfigErrorMonitor+0x16e>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00b      	beq.n	8003420 <HAL_DSI_ConfigErrorMonitor+0x58>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	6812      	ldr	r2, [r2, #0]
 8003414:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 8003418:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 800341c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b00      	cmp	r3, #0
 8003428:	d009      	beq.n	800343e <HAL_DSI_ConfigErrorMonitor+0x76>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 12f8 	orr.w	r2, r2, #2031616	; 0x1f0000
 800343a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d009      	beq.n	800345c <HAL_DSI_ConfigErrorMonitor+0x94>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f042 0201 	orr.w	r2, r2, #1
 8003458:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <HAL_DSI_ConfigErrorMonitor+0xb2>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f042 0202 	orr.w	r2, r2, #2
 8003476:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	f003 0310 	and.w	r3, r3, #16
 8003480:	2b00      	cmp	r3, #0
 8003482:	d009      	beq.n	8003498 <HAL_DSI_ConfigErrorMonitor+0xd0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f042 020c 	orr.w	r2, r2, #12
 8003494:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d009      	beq.n	80034b6 <HAL_DSI_ConfigErrorMonitor+0xee>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0210 	orr.w	r2, r2, #16
 80034b2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d009      	beq.n	80034d4 <HAL_DSI_ConfigErrorMonitor+0x10c>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f042 0220 	orr.w	r2, r2, #32
 80034d0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d009      	beq.n	80034f2 <HAL_DSI_ConfigErrorMonitor+0x12a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034ee:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d009      	beq.n	8003510 <HAL_DSI_ConfigErrorMonitor+0x148>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800350c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003516:	2b00      	cmp	r3, #0
 8003518:	d009      	beq.n	800352e <HAL_DSI_ConfigErrorMonitor+0x166>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 52f8 	orr.w	r2, r2, #7936	; 0x1f00
 800352a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <HAL_DSI_IRQHandler>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b084      	sub	sp, #16
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
  uint32_t ErrorStatus0;
  uint32_t ErrorStatus1;

  /* Tearing Effect Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00f      	beq.n	800357a <HAL_DSI_IRQHandler+0x38>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != 0U)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d007      	beq.n	800357a <HAL_DSI_IRQHandler+0x38>
    {
      /* Clear the Tearing Effect Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2201      	movs	r2, #1
 8003570:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Tearing Effect callback */
      hdsi->TearingEffectCallback(hdsi);
#else
      /*Call legacy Tearing Effect callback*/
      HAL_DSI_TearingEffectCallback(hdsi);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f8ad 	bl	80036d4 <HAL_DSI_TearingEffectCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* End of Refresh Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != 0U)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00f      	beq.n	80035aa <HAL_DSI_IRQHandler+0x68>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != 0U)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d007      	beq.n	80035aa <HAL_DSI_IRQHandler+0x68>
    {
      /* Clear the End of Refresh Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2202      	movs	r2, #2
 80035a0:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered End of refresh callback */
      hdsi->EndOfRefreshCallback(hdsi);
#else
      /*Call Legacy End of refresh callback */
      HAL_DSI_EndOfRefreshCallback(hdsi);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f89f 	bl	80036e8 <HAL_DSI_EndOfRefreshCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* Error Interrupts management ***********************************************/
  if (hdsi->ErrorMsk != 0U)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f000 808c 	beq.w	80036cc <HAL_DSI_IRQHandler+0x18a>
  {
    ErrorStatus0 = hdsi->Instance->ISR[0U];
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80035bc:	60fb      	str	r3, [r7, #12]
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	4013      	ands	r3, r2
 80035ca:	60fb      	str	r3, [r7, #12]
    ErrorStatus1 = hdsi->Instance->ISR[1U];
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80035d4:	60bb      	str	r3, [r7, #8]
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80035de:	68ba      	ldr	r2, [r7, #8]
 80035e0:	4013      	ands	r3, r2
 80035e2:	60bb      	str	r3, [r7, #8]

    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <HAL_DSI_IRQHandler+0xb6>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	f043 0201 	orr.w	r2, r3, #1
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus0 & DSI_ERROR_PHY_MASK) != 0U)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d005      	beq.n	800360e <HAL_DSI_IRQHandler+0xcc>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	f043 0202 	orr.w	r2, r3, #2
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_TX_MASK) != 0U)
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <HAL_DSI_IRQHandler+0xe2>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	f043 0204 	orr.w	r2, r3, #4
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_RX_MASK) != 0U)
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d005      	beq.n	800363a <HAL_DSI_IRQHandler+0xf8>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	f043 0208 	orr.w	r2, r3, #8
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_ECC_MASK) != 0U)
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	f003 030c 	and.w	r3, r3, #12
 8003640:	2b00      	cmp	r3, #0
 8003642:	d005      	beq.n	8003650 <HAL_DSI_IRQHandler+0x10e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	695b      	ldr	r3, [r3, #20]
 8003648:	f043 0210 	orr.w	r2, r3, #16
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_CRC_MASK) != 0U)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f003 0310 	and.w	r3, r3, #16
 8003656:	2b00      	cmp	r3, #0
 8003658:	d005      	beq.n	8003666 <HAL_DSI_IRQHandler+0x124>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	f043 0220 	orr.w	r2, r3, #32
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_PSE_MASK) != 0U)
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	f003 0320 	and.w	r3, r3, #32
 800366c:	2b00      	cmp	r3, #0
 800366e:	d005      	beq.n	800367c <HAL_DSI_IRQHandler+0x13a>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_EOT_MASK) != 0U)
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003682:	2b00      	cmp	r3, #0
 8003684:	d005      	beq.n	8003692 <HAL_DSI_IRQHandler+0x150>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_OVF_MASK) != 0U)
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003698:	2b00      	cmp	r3, #0
 800369a:	d005      	beq.n	80036a8 <HAL_DSI_IRQHandler+0x166>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_GEN_MASK) != 0U)
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d005      	beq.n	80036be <HAL_DSI_IRQHandler+0x17c>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	615a      	str	r2, [r3, #20]
    }

    /* Check only selected errors */
    if (hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d002      	beq.n	80036cc <HAL_DSI_IRQHandler+0x18a>
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Error callback */
      hdsi->ErrorCallback(hdsi);
#else
      /*Call Legacy Error callback */
      HAL_DSI_ErrorCallback(hdsi);
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f000 f818 	bl	80036fc <HAL_DSI_ErrorCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }
}
 80036cc:	bf00      	nop
 80036ce:	3710      	adds	r7, #16
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <HAL_DSI_TearingEffectCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_TearingEffectCallback(DSI_HandleTypeDef *hdsi)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_TearingEffectCallback could be implemented in the user file
   */
}
 80036dc:	bf00      	nop
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <HAL_DSI_EndOfRefreshCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_EndOfRefreshCallback(DSI_HandleTypeDef *hdsi)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_EndOfRefreshCallback could be implemented in the user file
   */
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_DSI_ErrorCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_ErrorCallback(DSI_HandleTypeDef *hdsi)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_ErrorCallback could be implemented in the user file
   */
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	7c1b      	ldrb	r3, [r3, #16]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d101      	bne.n	8003726 <HAL_DSI_SetGenericVCID+0x16>
 8003722:	2302      	movs	r3, #2
 8003724:	e016      	b.n	8003754 <HAL_DSI_SetGenericVCID+0x44>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f022 0203 	bic.w	r2, r2, #3
 800373a:	631a      	str	r2, [r3, #48]	; 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	7c1b      	ldrb	r3, [r3, #16]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d101      	bne.n	8003776 <HAL_DSI_ConfigVideoMode+0x16>
 8003772:	2302      	movs	r3, #2
 8003774:	e1f6      	b.n	8003b64 <HAL_DSI_ConfigVideoMode+0x404>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2201      	movs	r2, #1
 800377a:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f022 0201 	bic.w	r2, r2, #1
 800378a:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0201 	bic.w	r2, r2, #1
 800379c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f022 0203 	bic.w	r2, r2, #3
 80037ae:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6812      	ldr	r2, [r2, #0]
 80037cc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80037d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037d4:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	691a      	ldr	r2, [r3, #16]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	430a      	orrs	r2, r1
 80037e6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	6812      	ldr	r2, [r2, #0]
 80037f2:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 80037f6:	f023 031f 	bic.w	r3, r3, #31
 80037fa:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	695a      	ldr	r2, [r3, #20]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	430a      	orrs	r2, r1
 800380c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 800381c:	f023 031f 	bic.w	r3, r3, #31
 8003820:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	699a      	ldr	r2, [r3, #24]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	430a      	orrs	r2, r1
 8003832:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	68da      	ldr	r2, [r3, #12]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0203 	bic.w	r2, r2, #3
 8003842:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68d9      	ldr	r1, [r3, #12]
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	695a      	ldr	r2, [r3, #20]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 0207 	bic.w	r2, r2, #7
 8003864:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	6959      	ldr	r1, [r3, #20]
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	431a      	orrs	r2, r3
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	431a      	orrs	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	691a      	ldr	r2, [r3, #16]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f022 020f 	bic.w	r2, r2, #15
 8003892:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6919      	ldr	r1, [r3, #16]
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685a      	ldr	r2, [r3, #4]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	430a      	orrs	r2, r1
 80038a4:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f022 020e 	bic.w	r2, r2, #14
 80038b6:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	005a      	lsls	r2, r3, #1
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	430a      	orrs	r2, r1
 80038ce:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	2b03      	cmp	r3, #3
 80038d8:	d110      	bne.n	80038fc <HAL_DSI_ConfigVideoMode+0x19c>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	691a      	ldr	r2, [r3, #16]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038e8:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6919      	ldr	r1, [r3, #16]
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	430a      	orrs	r2, r1
 80038fa:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6812      	ldr	r2, [r2, #0]
 8003906:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800390a:	f023 030f 	bic.w	r3, r3, #15
 800390e:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	6812      	ldr	r2, [r2, #0]
 800392c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003930:	f023 030f 	bic.w	r3, r3, #15
 8003934:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6812      	ldr	r2, [r2, #0]
 8003952:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003956:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800395a:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	430a      	orrs	r2, r1
 800396c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	6812      	ldr	r2, [r2, #0]
 8003978:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800397c:	f023 0303 	bic.w	r3, r3, #3
 8003980:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	6812      	ldr	r2, [r2, #0]
 800399e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039a2:	f023 0303 	bic.w	r3, r3, #3
 80039a6:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	6812      	ldr	r2, [r2, #0]
 80039c4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039c8:	f023 0303 	bic.w	r3, r3, #3
 80039cc:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	430a      	orrs	r2, r1
 80039de:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	6812      	ldr	r2, [r2, #0]
 80039ea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80039ee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039f2:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	430a      	orrs	r2, r1
 8003a04:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a14:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	430a      	orrs	r2, r1
 8003a26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699a      	ldr	r2, [r3, #24]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8003a36:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6999      	ldr	r1, [r3, #24]
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a42:	041a      	lsls	r2, r3, #16
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	699a      	ldr	r2, [r3, #24]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003a5a:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6999      	ldr	r1, [r3, #24]
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a7c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a9e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ac0:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ae2:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b04:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b26:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	430a      	orrs	r2, r1
 8003b38:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b48:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @arg DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	7c1b      	ldrb	r3, [r3, #16]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d101      	bne.n	8003b86 <HAL_DSI_ConfigFlowControl+0x16>
 8003b82:	2302      	movs	r3, #2
 8003b84:	e016      	b.n	8003bb4 <HAL_DSI_ConfigFlowControl+0x44>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 021f 	bic.w	r2, r2, #31
 8003b9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	683a      	ldr	r2, [r7, #0]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	7c1b      	ldrb	r3, [r3, #16]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d101      	bne.n	8003bd6 <HAL_DSI_ConfigPhyTimer+0x16>
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	e058      	b.n	8003c88 <HAL_DSI_ConfigPhyTimer+0xc8>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	4293      	cmp	r3, r2
 8003be6:	bf38      	it	cc
 8003be8:	4613      	movcc	r3, r2
 8003bea:	60fb      	str	r3, [r7, #12]
     Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 8003bfc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	041a      	lsls	r2, r3, #16
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	430a      	orrs	r2, r1
 8003c16:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8003c2a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	691a      	ldr	r2, [r3, #16]
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	041b      	lsls	r3, r3, #16
 8003c40:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 8003c48:	431a      	orrs	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003c64:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	021a      	lsls	r2, r3, #8
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	7c1b      	ldrb	r3, [r3, #16]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d101      	bne.n	8003caa <HAL_DSI_ConfigHostTimeouts+0x16>
 8003ca6:	2302      	movs	r3, #2
 8003ca8:	e0b4      	b.n	8003e14 <HAL_DSI_ConfigHostTimeouts+0x180>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	689a      	ldr	r2, [r3, #8]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003cbe:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6899      	ldr	r1, [r3, #8]
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	021a      	lsls	r2, r3, #8
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	b292      	uxth	r2, r2
 8003ce0:	679a      	str	r2, [r3, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	041a      	lsls	r2, r3, #16
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6812      	ldr	r2, [r2, #0]
 8003d00:	0c1b      	lsrs	r3, r3, #16
 8003d02:	041b      	lsls	r3, r3, #16
 8003d04:	6793      	str	r3, [r2, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	430a      	orrs	r2, r1
 8003d16:	679a      	str	r2, [r3, #120]	; 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6812      	ldr	r2, [r2, #0]
 8003d22:	0c1b      	lsrs	r3, r3, #16
 8003d24:	041b      	lsls	r3, r3, #16
 8003d26:	67d3      	str	r3, [r2, #124]	; 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	6812      	ldr	r2, [r2, #0]
 8003d46:	0c1b      	lsrs	r3, r3, #16
 8003d48:	041b      	lsls	r3, r3, #16
 8003d4a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	691a      	ldr	r2, [r3, #16]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6812      	ldr	r2, [r2, #0]
 8003d70:	0c1b      	lsrs	r3, r3, #16
 8003d72:	041b      	lsls	r3, r3, #16
 8003d74:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	695a      	ldr	r2, [r3, #20]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003d9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	699a      	ldr	r2, [r3, #24]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	6812      	ldr	r2, [r2, #0]
 8003dc4:	0c1b      	lsrs	r3, r3, #16
 8003dc6:	041b      	lsls	r3, r3, #16
 8003dc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	69da      	ldr	r2, [r3, #28]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	6812      	ldr	r2, [r2, #0]
 8003dee:	0c1b      	lsrs	r3, r3, #16
 8003df0:	041b      	lsls	r3, r3, #16
 8003df2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	6a1a      	ldr	r2, [r3, #32]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	7c1b      	ldrb	r3, [r3, #16]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d101      	bne.n	8003e34 <HAL_DSI_Start+0x14>
 8003e30:	2302      	movs	r3, #2
 8003e32:	e02b      	b.n	8003e8c <HAL_DSI_Start+0x6c>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	60fb      	str	r3, [r7, #12]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f042 0201 	orr.w	r2, r2, #1
 8003e4c:	605a      	str	r2, [r3, #4]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f003 0301 	and.w	r3, r3, #1
 8003e58:	60fb      	str	r3, [r7, #12]
 8003e5a:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	60bb      	str	r3, [r7, #8]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f042 0208 	orr.w	r2, r2, #8
 8003e70:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003e7c:	f003 0308 	and.w	r3, r3, #8
 8003e80:	60bb      	str	r3, [r7, #8]
 8003e82:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3714      	adds	r7, #20
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <HAL_DSI_Stop>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Stop(DSI_HandleTypeDef *hdsi)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	7c1b      	ldrb	r3, [r3, #16]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d101      	bne.n	8003eac <HAL_DSI_Stop+0x14>
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	e02b      	b.n	8003f04 <HAL_DSI_Stop+0x6c>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	741a      	strb	r2, [r3, #16]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	60fb      	str	r3, [r7, #12]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 0201 	bic.w	r2, r2, #1
 8003ec4:	605a      	str	r2, [r3, #4]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	60fb      	str	r3, [r7, #12]
 8003ed2:	68fb      	ldr	r3, [r7, #12]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60bb      	str	r3, [r7, #8]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0208 	bic.w	r2, r2, #8
 8003ee8:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003ef4:	f003 0308 	and.w	r3, r3, #8
 8003ef8:	60bb      	str	r3, [r7, #8]
 8003efa:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3714      	adds	r7, #20
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b088      	sub	sp, #32
 8003f14:	af02      	add	r7, sp, #8
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	60b9      	str	r1, [r7, #8]
 8003f1a:	607a      	str	r2, [r7, #4]
 8003f1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	7c1b      	ldrb	r3, [r3, #16]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d101      	bne.n	8003f2a <HAL_DSI_ShortWrite+0x1a>
 8003f26:	2302      	movs	r3, #2
 8003f28:	e010      	b.n	8003f4c <HAL_DSI_ShortWrite+0x3c>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	741a      	strb	r2, [r3, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8003f30:	6a3b      	ldr	r3, [r7, #32]
 8003f32:	9300      	str	r3, [sp, #0]
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	68b9      	ldr	r1, [r7, #8]
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f7ff f8f9 	bl	8003132 <DSI_ShortWrite>
 8003f40:	4603      	mov	r3, r0
 8003f42:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	741a      	strb	r2, [r3, #16]

  return status;
 8003f4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3718      	adds	r7, #24
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b08c      	sub	sp, #48	; 0x30
 8003f58:	af02      	add	r7, sp, #8
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	603b      	str	r3, [r7, #0]
  uint32_t uicounter;
  uint32_t nbBytes;
  uint32_t count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 8003f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f64:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	7c1b      	ldrb	r3, [r3, #16]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d101      	bne.n	8003f72 <HAL_DSI_LongWrite+0x1e>
 8003f6e:	2302      	movs	r3, #2
 8003f70:	e084      	b.n	800407c <HAL_DSI_LongWrite+0x128>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2201      	movs	r2, #1
 8003f76:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f78:	f7fe fc64 	bl	8002844 <HAL_GetTick>
 8003f7c:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003f7e:	e00c      	b.n	8003f9a <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003f80:	f7fe fc60 	bl	8002844 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f8e:	d904      	bls.n	8003f9a <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e070      	b.n	800407c <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0eb      	beq.n	8003f80 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8003fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003faa:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	2b03      	cmp	r3, #3
 8003fb0:	bf28      	it	cs
 8003fb2:	2303      	movcs	r3, #3
 8003fb4:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	623b      	str	r3, [r7, #32]
 8003fba:	e00f      	b.n	8003fdc <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	6a3b      	ldr	r3, [r7, #32]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	6a3b      	ldr	r3, [r7, #32]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	00db      	lsls	r3, r3, #3
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	69fa      	ldr	r2, [r7, #28]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	623b      	str	r3, [r7, #32]
 8003fdc:	6a3a      	ldr	r2, [r7, #32]
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d3eb      	bcc.n	8003fbc <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	69fa      	ldr	r2, [r7, #28]
 8003fea:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	4413      	add	r3, r2
 8003ffa:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8003ffc:	e028      	b.n	8004050 <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004000:	2b04      	cmp	r3, #4
 8004002:	bf28      	it	cs
 8004004:	2304      	movcs	r3, #4
 8004006:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 800400c:	2300      	movs	r3, #0
 800400e:	623b      	str	r3, [r7, #32]
 8004010:	e00e      	b.n	8004030 <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8004012:	69ba      	ldr	r2, [r7, #24]
 8004014:	6a3b      	ldr	r3, [r7, #32]
 8004016:	4413      	add	r3, r2
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	461a      	mov	r2, r3
 800401c:	6a3b      	ldr	r3, [r7, #32]
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	fa02 f303 	lsl.w	r3, r2, r3
 8004024:	69fa      	ldr	r2, [r7, #28]
 8004026:	4313      	orrs	r3, r2
 8004028:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 800402a:	6a3b      	ldr	r3, [r7, #32]
 800402c:	3301      	adds	r3, #1
 800402e:	623b      	str	r3, [r7, #32]
 8004030:	6a3a      	ldr	r2, [r7, #32]
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	429a      	cmp	r2, r3
 8004036:	d3ec      	bcc.n	8004012 <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	69fa      	ldr	r2, [r7, #28]
 800403e:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8004040:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	4413      	add	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8004050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1d3      	bne.n	8003ffe <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 800405e:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	3301      	adds	r3, #1
 8004064:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004066:	b2db      	uxtb	r3, r3
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	4613      	mov	r3, r2
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	68b9      	ldr	r1, [r7, #8]
 8004070:	f7ff f846 	bl	8003100 <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800407a:	2300      	movs	r3, #0
}
 800407c:	4618      	mov	r0, r3
 800407e:	3728      	adds	r7, #40	; 0x28
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	7c1b      	ldrb	r3, [r3, #16]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d101      	bne.n	800409a <HAL_DSI_SetLowPowerRXFilter+0x16>
 8004096:	2302      	movs	r3, #2
 8004098:	e01b      	b.n	80040d2 <HAL_DSI_SetLowPowerRXFilter+0x4e>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 80040b0:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	065a      	lsls	r2, r3, #25
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
	...

080040e0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80040f2:	4b23      	ldr	r3, [pc, #140]	; (8004180 <HAL_FLASH_Program+0xa0>)
 80040f4:	7e1b      	ldrb	r3, [r3, #24]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d101      	bne.n	80040fe <HAL_FLASH_Program+0x1e>
 80040fa:	2302      	movs	r3, #2
 80040fc:	e03b      	b.n	8004176 <HAL_FLASH_Program+0x96>
 80040fe:	4b20      	ldr	r3, [pc, #128]	; (8004180 <HAL_FLASH_Program+0xa0>)
 8004100:	2201      	movs	r2, #1
 8004102:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004104:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004108:	f000 f870 	bl	80041ec <FLASH_WaitForLastOperation>
 800410c:	4603      	mov	r3, r0
 800410e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004110:	7dfb      	ldrb	r3, [r7, #23]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d12b      	bne.n	800416e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d105      	bne.n	8004128 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800411c:	783b      	ldrb	r3, [r7, #0]
 800411e:	4619      	mov	r1, r3
 8004120:	68b8      	ldr	r0, [r7, #8]
 8004122:	f000 f91b 	bl	800435c <FLASH_Program_Byte>
 8004126:	e016      	b.n	8004156 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d105      	bne.n	800413a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800412e:	883b      	ldrh	r3, [r7, #0]
 8004130:	4619      	mov	r1, r3
 8004132:	68b8      	ldr	r0, [r7, #8]
 8004134:	f000 f8ee 	bl	8004314 <FLASH_Program_HalfWord>
 8004138:	e00d      	b.n	8004156 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2b02      	cmp	r3, #2
 800413e:	d105      	bne.n	800414c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	4619      	mov	r1, r3
 8004144:	68b8      	ldr	r0, [r7, #8]
 8004146:	f000 f8c3 	bl	80042d0 <FLASH_Program_Word>
 800414a:	e004      	b.n	8004156 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800414c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004150:	68b8      	ldr	r0, [r7, #8]
 8004152:	f000 f88b 	bl	800426c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004156:	f24c 3050 	movw	r0, #50000	; 0xc350
 800415a:	f000 f847 	bl	80041ec <FLASH_WaitForLastOperation>
 800415e:	4603      	mov	r3, r0
 8004160:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8004162:	4b08      	ldr	r3, [pc, #32]	; (8004184 <HAL_FLASH_Program+0xa4>)
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	4a07      	ldr	r2, [pc, #28]	; (8004184 <HAL_FLASH_Program+0xa4>)
 8004168:	f023 0301 	bic.w	r3, r3, #1
 800416c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800416e:	4b04      	ldr	r3, [pc, #16]	; (8004180 <HAL_FLASH_Program+0xa0>)
 8004170:	2200      	movs	r2, #0
 8004172:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004174:	7dfb      	ldrb	r3, [r7, #23]
}
 8004176:	4618      	mov	r0, r3
 8004178:	3718      	adds	r7, #24
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	20000430 	.word	0x20000430
 8004184:	40023c00 	.word	0x40023c00

08004188 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800418e:	2300      	movs	r3, #0
 8004190:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004192:	4b0b      	ldr	r3, [pc, #44]	; (80041c0 <HAL_FLASH_Unlock+0x38>)
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	2b00      	cmp	r3, #0
 8004198:	da0b      	bge.n	80041b2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800419a:	4b09      	ldr	r3, [pc, #36]	; (80041c0 <HAL_FLASH_Unlock+0x38>)
 800419c:	4a09      	ldr	r2, [pc, #36]	; (80041c4 <HAL_FLASH_Unlock+0x3c>)
 800419e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80041a0:	4b07      	ldr	r3, [pc, #28]	; (80041c0 <HAL_FLASH_Unlock+0x38>)
 80041a2:	4a09      	ldr	r2, [pc, #36]	; (80041c8 <HAL_FLASH_Unlock+0x40>)
 80041a4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80041a6:	4b06      	ldr	r3, [pc, #24]	; (80041c0 <HAL_FLASH_Unlock+0x38>)
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	da01      	bge.n	80041b2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80041b2:	79fb      	ldrb	r3, [r7, #7]
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr
 80041c0:	40023c00 	.word	0x40023c00
 80041c4:	45670123 	.word	0x45670123
 80041c8:	cdef89ab 	.word	0xcdef89ab

080041cc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80041cc:	b480      	push	{r7}
 80041ce:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80041d0:	4b05      	ldr	r3, [pc, #20]	; (80041e8 <HAL_FLASH_Lock+0x1c>)
 80041d2:	691b      	ldr	r3, [r3, #16]
 80041d4:	4a04      	ldr	r2, [pc, #16]	; (80041e8 <HAL_FLASH_Lock+0x1c>)
 80041d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80041da:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	40023c00 	.word	0x40023c00

080041ec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80041f8:	4b1a      	ldr	r3, [pc, #104]	; (8004264 <FLASH_WaitForLastOperation+0x78>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80041fe:	f7fe fb21 	bl	8002844 <HAL_GetTick>
 8004202:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004204:	e010      	b.n	8004228 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800420c:	d00c      	beq.n	8004228 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d007      	beq.n	8004224 <FLASH_WaitForLastOperation+0x38>
 8004214:	f7fe fb16 	bl	8002844 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	429a      	cmp	r2, r3
 8004222:	d201      	bcs.n	8004228 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e019      	b.n	800425c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004228:	4b0f      	ldr	r3, [pc, #60]	; (8004268 <FLASH_WaitForLastOperation+0x7c>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1e8      	bne.n	8004206 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004234:	4b0c      	ldr	r3, [pc, #48]	; (8004268 <FLASH_WaitForLastOperation+0x7c>)
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	2b00      	cmp	r3, #0
 800423e:	d002      	beq.n	8004246 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004240:	4b09      	ldr	r3, [pc, #36]	; (8004268 <FLASH_WaitForLastOperation+0x7c>)
 8004242:	2201      	movs	r2, #1
 8004244:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004246:	4b08      	ldr	r3, [pc, #32]	; (8004268 <FLASH_WaitForLastOperation+0x7c>)
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d003      	beq.n	800425a <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004252:	f000 f8a5 	bl	80043a0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800425a:	2300      	movs	r3, #0
  
}  
 800425c:	4618      	mov	r0, r3
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	20000430 	.word	0x20000430
 8004268:	40023c00 	.word	0x40023c00

0800426c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004278:	4b14      	ldr	r3, [pc, #80]	; (80042cc <FLASH_Program_DoubleWord+0x60>)
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	4a13      	ldr	r2, [pc, #76]	; (80042cc <FLASH_Program_DoubleWord+0x60>)
 800427e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004282:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004284:	4b11      	ldr	r3, [pc, #68]	; (80042cc <FLASH_Program_DoubleWord+0x60>)
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	4a10      	ldr	r2, [pc, #64]	; (80042cc <FLASH_Program_DoubleWord+0x60>)
 800428a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800428e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004290:	4b0e      	ldr	r3, [pc, #56]	; (80042cc <FLASH_Program_DoubleWord+0x60>)
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	4a0d      	ldr	r2, [pc, #52]	; (80042cc <FLASH_Program_DoubleWord+0x60>)
 8004296:	f043 0301 	orr.w	r3, r3, #1
 800429a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	683a      	ldr	r2, [r7, #0]
 80042a0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80042a2:	f3bf 8f6f 	isb	sy
}
 80042a6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80042a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	f04f 0300 	mov.w	r3, #0
 80042b4:	000a      	movs	r2, r1
 80042b6:	2300      	movs	r3, #0
 80042b8:	68f9      	ldr	r1, [r7, #12]
 80042ba:	3104      	adds	r1, #4
 80042bc:	4613      	mov	r3, r2
 80042be:	600b      	str	r3, [r1, #0]
}
 80042c0:	bf00      	nop
 80042c2:	3714      	adds	r7, #20
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr
 80042cc:	40023c00 	.word	0x40023c00

080042d0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80042da:	4b0d      	ldr	r3, [pc, #52]	; (8004310 <FLASH_Program_Word+0x40>)
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	4a0c      	ldr	r2, [pc, #48]	; (8004310 <FLASH_Program_Word+0x40>)
 80042e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042e4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80042e6:	4b0a      	ldr	r3, [pc, #40]	; (8004310 <FLASH_Program_Word+0x40>)
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	4a09      	ldr	r2, [pc, #36]	; (8004310 <FLASH_Program_Word+0x40>)
 80042ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80042f2:	4b07      	ldr	r3, [pc, #28]	; (8004310 <FLASH_Program_Word+0x40>)
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	4a06      	ldr	r2, [pc, #24]	; (8004310 <FLASH_Program_Word+0x40>)
 80042f8:	f043 0301 	orr.w	r3, r3, #1
 80042fc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	601a      	str	r2, [r3, #0]
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	40023c00 	.word	0x40023c00

08004314 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	460b      	mov	r3, r1
 800431e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004320:	4b0d      	ldr	r3, [pc, #52]	; (8004358 <FLASH_Program_HalfWord+0x44>)
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	4a0c      	ldr	r2, [pc, #48]	; (8004358 <FLASH_Program_HalfWord+0x44>)
 8004326:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800432a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800432c:	4b0a      	ldr	r3, [pc, #40]	; (8004358 <FLASH_Program_HalfWord+0x44>)
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	4a09      	ldr	r2, [pc, #36]	; (8004358 <FLASH_Program_HalfWord+0x44>)
 8004332:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004336:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004338:	4b07      	ldr	r3, [pc, #28]	; (8004358 <FLASH_Program_HalfWord+0x44>)
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	4a06      	ldr	r2, [pc, #24]	; (8004358 <FLASH_Program_HalfWord+0x44>)
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	887a      	ldrh	r2, [r7, #2]
 8004348:	801a      	strh	r2, [r3, #0]
}
 800434a:	bf00      	nop
 800434c:	370c      	adds	r7, #12
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	40023c00 	.word	0x40023c00

0800435c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	460b      	mov	r3, r1
 8004366:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004368:	4b0c      	ldr	r3, [pc, #48]	; (800439c <FLASH_Program_Byte+0x40>)
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	4a0b      	ldr	r2, [pc, #44]	; (800439c <FLASH_Program_Byte+0x40>)
 800436e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004372:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004374:	4b09      	ldr	r3, [pc, #36]	; (800439c <FLASH_Program_Byte+0x40>)
 8004376:	4a09      	ldr	r2, [pc, #36]	; (800439c <FLASH_Program_Byte+0x40>)
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800437c:	4b07      	ldr	r3, [pc, #28]	; (800439c <FLASH_Program_Byte+0x40>)
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	4a06      	ldr	r2, [pc, #24]	; (800439c <FLASH_Program_Byte+0x40>)
 8004382:	f043 0301 	orr.w	r3, r3, #1
 8004386:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	78fa      	ldrb	r2, [r7, #3]
 800438c:	701a      	strb	r2, [r3, #0]
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	40023c00 	.word	0x40023c00

080043a0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80043a4:	4b2f      	ldr	r3, [pc, #188]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	f003 0310 	and.w	r3, r3, #16
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d008      	beq.n	80043c2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80043b0:	4b2d      	ldr	r3, [pc, #180]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 80043b2:	69db      	ldr	r3, [r3, #28]
 80043b4:	f043 0310 	orr.w	r3, r3, #16
 80043b8:	4a2b      	ldr	r2, [pc, #172]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 80043ba:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80043bc:	4b29      	ldr	r3, [pc, #164]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 80043be:	2210      	movs	r2, #16
 80043c0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80043c2:	4b28      	ldr	r3, [pc, #160]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	f003 0320 	and.w	r3, r3, #32
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d008      	beq.n	80043e0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80043ce:	4b26      	ldr	r3, [pc, #152]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 80043d0:	69db      	ldr	r3, [r3, #28]
 80043d2:	f043 0308 	orr.w	r3, r3, #8
 80043d6:	4a24      	ldr	r2, [pc, #144]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 80043d8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80043da:	4b22      	ldr	r3, [pc, #136]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 80043dc:	2220      	movs	r2, #32
 80043de:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80043e0:	4b20      	ldr	r3, [pc, #128]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d008      	beq.n	80043fe <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80043ec:	4b1e      	ldr	r3, [pc, #120]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	f043 0304 	orr.w	r3, r3, #4
 80043f4:	4a1c      	ldr	r2, [pc, #112]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 80043f6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80043f8:	4b1a      	ldr	r3, [pc, #104]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 80043fa:	2240      	movs	r2, #64	; 0x40
 80043fc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80043fe:	4b19      	ldr	r3, [pc, #100]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004406:	2b00      	cmp	r3, #0
 8004408:	d008      	beq.n	800441c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800440a:	4b17      	ldr	r3, [pc, #92]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 800440c:	69db      	ldr	r3, [r3, #28]
 800440e:	f043 0302 	orr.w	r3, r3, #2
 8004412:	4a15      	ldr	r2, [pc, #84]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 8004414:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004416:	4b13      	ldr	r3, [pc, #76]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 8004418:	2280      	movs	r2, #128	; 0x80
 800441a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800441c:	4b11      	ldr	r3, [pc, #68]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004424:	2b00      	cmp	r3, #0
 8004426:	d009      	beq.n	800443c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8004428:	4b0f      	ldr	r3, [pc, #60]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	f043 0301 	orr.w	r3, r3, #1
 8004430:	4a0d      	ldr	r2, [pc, #52]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 8004432:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8004434:	4b0b      	ldr	r3, [pc, #44]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 8004436:	f44f 7280 	mov.w	r2, #256	; 0x100
 800443a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800443c:	4b09      	ldr	r3, [pc, #36]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d008      	beq.n	800445a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004448:	4b07      	ldr	r3, [pc, #28]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 800444a:	69db      	ldr	r3, [r3, #28]
 800444c:	f043 0320 	orr.w	r3, r3, #32
 8004450:	4a05      	ldr	r2, [pc, #20]	; (8004468 <FLASH_SetErrorCode+0xc8>)
 8004452:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004454:	4b03      	ldr	r3, [pc, #12]	; (8004464 <FLASH_SetErrorCode+0xc4>)
 8004456:	2202      	movs	r2, #2
 8004458:	60da      	str	r2, [r3, #12]
  }
}
 800445a:	bf00      	nop
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr
 8004464:	40023c00 	.word	0x40023c00
 8004468:	20000430 	.word	0x20000430

0800446c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800447a:	2300      	movs	r3, #0
 800447c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800447e:	4b32      	ldr	r3, [pc, #200]	; (8004548 <HAL_FLASHEx_Erase+0xdc>)
 8004480:	7e1b      	ldrb	r3, [r3, #24]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d101      	bne.n	800448a <HAL_FLASHEx_Erase+0x1e>
 8004486:	2302      	movs	r3, #2
 8004488:	e05a      	b.n	8004540 <HAL_FLASHEx_Erase+0xd4>
 800448a:	4b2f      	ldr	r3, [pc, #188]	; (8004548 <HAL_FLASHEx_Erase+0xdc>)
 800448c:	2201      	movs	r2, #1
 800448e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004490:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004494:	f7ff feaa 	bl	80041ec <FLASH_WaitForLastOperation>
 8004498:	4603      	mov	r3, r0
 800449a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800449c:	7bfb      	ldrb	r3, [r7, #15]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d14a      	bne.n	8004538 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	f04f 32ff 	mov.w	r2, #4294967295
 80044a8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d117      	bne.n	80044e2 <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	b2da      	uxtb	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	4619      	mov	r1, r3
 80044be:	4610      	mov	r0, r2
 80044c0:	f000 f846 	bl	8004550 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80044c4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80044c8:	f7ff fe90 	bl	80041ec <FLASH_WaitForLastOperation>
 80044cc:	4603      	mov	r3, r0
 80044ce:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80044d0:	4b1e      	ldr	r3, [pc, #120]	; (800454c <HAL_FLASHEx_Erase+0xe0>)
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	4a1d      	ldr	r2, [pc, #116]	; (800454c <HAL_FLASHEx_Erase+0xe0>)
 80044d6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80044da:	f023 0304 	bic.w	r3, r3, #4
 80044de:	6113      	str	r3, [r2, #16]
 80044e0:	e028      	b.n	8004534 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	60bb      	str	r3, [r7, #8]
 80044e8:	e01c      	b.n	8004524 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	4619      	mov	r1, r3
 80044f2:	68b8      	ldr	r0, [r7, #8]
 80044f4:	f000 f866 	bl	80045c4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80044f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80044fc:	f7ff fe76 	bl	80041ec <FLASH_WaitForLastOperation>
 8004500:	4603      	mov	r3, r0
 8004502:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004504:	4b11      	ldr	r3, [pc, #68]	; (800454c <HAL_FLASHEx_Erase+0xe0>)
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	4a10      	ldr	r2, [pc, #64]	; (800454c <HAL_FLASHEx_Erase+0xe0>)
 800450a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800450e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8004510:	7bfb      	ldrb	r3, [r7, #15]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	601a      	str	r2, [r3, #0]
          break;
 800451c:	e00a      	b.n	8004534 <HAL_FLASHEx_Erase+0xc8>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	3301      	adds	r3, #1
 8004522:	60bb      	str	r3, [r7, #8]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	68da      	ldr	r2, [r3, #12]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	4413      	add	r3, r2
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	429a      	cmp	r2, r3
 8004532:	d3da      	bcc.n	80044ea <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004534:	f000 f894 	bl	8004660 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004538:	4b03      	ldr	r3, [pc, #12]	; (8004548 <HAL_FLASHEx_Erase+0xdc>)
 800453a:	2200      	movs	r2, #0
 800453c:	761a      	strb	r2, [r3, #24]

  return status;
 800453e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004540:	4618      	mov	r0, r3
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	20000430 	.word	0x20000430
 800454c:	40023c00 	.word	0x40023c00

08004550 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	4603      	mov	r3, r0
 8004558:	6039      	str	r1, [r7, #0]
 800455a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800455c:	4b18      	ldr	r3, [pc, #96]	; (80045c0 <FLASH_MassErase+0x70>)
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	4a17      	ldr	r2, [pc, #92]	; (80045c0 <FLASH_MassErase+0x70>)
 8004562:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004566:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	2b03      	cmp	r3, #3
 800456c:	d108      	bne.n	8004580 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800456e:	4b14      	ldr	r3, [pc, #80]	; (80045c0 <FLASH_MassErase+0x70>)
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	4a13      	ldr	r2, [pc, #76]	; (80045c0 <FLASH_MassErase+0x70>)
 8004574:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004578:	f043 0304 	orr.w	r3, r3, #4
 800457c:	6113      	str	r3, [r2, #16]
 800457e:	e00f      	b.n	80045a0 <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d106      	bne.n	8004594 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8004586:	4b0e      	ldr	r3, [pc, #56]	; (80045c0 <FLASH_MassErase+0x70>)
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	4a0d      	ldr	r2, [pc, #52]	; (80045c0 <FLASH_MassErase+0x70>)
 800458c:	f043 0304 	orr.w	r3, r3, #4
 8004590:	6113      	str	r3, [r2, #16]
 8004592:	e005      	b.n	80045a0 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8004594:	4b0a      	ldr	r3, [pc, #40]	; (80045c0 <FLASH_MassErase+0x70>)
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	4a09      	ldr	r2, [pc, #36]	; (80045c0 <FLASH_MassErase+0x70>)
 800459a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800459e:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80045a0:	4b07      	ldr	r3, [pc, #28]	; (80045c0 <FLASH_MassErase+0x70>)
 80045a2:	691a      	ldr	r2, [r3, #16]
 80045a4:	79fb      	ldrb	r3, [r7, #7]
 80045a6:	021b      	lsls	r3, r3, #8
 80045a8:	4313      	orrs	r3, r2
 80045aa:	4a05      	ldr	r2, [pc, #20]	; (80045c0 <FLASH_MassErase+0x70>)
 80045ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045b0:	6113      	str	r3, [r2, #16]
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	40023c00 	.word	0x40023c00

080045c4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b085      	sub	sp, #20
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	460b      	mov	r3, r1
 80045ce:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80045d0:	2300      	movs	r3, #0
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80045d4:	78fb      	ldrb	r3, [r7, #3]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d102      	bne.n	80045e0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80045da:	2300      	movs	r3, #0
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	e010      	b.n	8004602 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80045e0:	78fb      	ldrb	r3, [r7, #3]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d103      	bne.n	80045ee <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80045e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045ea:	60fb      	str	r3, [r7, #12]
 80045ec:	e009      	b.n	8004602 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80045ee:	78fb      	ldrb	r3, [r7, #3]
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d103      	bne.n	80045fc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80045f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	e002      	b.n	8004602 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80045fc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004600:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2b0b      	cmp	r3, #11
 8004606:	d902      	bls.n	800460e <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	3304      	adds	r3, #4
 800460c:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800460e:	4b13      	ldr	r3, [pc, #76]	; (800465c <FLASH_Erase_Sector+0x98>)
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	4a12      	ldr	r2, [pc, #72]	; (800465c <FLASH_Erase_Sector+0x98>)
 8004614:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004618:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800461a:	4b10      	ldr	r3, [pc, #64]	; (800465c <FLASH_Erase_Sector+0x98>)
 800461c:	691a      	ldr	r2, [r3, #16]
 800461e:	490f      	ldr	r1, [pc, #60]	; (800465c <FLASH_Erase_Sector+0x98>)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4313      	orrs	r3, r2
 8004624:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004626:	4b0d      	ldr	r3, [pc, #52]	; (800465c <FLASH_Erase_Sector+0x98>)
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	4a0c      	ldr	r2, [pc, #48]	; (800465c <FLASH_Erase_Sector+0x98>)
 800462c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004630:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004632:	4b0a      	ldr	r3, [pc, #40]	; (800465c <FLASH_Erase_Sector+0x98>)
 8004634:	691a      	ldr	r2, [r3, #16]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	00db      	lsls	r3, r3, #3
 800463a:	4313      	orrs	r3, r2
 800463c:	4a07      	ldr	r2, [pc, #28]	; (800465c <FLASH_Erase_Sector+0x98>)
 800463e:	f043 0302 	orr.w	r3, r3, #2
 8004642:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004644:	4b05      	ldr	r3, [pc, #20]	; (800465c <FLASH_Erase_Sector+0x98>)
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	4a04      	ldr	r2, [pc, #16]	; (800465c <FLASH_Erase_Sector+0x98>)
 800464a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800464e:	6113      	str	r3, [r2, #16]
}
 8004650:	bf00      	nop
 8004652:	3714      	adds	r7, #20
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	40023c00 	.word	0x40023c00

08004660 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004664:	4b20      	ldr	r3, [pc, #128]	; (80046e8 <FLASH_FlushCaches+0x88>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800466c:	2b00      	cmp	r3, #0
 800466e:	d017      	beq.n	80046a0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004670:	4b1d      	ldr	r3, [pc, #116]	; (80046e8 <FLASH_FlushCaches+0x88>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a1c      	ldr	r2, [pc, #112]	; (80046e8 <FLASH_FlushCaches+0x88>)
 8004676:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800467a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800467c:	4b1a      	ldr	r3, [pc, #104]	; (80046e8 <FLASH_FlushCaches+0x88>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a19      	ldr	r2, [pc, #100]	; (80046e8 <FLASH_FlushCaches+0x88>)
 8004682:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004686:	6013      	str	r3, [r2, #0]
 8004688:	4b17      	ldr	r3, [pc, #92]	; (80046e8 <FLASH_FlushCaches+0x88>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a16      	ldr	r2, [pc, #88]	; (80046e8 <FLASH_FlushCaches+0x88>)
 800468e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004692:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004694:	4b14      	ldr	r3, [pc, #80]	; (80046e8 <FLASH_FlushCaches+0x88>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a13      	ldr	r2, [pc, #76]	; (80046e8 <FLASH_FlushCaches+0x88>)
 800469a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800469e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80046a0:	4b11      	ldr	r3, [pc, #68]	; (80046e8 <FLASH_FlushCaches+0x88>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d017      	beq.n	80046dc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80046ac:	4b0e      	ldr	r3, [pc, #56]	; (80046e8 <FLASH_FlushCaches+0x88>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a0d      	ldr	r2, [pc, #52]	; (80046e8 <FLASH_FlushCaches+0x88>)
 80046b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046b6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80046b8:	4b0b      	ldr	r3, [pc, #44]	; (80046e8 <FLASH_FlushCaches+0x88>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a0a      	ldr	r2, [pc, #40]	; (80046e8 <FLASH_FlushCaches+0x88>)
 80046be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80046c2:	6013      	str	r3, [r2, #0]
 80046c4:	4b08      	ldr	r3, [pc, #32]	; (80046e8 <FLASH_FlushCaches+0x88>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a07      	ldr	r2, [pc, #28]	; (80046e8 <FLASH_FlushCaches+0x88>)
 80046ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046ce:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80046d0:	4b05      	ldr	r3, [pc, #20]	; (80046e8 <FLASH_FlushCaches+0x88>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a04      	ldr	r2, [pc, #16]	; (80046e8 <FLASH_FlushCaches+0x88>)
 80046d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80046da:	6013      	str	r3, [r2, #0]
  }
}
 80046dc:	bf00      	nop
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	40023c00 	.word	0x40023c00

080046ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b089      	sub	sp, #36	; 0x24
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046f6:	2300      	movs	r3, #0
 80046f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80046fe:	2300      	movs	r3, #0
 8004700:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004702:	2300      	movs	r3, #0
 8004704:	61fb      	str	r3, [r7, #28]
 8004706:	e177      	b.n	80049f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004708:	2201      	movs	r2, #1
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	4013      	ands	r3, r2
 800471a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800471c:	693a      	ldr	r2, [r7, #16]
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	429a      	cmp	r2, r3
 8004722:	f040 8166 	bne.w	80049f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f003 0303 	and.w	r3, r3, #3
 800472e:	2b01      	cmp	r3, #1
 8004730:	d005      	beq.n	800473e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800473a:	2b02      	cmp	r3, #2
 800473c:	d130      	bne.n	80047a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	005b      	lsls	r3, r3, #1
 8004748:	2203      	movs	r2, #3
 800474a:	fa02 f303 	lsl.w	r3, r2, r3
 800474e:	43db      	mvns	r3, r3
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	4013      	ands	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	68da      	ldr	r2, [r3, #12]
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	fa02 f303 	lsl.w	r3, r2, r3
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	4313      	orrs	r3, r2
 8004766:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004774:	2201      	movs	r2, #1
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	43db      	mvns	r3, r3
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	4013      	ands	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	091b      	lsrs	r3, r3, #4
 800478a:	f003 0201 	and.w	r2, r3, #1
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	fa02 f303 	lsl.w	r3, r2, r3
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	4313      	orrs	r3, r2
 8004798:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	69ba      	ldr	r2, [r7, #24]
 800479e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f003 0303 	and.w	r3, r3, #3
 80047a8:	2b03      	cmp	r3, #3
 80047aa:	d017      	beq.n	80047dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	2203      	movs	r2, #3
 80047b8:	fa02 f303 	lsl.w	r3, r2, r3
 80047bc:	43db      	mvns	r3, r3
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4013      	ands	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	689a      	ldr	r2, [r3, #8]
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	fa02 f303 	lsl.w	r3, r2, r3
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f003 0303 	and.w	r3, r3, #3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d123      	bne.n	8004830 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	08da      	lsrs	r2, r3, #3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	3208      	adds	r2, #8
 80047f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	f003 0307 	and.w	r3, r3, #7
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	220f      	movs	r2, #15
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	43db      	mvns	r3, r3
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	4013      	ands	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	691a      	ldr	r2, [r3, #16]
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	f003 0307 	and.w	r3, r3, #7
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	fa02 f303 	lsl.w	r3, r2, r3
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	4313      	orrs	r3, r2
 8004820:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	08da      	lsrs	r2, r3, #3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	3208      	adds	r2, #8
 800482a:	69b9      	ldr	r1, [r7, #24]
 800482c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	2203      	movs	r2, #3
 800483c:	fa02 f303 	lsl.w	r3, r2, r3
 8004840:	43db      	mvns	r3, r3
 8004842:	69ba      	ldr	r2, [r7, #24]
 8004844:	4013      	ands	r3, r2
 8004846:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f003 0203 	and.w	r2, r3, #3
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	fa02 f303 	lsl.w	r3, r2, r3
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	4313      	orrs	r3, r2
 800485c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 80c0 	beq.w	80049f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004872:	2300      	movs	r3, #0
 8004874:	60fb      	str	r3, [r7, #12]
 8004876:	4b66      	ldr	r3, [pc, #408]	; (8004a10 <HAL_GPIO_Init+0x324>)
 8004878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487a:	4a65      	ldr	r2, [pc, #404]	; (8004a10 <HAL_GPIO_Init+0x324>)
 800487c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004880:	6453      	str	r3, [r2, #68]	; 0x44
 8004882:	4b63      	ldr	r3, [pc, #396]	; (8004a10 <HAL_GPIO_Init+0x324>)
 8004884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004886:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800488a:	60fb      	str	r3, [r7, #12]
 800488c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800488e:	4a61      	ldr	r2, [pc, #388]	; (8004a14 <HAL_GPIO_Init+0x328>)
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	089b      	lsrs	r3, r3, #2
 8004894:	3302      	adds	r3, #2
 8004896:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800489a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	f003 0303 	and.w	r3, r3, #3
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	220f      	movs	r2, #15
 80048a6:	fa02 f303 	lsl.w	r3, r2, r3
 80048aa:	43db      	mvns	r3, r3
 80048ac:	69ba      	ldr	r2, [r7, #24]
 80048ae:	4013      	ands	r3, r2
 80048b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a58      	ldr	r2, [pc, #352]	; (8004a18 <HAL_GPIO_Init+0x32c>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d037      	beq.n	800492a <HAL_GPIO_Init+0x23e>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a57      	ldr	r2, [pc, #348]	; (8004a1c <HAL_GPIO_Init+0x330>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d031      	beq.n	8004926 <HAL_GPIO_Init+0x23a>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a56      	ldr	r2, [pc, #344]	; (8004a20 <HAL_GPIO_Init+0x334>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d02b      	beq.n	8004922 <HAL_GPIO_Init+0x236>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a55      	ldr	r2, [pc, #340]	; (8004a24 <HAL_GPIO_Init+0x338>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d025      	beq.n	800491e <HAL_GPIO_Init+0x232>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a54      	ldr	r2, [pc, #336]	; (8004a28 <HAL_GPIO_Init+0x33c>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d01f      	beq.n	800491a <HAL_GPIO_Init+0x22e>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a53      	ldr	r2, [pc, #332]	; (8004a2c <HAL_GPIO_Init+0x340>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d019      	beq.n	8004916 <HAL_GPIO_Init+0x22a>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a52      	ldr	r2, [pc, #328]	; (8004a30 <HAL_GPIO_Init+0x344>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d013      	beq.n	8004912 <HAL_GPIO_Init+0x226>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a51      	ldr	r2, [pc, #324]	; (8004a34 <HAL_GPIO_Init+0x348>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d00d      	beq.n	800490e <HAL_GPIO_Init+0x222>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a50      	ldr	r2, [pc, #320]	; (8004a38 <HAL_GPIO_Init+0x34c>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d007      	beq.n	800490a <HAL_GPIO_Init+0x21e>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a4f      	ldr	r2, [pc, #316]	; (8004a3c <HAL_GPIO_Init+0x350>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d101      	bne.n	8004906 <HAL_GPIO_Init+0x21a>
 8004902:	2309      	movs	r3, #9
 8004904:	e012      	b.n	800492c <HAL_GPIO_Init+0x240>
 8004906:	230a      	movs	r3, #10
 8004908:	e010      	b.n	800492c <HAL_GPIO_Init+0x240>
 800490a:	2308      	movs	r3, #8
 800490c:	e00e      	b.n	800492c <HAL_GPIO_Init+0x240>
 800490e:	2307      	movs	r3, #7
 8004910:	e00c      	b.n	800492c <HAL_GPIO_Init+0x240>
 8004912:	2306      	movs	r3, #6
 8004914:	e00a      	b.n	800492c <HAL_GPIO_Init+0x240>
 8004916:	2305      	movs	r3, #5
 8004918:	e008      	b.n	800492c <HAL_GPIO_Init+0x240>
 800491a:	2304      	movs	r3, #4
 800491c:	e006      	b.n	800492c <HAL_GPIO_Init+0x240>
 800491e:	2303      	movs	r3, #3
 8004920:	e004      	b.n	800492c <HAL_GPIO_Init+0x240>
 8004922:	2302      	movs	r3, #2
 8004924:	e002      	b.n	800492c <HAL_GPIO_Init+0x240>
 8004926:	2301      	movs	r3, #1
 8004928:	e000      	b.n	800492c <HAL_GPIO_Init+0x240>
 800492a:	2300      	movs	r3, #0
 800492c:	69fa      	ldr	r2, [r7, #28]
 800492e:	f002 0203 	and.w	r2, r2, #3
 8004932:	0092      	lsls	r2, r2, #2
 8004934:	4093      	lsls	r3, r2
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	4313      	orrs	r3, r2
 800493a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800493c:	4935      	ldr	r1, [pc, #212]	; (8004a14 <HAL_GPIO_Init+0x328>)
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	089b      	lsrs	r3, r3, #2
 8004942:	3302      	adds	r3, #2
 8004944:	69ba      	ldr	r2, [r7, #24]
 8004946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800494a:	4b3d      	ldr	r3, [pc, #244]	; (8004a40 <HAL_GPIO_Init+0x354>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	43db      	mvns	r3, r3
 8004954:	69ba      	ldr	r2, [r7, #24]
 8004956:	4013      	ands	r3, r2
 8004958:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d003      	beq.n	800496e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004966:	69ba      	ldr	r2, [r7, #24]
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	4313      	orrs	r3, r2
 800496c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800496e:	4a34      	ldr	r2, [pc, #208]	; (8004a40 <HAL_GPIO_Init+0x354>)
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004974:	4b32      	ldr	r3, [pc, #200]	; (8004a40 <HAL_GPIO_Init+0x354>)
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	43db      	mvns	r3, r3
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	4013      	ands	r3, r2
 8004982:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d003      	beq.n	8004998 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	4313      	orrs	r3, r2
 8004996:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004998:	4a29      	ldr	r2, [pc, #164]	; (8004a40 <HAL_GPIO_Init+0x354>)
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800499e:	4b28      	ldr	r3, [pc, #160]	; (8004a40 <HAL_GPIO_Init+0x354>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	43db      	mvns	r3, r3
 80049a8:	69ba      	ldr	r2, [r7, #24]
 80049aa:	4013      	ands	r3, r2
 80049ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80049ba:	69ba      	ldr	r2, [r7, #24]
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	4313      	orrs	r3, r2
 80049c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049c2:	4a1f      	ldr	r2, [pc, #124]	; (8004a40 <HAL_GPIO_Init+0x354>)
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049c8:	4b1d      	ldr	r3, [pc, #116]	; (8004a40 <HAL_GPIO_Init+0x354>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	43db      	mvns	r3, r3
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	4013      	ands	r3, r2
 80049d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d003      	beq.n	80049ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049ec:	4a14      	ldr	r2, [pc, #80]	; (8004a40 <HAL_GPIO_Init+0x354>)
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	3301      	adds	r3, #1
 80049f6:	61fb      	str	r3, [r7, #28]
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	2b0f      	cmp	r3, #15
 80049fc:	f67f ae84 	bls.w	8004708 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a00:	bf00      	nop
 8004a02:	bf00      	nop
 8004a04:	3724      	adds	r7, #36	; 0x24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	40023800 	.word	0x40023800
 8004a14:	40013800 	.word	0x40013800
 8004a18:	40020000 	.word	0x40020000
 8004a1c:	40020400 	.word	0x40020400
 8004a20:	40020800 	.word	0x40020800
 8004a24:	40020c00 	.word	0x40020c00
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	40021400 	.word	0x40021400
 8004a30:	40021800 	.word	0x40021800
 8004a34:	40021c00 	.word	0x40021c00
 8004a38:	40022000 	.word	0x40022000
 8004a3c:	40022400 	.word	0x40022400
 8004a40:	40013c00 	.word	0x40013c00

08004a44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	807b      	strh	r3, [r7, #2]
 8004a50:	4613      	mov	r3, r2
 8004a52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a54:	787b      	ldrb	r3, [r7, #1]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a5a:	887a      	ldrh	r2, [r7, #2]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a60:	e003      	b.n	8004a6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a62:	887b      	ldrh	r3, [r7, #2]
 8004a64:	041a      	lsls	r2, r3, #16
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	619a      	str	r2, [r3, #24]
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
	...

08004a78 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e0bf      	b.n	8004c0a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d106      	bne.n	8004aa4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f7fd f892 	bl	8001bc8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2202      	movs	r2, #2
 8004aa8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	699a      	ldr	r2, [r3, #24]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004aba:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	6999      	ldr	r1, [r3, #24]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685a      	ldr	r2, [r3, #4]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004ad0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	430a      	orrs	r2, r1
 8004ade:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6899      	ldr	r1, [r3, #8]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	4b4a      	ldr	r3, [pc, #296]	; (8004c14 <HAL_LTDC_Init+0x19c>)
 8004aec:	400b      	ands	r3, r1
 8004aee:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	695b      	ldr	r3, [r3, #20]
 8004af4:	041b      	lsls	r3, r3, #16
 8004af6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6899      	ldr	r1, [r3, #8]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	699a      	ldr	r2, [r3, #24]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	431a      	orrs	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68d9      	ldr	r1, [r3, #12]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	4b3e      	ldr	r3, [pc, #248]	; (8004c14 <HAL_LTDC_Init+0x19c>)
 8004b1a:	400b      	ands	r3, r1
 8004b1c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	69db      	ldr	r3, [r3, #28]
 8004b22:	041b      	lsls	r3, r3, #16
 8004b24:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	68d9      	ldr	r1, [r3, #12]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a1a      	ldr	r2, [r3, #32]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	431a      	orrs	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6919      	ldr	r1, [r3, #16]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	4b33      	ldr	r3, [pc, #204]	; (8004c14 <HAL_LTDC_Init+0x19c>)
 8004b48:	400b      	ands	r3, r1
 8004b4a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b50:	041b      	lsls	r3, r3, #16
 8004b52:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6919      	ldr	r1, [r3, #16]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	431a      	orrs	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	430a      	orrs	r2, r1
 8004b68:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	6959      	ldr	r1, [r3, #20]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	4b27      	ldr	r3, [pc, #156]	; (8004c14 <HAL_LTDC_Init+0x19c>)
 8004b76:	400b      	ands	r3, r1
 8004b78:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7e:	041b      	lsls	r3, r3, #16
 8004b80:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6959      	ldr	r1, [r3, #20]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	431a      	orrs	r2, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	430a      	orrs	r2, r1
 8004b96:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b9e:	021b      	lsls	r3, r3, #8
 8004ba0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004ba8:	041b      	lsls	r3, r3, #16
 8004baa:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8004bba:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f042 0206 	orr.w	r2, r2, #6
 8004be6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699a      	ldr	r2, [r3, #24]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f042 0201 	orr.w	r2, r2, #1
 8004bf6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	f000f800 	.word	0xf000f800

08004c18 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c26:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c2e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f003 0304 	and.w	r3, r3, #4
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d023      	beq.n	8004c82 <HAL_LTDC_IRQHandler+0x6a>
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d01e      	beq.n	8004c82 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0204 	bic.w	r2, r2, #4
 8004c52:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2204      	movs	r2, #4
 8004c5a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c62:	f043 0201 	orr.w	r2, r3, #1
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2204      	movs	r2, #4
 8004c70:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f7fd f827 	bl	8001cd0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f003 0302 	and.w	r3, r3, #2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d023      	beq.n	8004cd4 <HAL_LTDC_IRQHandler+0xbc>
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f003 0302 	and.w	r3, r3, #2
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d01e      	beq.n	8004cd4 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0202 	bic.w	r2, r2, #2
 8004ca4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2202      	movs	r2, #2
 8004cac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cb4:	f043 0202 	orr.w	r2, r3, #2
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2204      	movs	r2, #4
 8004cc2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7fc fffe 	bl	8001cd0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d01b      	beq.n	8004d16 <HAL_LTDC_IRQHandler+0xfe>
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	f003 0301 	and.w	r3, r3, #1
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d016      	beq.n	8004d16 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0201 	bic.w	r2, r2, #1
 8004cf6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f000 f825 	bl	8004d60 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f003 0308 	and.w	r3, r3, #8
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d01b      	beq.n	8004d58 <HAL_LTDC_IRQHandler+0x140>
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f003 0308 	and.w	r3, r3, #8
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d016      	beq.n	8004d58 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f022 0208 	bic.w	r2, r2, #8
 8004d38:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2208      	movs	r2, #8
 8004d40:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f80e 	bl	8004d74 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8004d58:	bf00      	nop
 8004d5a:	3710      	adds	r7, #16
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004d88:	b5b0      	push	{r4, r5, r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d101      	bne.n	8004da2 <HAL_LTDC_ConfigLayer+0x1a>
 8004d9e:	2302      	movs	r3, #2
 8004da0:	e02c      	b.n	8004dfc <HAL_LTDC_ConfigLayer+0x74>
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2202      	movs	r2, #2
 8004dae:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2134      	movs	r1, #52	; 0x34
 8004db8:	fb01 f303 	mul.w	r3, r1, r3
 8004dbc:	4413      	add	r3, r2
 8004dbe:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	4614      	mov	r4, r2
 8004dc6:	461d      	mov	r5, r3
 8004dc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004dcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004dd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004dd4:	682b      	ldr	r3, [r5, #0]
 8004dd6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	68b9      	ldr	r1, [r7, #8]
 8004ddc:	68f8      	ldr	r0, [r7, #12]
 8004dde:	f000 f811 	bl	8004e04 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2201      	movs	r2, #1
 8004de8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3710      	adds	r7, #16
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bdb0      	pop	{r4, r5, r7, pc}

08004e04 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b089      	sub	sp, #36	; 0x24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	0c1b      	lsrs	r3, r3, #16
 8004e1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e20:	4413      	add	r3, r2
 8004e22:	041b      	lsls	r3, r3, #16
 8004e24:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	01db      	lsls	r3, r3, #7
 8004e30:	4413      	add	r3, r2
 8004e32:	3384      	adds	r3, #132	; 0x84
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	6812      	ldr	r2, [r2, #0]
 8004e3a:	4611      	mov	r1, r2
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	01d2      	lsls	r2, r2, #7
 8004e40:	440a      	add	r2, r1
 8004e42:	3284      	adds	r2, #132	; 0x84
 8004e44:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004e48:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	0c1b      	lsrs	r3, r3, #16
 8004e56:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004e5a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004e5c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4619      	mov	r1, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	01db      	lsls	r3, r3, #7
 8004e68:	440b      	add	r3, r1
 8004e6a:	3384      	adds	r3, #132	; 0x84
 8004e6c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004e72:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	68da      	ldr	r2, [r3, #12]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e82:	4413      	add	r3, r2
 8004e84:	041b      	lsls	r3, r3, #16
 8004e86:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	01db      	lsls	r3, r3, #7
 8004e92:	4413      	add	r3, r2
 8004e94:	3384      	adds	r3, #132	; 0x84
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	68fa      	ldr	r2, [r7, #12]
 8004e9a:	6812      	ldr	r2, [r2, #0]
 8004e9c:	4611      	mov	r1, r2
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	01d2      	lsls	r2, r2, #7
 8004ea2:	440a      	add	r2, r1
 8004ea4:	3284      	adds	r2, #132	; 0x84
 8004ea6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004eaa:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	689a      	ldr	r2, [r3, #8]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004eba:	4413      	add	r3, r2
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	01db      	lsls	r3, r3, #7
 8004ec8:	440b      	add	r3, r1
 8004eca:	3384      	adds	r3, #132	; 0x84
 8004ecc:	4619      	mov	r1, r3
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	461a      	mov	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	01db      	lsls	r3, r3, #7
 8004ede:	4413      	add	r3, r2
 8004ee0:	3384      	adds	r3, #132	; 0x84
 8004ee2:	691b      	ldr	r3, [r3, #16]
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	6812      	ldr	r2, [r2, #0]
 8004ee8:	4611      	mov	r1, r2
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	01d2      	lsls	r2, r2, #7
 8004eee:	440a      	add	r2, r1
 8004ef0:	3284      	adds	r2, #132	; 0x84
 8004ef2:	f023 0307 	bic.w	r3, r3, #7
 8004ef6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	461a      	mov	r2, r3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	01db      	lsls	r3, r3, #7
 8004f02:	4413      	add	r3, r2
 8004f04:	3384      	adds	r3, #132	; 0x84
 8004f06:	461a      	mov	r2, r3
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004f14:	021b      	lsls	r3, r3, #8
 8004f16:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004f1e:	041b      	lsls	r3, r3, #16
 8004f20:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	061b      	lsls	r3, r3, #24
 8004f28:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	461a      	mov	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	01db      	lsls	r3, r3, #7
 8004f34:	4413      	add	r3, r2
 8004f36:	3384      	adds	r3, #132	; 0x84
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	461a      	mov	r2, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	01db      	lsls	r3, r3, #7
 8004f44:	4413      	add	r3, r2
 8004f46:	3384      	adds	r3, #132	; 0x84
 8004f48:	461a      	mov	r2, r3
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004f54:	461a      	mov	r2, r3
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	431a      	orrs	r2, r3
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4619      	mov	r1, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	01db      	lsls	r3, r3, #7
 8004f68:	440b      	add	r3, r1
 8004f6a:	3384      	adds	r3, #132	; 0x84
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	461a      	mov	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	01db      	lsls	r3, r3, #7
 8004f7e:	4413      	add	r3, r2
 8004f80:	3384      	adds	r3, #132	; 0x84
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	6812      	ldr	r2, [r2, #0]
 8004f88:	4611      	mov	r1, r2
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	01d2      	lsls	r2, r2, #7
 8004f8e:	440a      	add	r2, r1
 8004f90:	3284      	adds	r2, #132	; 0x84
 8004f92:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004f96:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	01db      	lsls	r3, r3, #7
 8004fa2:	4413      	add	r3, r2
 8004fa4:	3384      	adds	r3, #132	; 0x84
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	695b      	ldr	r3, [r3, #20]
 8004fac:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	01db      	lsls	r3, r3, #7
 8004fb8:	4413      	add	r3, r2
 8004fba:	3384      	adds	r3, #132	; 0x84
 8004fbc:	69db      	ldr	r3, [r3, #28]
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	6812      	ldr	r2, [r2, #0]
 8004fc2:	4611      	mov	r1, r2
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	01d2      	lsls	r2, r2, #7
 8004fc8:	440a      	add	r2, r1
 8004fca:	3284      	adds	r2, #132	; 0x84
 8004fcc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004fd0:	f023 0307 	bic.w	r3, r3, #7
 8004fd4:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	69da      	ldr	r2, [r3, #28]
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	68f9      	ldr	r1, [r7, #12]
 8004fe0:	6809      	ldr	r1, [r1, #0]
 8004fe2:	4608      	mov	r0, r1
 8004fe4:	6879      	ldr	r1, [r7, #4]
 8004fe6:	01c9      	lsls	r1, r1, #7
 8004fe8:	4401      	add	r1, r0
 8004fea:	3184      	adds	r1, #132	; 0x84
 8004fec:	4313      	orrs	r3, r2
 8004fee:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	01db      	lsls	r3, r3, #7
 8004ffa:	4413      	add	r3, r2
 8004ffc:	3384      	adds	r3, #132	; 0x84
 8004ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	461a      	mov	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	01db      	lsls	r3, r3, #7
 800500a:	4413      	add	r3, r2
 800500c:	3384      	adds	r3, #132	; 0x84
 800500e:	461a      	mov	r2, r3
 8005010:	2300      	movs	r3, #0
 8005012:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	461a      	mov	r2, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	01db      	lsls	r3, r3, #7
 800501e:	4413      	add	r3, r2
 8005020:	3384      	adds	r3, #132	; 0x84
 8005022:	461a      	mov	r2, r3
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005028:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d102      	bne.n	8005038 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005032:	2304      	movs	r3, #4
 8005034:	61fb      	str	r3, [r7, #28]
 8005036:	e01b      	b.n	8005070 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d102      	bne.n	8005046 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005040:	2303      	movs	r3, #3
 8005042:	61fb      	str	r3, [r7, #28]
 8005044:	e014      	b.n	8005070 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	2b04      	cmp	r3, #4
 800504c:	d00b      	beq.n	8005066 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005052:	2b02      	cmp	r3, #2
 8005054:	d007      	beq.n	8005066 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800505a:	2b03      	cmp	r3, #3
 800505c:	d003      	beq.n	8005066 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005062:	2b07      	cmp	r3, #7
 8005064:	d102      	bne.n	800506c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8005066:	2302      	movs	r3, #2
 8005068:	61fb      	str	r3, [r7, #28]
 800506a:	e001      	b.n	8005070 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 800506c:	2301      	movs	r3, #1
 800506e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	461a      	mov	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	01db      	lsls	r3, r3, #7
 800507a:	4413      	add	r3, r2
 800507c:	3384      	adds	r3, #132	; 0x84
 800507e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	6812      	ldr	r2, [r2, #0]
 8005084:	4611      	mov	r1, r2
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	01d2      	lsls	r2, r2, #7
 800508a:	440a      	add	r2, r1
 800508c:	3284      	adds	r2, #132	; 0x84
 800508e:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005092:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005098:	69fa      	ldr	r2, [r7, #28]
 800509a:	fb02 f303 	mul.w	r3, r2, r3
 800509e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	6859      	ldr	r1, [r3, #4]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	1acb      	subs	r3, r1, r3
 80050aa:	69f9      	ldr	r1, [r7, #28]
 80050ac:	fb01 f303 	mul.w	r3, r1, r3
 80050b0:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80050b2:	68f9      	ldr	r1, [r7, #12]
 80050b4:	6809      	ldr	r1, [r1, #0]
 80050b6:	4608      	mov	r0, r1
 80050b8:	6879      	ldr	r1, [r7, #4]
 80050ba:	01c9      	lsls	r1, r1, #7
 80050bc:	4401      	add	r1, r0
 80050be:	3184      	adds	r1, #132	; 0x84
 80050c0:	4313      	orrs	r3, r2
 80050c2:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	461a      	mov	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	01db      	lsls	r3, r3, #7
 80050ce:	4413      	add	r3, r2
 80050d0:	3384      	adds	r3, #132	; 0x84
 80050d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	6812      	ldr	r2, [r2, #0]
 80050d8:	4611      	mov	r1, r2
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	01d2      	lsls	r2, r2, #7
 80050de:	440a      	add	r2, r1
 80050e0:	3284      	adds	r2, #132	; 0x84
 80050e2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80050e6:	f023 0307 	bic.w	r3, r3, #7
 80050ea:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	461a      	mov	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	01db      	lsls	r3, r3, #7
 80050f6:	4413      	add	r3, r2
 80050f8:	3384      	adds	r3, #132	; 0x84
 80050fa:	461a      	mov	r2, r3
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005100:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	461a      	mov	r2, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	01db      	lsls	r3, r3, #7
 800510c:	4413      	add	r3, r2
 800510e:	3384      	adds	r3, #132	; 0x84
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	6812      	ldr	r2, [r2, #0]
 8005116:	4611      	mov	r1, r2
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	01d2      	lsls	r2, r2, #7
 800511c:	440a      	add	r2, r1
 800511e:	3284      	adds	r2, #132	; 0x84
 8005120:	f043 0301 	orr.w	r3, r3, #1
 8005124:	6013      	str	r3, [r2, #0]
}
 8005126:	bf00      	nop
 8005128:	3724      	adds	r7, #36	; 0x24
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
	...

08005134 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800513a:	2300      	movs	r3, #0
 800513c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800513e:	2300      	movs	r3, #0
 8005140:	603b      	str	r3, [r7, #0]
 8005142:	4b20      	ldr	r3, [pc, #128]	; (80051c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8005144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005146:	4a1f      	ldr	r2, [pc, #124]	; (80051c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8005148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800514c:	6413      	str	r3, [r2, #64]	; 0x40
 800514e:	4b1d      	ldr	r3, [pc, #116]	; (80051c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8005150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005156:	603b      	str	r3, [r7, #0]
 8005158:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800515a:	4b1b      	ldr	r3, [pc, #108]	; (80051c8 <HAL_PWREx_EnableOverDrive+0x94>)
 800515c:	2201      	movs	r2, #1
 800515e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005160:	f7fd fb70 	bl	8002844 <HAL_GetTick>
 8005164:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005166:	e009      	b.n	800517c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005168:	f7fd fb6c 	bl	8002844 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005176:	d901      	bls.n	800517c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e01f      	b.n	80051bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800517c:	4b13      	ldr	r3, [pc, #76]	; (80051cc <HAL_PWREx_EnableOverDrive+0x98>)
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005188:	d1ee      	bne.n	8005168 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800518a:	4b11      	ldr	r3, [pc, #68]	; (80051d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800518c:	2201      	movs	r2, #1
 800518e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005190:	f7fd fb58 	bl	8002844 <HAL_GetTick>
 8005194:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005196:	e009      	b.n	80051ac <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005198:	f7fd fb54 	bl	8002844 <HAL_GetTick>
 800519c:	4602      	mov	r2, r0
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051a6:	d901      	bls.n	80051ac <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e007      	b.n	80051bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80051ac:	4b07      	ldr	r3, [pc, #28]	; (80051cc <HAL_PWREx_EnableOverDrive+0x98>)
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051b8:	d1ee      	bne.n	8005198 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3708      	adds	r7, #8
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	40023800 	.word	0x40023800
 80051c8:	420e0040 	.word	0x420e0040
 80051cc:	40007000 	.word	0x40007000
 80051d0:	420e0044 	.word	0x420e0044

080051d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b084      	sub	sp, #16
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e0cc      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051e8:	4b68      	ldr	r3, [pc, #416]	; (800538c <HAL_RCC_ClockConfig+0x1b8>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 030f 	and.w	r3, r3, #15
 80051f0:	683a      	ldr	r2, [r7, #0]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d90c      	bls.n	8005210 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051f6:	4b65      	ldr	r3, [pc, #404]	; (800538c <HAL_RCC_ClockConfig+0x1b8>)
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	b2d2      	uxtb	r2, r2
 80051fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051fe:	4b63      	ldr	r3, [pc, #396]	; (800538c <HAL_RCC_ClockConfig+0x1b8>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 030f 	and.w	r3, r3, #15
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	429a      	cmp	r2, r3
 800520a:	d001      	beq.n	8005210 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e0b8      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d020      	beq.n	800525e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0304 	and.w	r3, r3, #4
 8005224:	2b00      	cmp	r3, #0
 8005226:	d005      	beq.n	8005234 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005228:	4b59      	ldr	r3, [pc, #356]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	4a58      	ldr	r2, [pc, #352]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 800522e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005232:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0308 	and.w	r3, r3, #8
 800523c:	2b00      	cmp	r3, #0
 800523e:	d005      	beq.n	800524c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005240:	4b53      	ldr	r3, [pc, #332]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	4a52      	ldr	r2, [pc, #328]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 8005246:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800524a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800524c:	4b50      	ldr	r3, [pc, #320]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	494d      	ldr	r1, [pc, #308]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 800525a:	4313      	orrs	r3, r2
 800525c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d044      	beq.n	80052f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d107      	bne.n	8005282 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005272:	4b47      	ldr	r3, [pc, #284]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d119      	bne.n	80052b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e07f      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2b02      	cmp	r3, #2
 8005288:	d003      	beq.n	8005292 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800528e:	2b03      	cmp	r3, #3
 8005290:	d107      	bne.n	80052a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005292:	4b3f      	ldr	r3, [pc, #252]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d109      	bne.n	80052b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e06f      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052a2:	4b3b      	ldr	r3, [pc, #236]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0302 	and.w	r3, r3, #2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e067      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052b2:	4b37      	ldr	r3, [pc, #220]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f023 0203 	bic.w	r2, r3, #3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	4934      	ldr	r1, [pc, #208]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052c4:	f7fd fabe 	bl	8002844 <HAL_GetTick>
 80052c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ca:	e00a      	b.n	80052e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052cc:	f7fd faba 	bl	8002844 <HAL_GetTick>
 80052d0:	4602      	mov	r2, r0
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80052da:	4293      	cmp	r3, r2
 80052dc:	d901      	bls.n	80052e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e04f      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052e2:	4b2b      	ldr	r3, [pc, #172]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f003 020c 	and.w	r2, r3, #12
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d1eb      	bne.n	80052cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052f4:	4b25      	ldr	r3, [pc, #148]	; (800538c <HAL_RCC_ClockConfig+0x1b8>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 030f 	and.w	r3, r3, #15
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d20c      	bcs.n	800531c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005302:	4b22      	ldr	r3, [pc, #136]	; (800538c <HAL_RCC_ClockConfig+0x1b8>)
 8005304:	683a      	ldr	r2, [r7, #0]
 8005306:	b2d2      	uxtb	r2, r2
 8005308:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800530a:	4b20      	ldr	r3, [pc, #128]	; (800538c <HAL_RCC_ClockConfig+0x1b8>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 030f 	and.w	r3, r3, #15
 8005312:	683a      	ldr	r2, [r7, #0]
 8005314:	429a      	cmp	r2, r3
 8005316:	d001      	beq.n	800531c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e032      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0304 	and.w	r3, r3, #4
 8005324:	2b00      	cmp	r3, #0
 8005326:	d008      	beq.n	800533a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005328:	4b19      	ldr	r3, [pc, #100]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	4916      	ldr	r1, [pc, #88]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 8005336:	4313      	orrs	r3, r2
 8005338:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 0308 	and.w	r3, r3, #8
 8005342:	2b00      	cmp	r3, #0
 8005344:	d009      	beq.n	800535a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005346:	4b12      	ldr	r3, [pc, #72]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	00db      	lsls	r3, r3, #3
 8005354:	490e      	ldr	r1, [pc, #56]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 8005356:	4313      	orrs	r3, r2
 8005358:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800535a:	f000 f821 	bl	80053a0 <HAL_RCC_GetSysClockFreq>
 800535e:	4602      	mov	r2, r0
 8005360:	4b0b      	ldr	r3, [pc, #44]	; (8005390 <HAL_RCC_ClockConfig+0x1bc>)
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	091b      	lsrs	r3, r3, #4
 8005366:	f003 030f 	and.w	r3, r3, #15
 800536a:	490a      	ldr	r1, [pc, #40]	; (8005394 <HAL_RCC_ClockConfig+0x1c0>)
 800536c:	5ccb      	ldrb	r3, [r1, r3]
 800536e:	fa22 f303 	lsr.w	r3, r2, r3
 8005372:	4a09      	ldr	r2, [pc, #36]	; (8005398 <HAL_RCC_ClockConfig+0x1c4>)
 8005374:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005376:	4b09      	ldr	r3, [pc, #36]	; (800539c <HAL_RCC_ClockConfig+0x1c8>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4618      	mov	r0, r3
 800537c:	f7fd fa1e 	bl	80027bc <HAL_InitTick>

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3710      	adds	r7, #16
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	40023c00 	.word	0x40023c00
 8005390:	40023800 	.word	0x40023800
 8005394:	0809eae0 	.word	0x0809eae0
 8005398:	20000004 	.word	0x20000004
 800539c:	20000008 	.word	0x20000008

080053a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053a4:	b094      	sub	sp, #80	; 0x50
 80053a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80053a8:	2300      	movs	r3, #0
 80053aa:	647b      	str	r3, [r7, #68]	; 0x44
 80053ac:	2300      	movs	r3, #0
 80053ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053b0:	2300      	movs	r3, #0
 80053b2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80053b4:	2300      	movs	r3, #0
 80053b6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053b8:	4b79      	ldr	r3, [pc, #484]	; (80055a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f003 030c 	and.w	r3, r3, #12
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d00d      	beq.n	80053e0 <HAL_RCC_GetSysClockFreq+0x40>
 80053c4:	2b08      	cmp	r3, #8
 80053c6:	f200 80e1 	bhi.w	800558c <HAL_RCC_GetSysClockFreq+0x1ec>
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d002      	beq.n	80053d4 <HAL_RCC_GetSysClockFreq+0x34>
 80053ce:	2b04      	cmp	r3, #4
 80053d0:	d003      	beq.n	80053da <HAL_RCC_GetSysClockFreq+0x3a>
 80053d2:	e0db      	b.n	800558c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053d4:	4b73      	ldr	r3, [pc, #460]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x204>)
 80053d6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80053d8:	e0db      	b.n	8005592 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80053da:	4b73      	ldr	r3, [pc, #460]	; (80055a8 <HAL_RCC_GetSysClockFreq+0x208>)
 80053dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80053de:	e0d8      	b.n	8005592 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80053e0:	4b6f      	ldr	r3, [pc, #444]	; (80055a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053e8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053ea:	4b6d      	ldr	r3, [pc, #436]	; (80055a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d063      	beq.n	80054be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053f6:	4b6a      	ldr	r3, [pc, #424]	; (80055a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	099b      	lsrs	r3, r3, #6
 80053fc:	2200      	movs	r2, #0
 80053fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8005400:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005408:	633b      	str	r3, [r7, #48]	; 0x30
 800540a:	2300      	movs	r3, #0
 800540c:	637b      	str	r3, [r7, #52]	; 0x34
 800540e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005412:	4622      	mov	r2, r4
 8005414:	462b      	mov	r3, r5
 8005416:	f04f 0000 	mov.w	r0, #0
 800541a:	f04f 0100 	mov.w	r1, #0
 800541e:	0159      	lsls	r1, r3, #5
 8005420:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005424:	0150      	lsls	r0, r2, #5
 8005426:	4602      	mov	r2, r0
 8005428:	460b      	mov	r3, r1
 800542a:	4621      	mov	r1, r4
 800542c:	1a51      	subs	r1, r2, r1
 800542e:	6139      	str	r1, [r7, #16]
 8005430:	4629      	mov	r1, r5
 8005432:	eb63 0301 	sbc.w	r3, r3, r1
 8005436:	617b      	str	r3, [r7, #20]
 8005438:	f04f 0200 	mov.w	r2, #0
 800543c:	f04f 0300 	mov.w	r3, #0
 8005440:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005444:	4659      	mov	r1, fp
 8005446:	018b      	lsls	r3, r1, #6
 8005448:	4651      	mov	r1, sl
 800544a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800544e:	4651      	mov	r1, sl
 8005450:	018a      	lsls	r2, r1, #6
 8005452:	4651      	mov	r1, sl
 8005454:	ebb2 0801 	subs.w	r8, r2, r1
 8005458:	4659      	mov	r1, fp
 800545a:	eb63 0901 	sbc.w	r9, r3, r1
 800545e:	f04f 0200 	mov.w	r2, #0
 8005462:	f04f 0300 	mov.w	r3, #0
 8005466:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800546a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800546e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005472:	4690      	mov	r8, r2
 8005474:	4699      	mov	r9, r3
 8005476:	4623      	mov	r3, r4
 8005478:	eb18 0303 	adds.w	r3, r8, r3
 800547c:	60bb      	str	r3, [r7, #8]
 800547e:	462b      	mov	r3, r5
 8005480:	eb49 0303 	adc.w	r3, r9, r3
 8005484:	60fb      	str	r3, [r7, #12]
 8005486:	f04f 0200 	mov.w	r2, #0
 800548a:	f04f 0300 	mov.w	r3, #0
 800548e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005492:	4629      	mov	r1, r5
 8005494:	024b      	lsls	r3, r1, #9
 8005496:	4621      	mov	r1, r4
 8005498:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800549c:	4621      	mov	r1, r4
 800549e:	024a      	lsls	r2, r1, #9
 80054a0:	4610      	mov	r0, r2
 80054a2:	4619      	mov	r1, r3
 80054a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054a6:	2200      	movs	r2, #0
 80054a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80054aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80054b0:	f7fa ff0e 	bl	80002d0 <__aeabi_uldivmod>
 80054b4:	4602      	mov	r2, r0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4613      	mov	r3, r2
 80054ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054bc:	e058      	b.n	8005570 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054be:	4b38      	ldr	r3, [pc, #224]	; (80055a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	099b      	lsrs	r3, r3, #6
 80054c4:	2200      	movs	r2, #0
 80054c6:	4618      	mov	r0, r3
 80054c8:	4611      	mov	r1, r2
 80054ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80054ce:	623b      	str	r3, [r7, #32]
 80054d0:	2300      	movs	r3, #0
 80054d2:	627b      	str	r3, [r7, #36]	; 0x24
 80054d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80054d8:	4642      	mov	r2, r8
 80054da:	464b      	mov	r3, r9
 80054dc:	f04f 0000 	mov.w	r0, #0
 80054e0:	f04f 0100 	mov.w	r1, #0
 80054e4:	0159      	lsls	r1, r3, #5
 80054e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054ea:	0150      	lsls	r0, r2, #5
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	4641      	mov	r1, r8
 80054f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80054f6:	4649      	mov	r1, r9
 80054f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80054fc:	f04f 0200 	mov.w	r2, #0
 8005500:	f04f 0300 	mov.w	r3, #0
 8005504:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005508:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800550c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005510:	ebb2 040a 	subs.w	r4, r2, sl
 8005514:	eb63 050b 	sbc.w	r5, r3, fp
 8005518:	f04f 0200 	mov.w	r2, #0
 800551c:	f04f 0300 	mov.w	r3, #0
 8005520:	00eb      	lsls	r3, r5, #3
 8005522:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005526:	00e2      	lsls	r2, r4, #3
 8005528:	4614      	mov	r4, r2
 800552a:	461d      	mov	r5, r3
 800552c:	4643      	mov	r3, r8
 800552e:	18e3      	adds	r3, r4, r3
 8005530:	603b      	str	r3, [r7, #0]
 8005532:	464b      	mov	r3, r9
 8005534:	eb45 0303 	adc.w	r3, r5, r3
 8005538:	607b      	str	r3, [r7, #4]
 800553a:	f04f 0200 	mov.w	r2, #0
 800553e:	f04f 0300 	mov.w	r3, #0
 8005542:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005546:	4629      	mov	r1, r5
 8005548:	028b      	lsls	r3, r1, #10
 800554a:	4621      	mov	r1, r4
 800554c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005550:	4621      	mov	r1, r4
 8005552:	028a      	lsls	r2, r1, #10
 8005554:	4610      	mov	r0, r2
 8005556:	4619      	mov	r1, r3
 8005558:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800555a:	2200      	movs	r2, #0
 800555c:	61bb      	str	r3, [r7, #24]
 800555e:	61fa      	str	r2, [r7, #28]
 8005560:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005564:	f7fa feb4 	bl	80002d0 <__aeabi_uldivmod>
 8005568:	4602      	mov	r2, r0
 800556a:	460b      	mov	r3, r1
 800556c:	4613      	mov	r3, r2
 800556e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005570:	4b0b      	ldr	r3, [pc, #44]	; (80055a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	0c1b      	lsrs	r3, r3, #16
 8005576:	f003 0303 	and.w	r3, r3, #3
 800557a:	3301      	adds	r3, #1
 800557c:	005b      	lsls	r3, r3, #1
 800557e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005580:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005582:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005584:	fbb2 f3f3 	udiv	r3, r2, r3
 8005588:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800558a:	e002      	b.n	8005592 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800558c:	4b05      	ldr	r3, [pc, #20]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800558e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005590:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005592:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005594:	4618      	mov	r0, r3
 8005596:	3750      	adds	r7, #80	; 0x50
 8005598:	46bd      	mov	sp, r7
 800559a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800559e:	bf00      	nop
 80055a0:	40023800 	.word	0x40023800
 80055a4:	00f42400 	.word	0x00f42400
 80055a8:	007a1200 	.word	0x007a1200

080055ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055b0:	4b03      	ldr	r3, [pc, #12]	; (80055c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80055b2:	681b      	ldr	r3, [r3, #0]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	20000004 	.word	0x20000004

080055c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80055c8:	f7ff fff0 	bl	80055ac <HAL_RCC_GetHCLKFreq>
 80055cc:	4602      	mov	r2, r0
 80055ce:	4b05      	ldr	r3, [pc, #20]	; (80055e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	0a9b      	lsrs	r3, r3, #10
 80055d4:	f003 0307 	and.w	r3, r3, #7
 80055d8:	4903      	ldr	r1, [pc, #12]	; (80055e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055da:	5ccb      	ldrb	r3, [r1, r3]
 80055dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40023800 	.word	0x40023800
 80055e8:	0809eaf0 	.word	0x0809eaf0

080055ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80055f0:	f7ff ffdc 	bl	80055ac <HAL_RCC_GetHCLKFreq>
 80055f4:	4602      	mov	r2, r0
 80055f6:	4b05      	ldr	r3, [pc, #20]	; (800560c <HAL_RCC_GetPCLK2Freq+0x20>)
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	0b5b      	lsrs	r3, r3, #13
 80055fc:	f003 0307 	and.w	r3, r3, #7
 8005600:	4903      	ldr	r1, [pc, #12]	; (8005610 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005602:	5ccb      	ldrb	r3, [r1, r3]
 8005604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005608:	4618      	mov	r0, r3
 800560a:	bd80      	pop	{r7, pc}
 800560c:	40023800 	.word	0x40023800
 8005610:	0809eaf0 	.word	0x0809eaf0

08005614 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b088      	sub	sp, #32
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800561c:	2300      	movs	r3, #0
 800561e:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 8005620:	2300      	movs	r3, #0
 8005622:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 8005624:	2300      	movs	r3, #0
 8005626:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 8005628:	2300      	movs	r3, #0
 800562a:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800562c:	2300      	movs	r3, #0
 800562e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00a      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800563c:	4b66      	ldr	r3, [pc, #408]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800563e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005642:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800564a:	4963      	ldr	r1, [pc, #396]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800564c:	4313      	orrs	r3, r2
 800564e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00a      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800565e:	4b5e      	ldr	r3, [pc, #376]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005660:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005664:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800566c:	495a      	ldr	r1, [pc, #360]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800566e:	4313      	orrs	r3, r2
 8005670:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0301 	and.w	r3, r3, #1
 800567c:	2b00      	cmp	r3, #0
 800567e:	d10b      	bne.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005688:	2b00      	cmp	r3, #0
 800568a:	d105      	bne.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005694:	2b00      	cmp	r3, #0
 8005696:	d075      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005698:	4b50      	ldr	r3, [pc, #320]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800569a:	2200      	movs	r2, #0
 800569c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800569e:	f7fd f8d1 	bl	8002844 <HAL_GetTick>
 80056a2:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056a4:	e008      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80056a6:	f7fd f8cd 	bl	8002844 <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d901      	bls.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e1dc      	b.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056b8:	4b47      	ldr	r3, [pc, #284]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1f0      	bne.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d009      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	019a      	lsls	r2, r3, #6
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	071b      	lsls	r3, r3, #28
 80056dc:	493e      	ldr	r1, [pc, #248]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d01f      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80056f0:	4b39      	ldr	r3, [pc, #228]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80056f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056f6:	0f1b      	lsrs	r3, r3, #28
 80056f8:	f003 0307 	and.w	r3, r3, #7
 80056fc:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	019a      	lsls	r2, r3, #6
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	061b      	lsls	r3, r3, #24
 800570a:	431a      	orrs	r2, r3
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	071b      	lsls	r3, r3, #28
 8005710:	4931      	ldr	r1, [pc, #196]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005712:	4313      	orrs	r3, r2
 8005714:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005718:	4b2f      	ldr	r3, [pc, #188]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800571a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800571e:	f023 021f 	bic.w	r2, r3, #31
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	3b01      	subs	r3, #1
 8005728:	492b      	ldr	r1, [pc, #172]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800572a:	4313      	orrs	r3, r2
 800572c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00d      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	019a      	lsls	r2, r3, #6
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	061b      	lsls	r3, r3, #24
 8005748:	431a      	orrs	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	071b      	lsls	r3, r3, #28
 8005750:	4921      	ldr	r1, [pc, #132]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005752:	4313      	orrs	r3, r2
 8005754:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005758:	4b20      	ldr	r3, [pc, #128]	; (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800575a:	2201      	movs	r2, #1
 800575c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800575e:	f7fd f871 	bl	8002844 <HAL_GetTick>
 8005762:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005764:	e008      	b.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005766:	f7fd f86d 	bl	8002844 <HAL_GetTick>
 800576a:	4602      	mov	r2, r0
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	1ad3      	subs	r3, r2, r3
 8005770:	2b02      	cmp	r3, #2
 8005772:	d901      	bls.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	e17c      	b.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005778:	4b17      	ldr	r3, [pc, #92]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d0f0      	beq.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0304 	and.w	r3, r3, #4
 800578c:	2b00      	cmp	r3, #0
 800578e:	d112      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005798:	2b00      	cmp	r3, #0
 800579a:	d10c      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f000 80ce 	beq.w	8005946 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 80057ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057b2:	f040 80c8 	bne.w	8005946 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80057b6:	4b0a      	ldr	r3, [pc, #40]	; (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80057bc:	f7fd f842 	bl	8002844 <HAL_GetTick>
 80057c0:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80057c2:	e00f      	b.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80057c4:	f7fd f83e 	bl	8002844 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d908      	bls.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e14d      	b.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 80057d6:	bf00      	nop
 80057d8:	40023800 	.word	0x40023800
 80057dc:	42470068 	.word	0x42470068
 80057e0:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80057e4:	4ba5      	ldr	r3, [pc, #660]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80057f0:	d0e8      	beq.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0304 	and.w	r3, r3, #4
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d02e      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80057fe:	4b9f      	ldr	r3, [pc, #636]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005800:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005804:	0c1b      	lsrs	r3, r3, #16
 8005806:	f003 0303 	and.w	r3, r3, #3
 800580a:	3301      	adds	r3, #1
 800580c:	005b      	lsls	r3, r3, #1
 800580e:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005810:	4b9a      	ldr	r3, [pc, #616]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005816:	0f1b      	lsrs	r3, r3, #28
 8005818:	f003 0307 	and.w	r3, r3, #7
 800581c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	019a      	lsls	r2, r3, #6
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	085b      	lsrs	r3, r3, #1
 8005828:	3b01      	subs	r3, #1
 800582a:	041b      	lsls	r3, r3, #16
 800582c:	431a      	orrs	r2, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	061b      	lsls	r3, r3, #24
 8005834:	431a      	orrs	r2, r3
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	071b      	lsls	r3, r3, #28
 800583a:	4990      	ldr	r1, [pc, #576]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800583c:	4313      	orrs	r3, r2
 800583e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005842:	4b8e      	ldr	r3, [pc, #568]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005844:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005848:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005850:	3b01      	subs	r3, #1
 8005852:	021b      	lsls	r3, r3, #8
 8005854:	4989      	ldr	r1, [pc, #548]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005856:	4313      	orrs	r3, r2
 8005858:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0308 	and.w	r3, r3, #8
 8005864:	2b00      	cmp	r3, #0
 8005866:	d02c      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8005868:	4b84      	ldr	r3, [pc, #528]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800586a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800586e:	0c1b      	lsrs	r3, r3, #16
 8005870:	f003 0303 	and.w	r3, r3, #3
 8005874:	3301      	adds	r3, #1
 8005876:	005b      	lsls	r3, r3, #1
 8005878:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800587a:	4b80      	ldr	r3, [pc, #512]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800587c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005880:	0e1b      	lsrs	r3, r3, #24
 8005882:	f003 030f 	and.w	r3, r3, #15
 8005886:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	019a      	lsls	r2, r3, #6
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	085b      	lsrs	r3, r3, #1
 8005892:	3b01      	subs	r3, #1
 8005894:	041b      	lsls	r3, r3, #16
 8005896:	431a      	orrs	r2, r3
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	061b      	lsls	r3, r3, #24
 800589c:	431a      	orrs	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	69db      	ldr	r3, [r3, #28]
 80058a2:	071b      	lsls	r3, r3, #28
 80058a4:	4975      	ldr	r1, [pc, #468]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80058ac:	4b73      	ldr	r3, [pc, #460]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80058ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058b2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ba:	4970      	ldr	r1, [pc, #448]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80058bc:	4313      	orrs	r3, r2
 80058be:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d024      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 80058d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058d6:	d11f      	bne.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80058d8:	4b68      	ldr	r3, [pc, #416]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80058da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058de:	0e1b      	lsrs	r3, r3, #24
 80058e0:	f003 030f 	and.w	r3, r3, #15
 80058e4:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80058e6:	4b65      	ldr	r3, [pc, #404]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80058e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ec:	0f1b      	lsrs	r3, r3, #28
 80058ee:	f003 0307 	and.w	r3, r3, #7
 80058f2:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	019a      	lsls	r2, r3, #6
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	695b      	ldr	r3, [r3, #20]
 80058fe:	085b      	lsrs	r3, r3, #1
 8005900:	3b01      	subs	r3, #1
 8005902:	041b      	lsls	r3, r3, #16
 8005904:	431a      	orrs	r2, r3
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	061b      	lsls	r3, r3, #24
 800590a:	431a      	orrs	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	071b      	lsls	r3, r3, #28
 8005910:	495a      	ldr	r1, [pc, #360]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005912:	4313      	orrs	r3, r2
 8005914:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005918:	4b59      	ldr	r3, [pc, #356]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800591a:	2201      	movs	r2, #1
 800591c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800591e:	f7fc ff91 	bl	8002844 <HAL_GetTick>
 8005922:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005924:	e008      	b.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005926:	f7fc ff8d 	bl	8002844 <HAL_GetTick>
 800592a:	4602      	mov	r2, r0
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	2b02      	cmp	r3, #2
 8005932:	d901      	bls.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005934:	2303      	movs	r3, #3
 8005936:	e09c      	b.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005938:	4b50      	ldr	r3, [pc, #320]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005940:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005944:	d1ef      	bne.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0320 	and.w	r3, r3, #32
 800594e:	2b00      	cmp	r3, #0
 8005950:	f000 8083 	beq.w	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005954:	2300      	movs	r3, #0
 8005956:	60bb      	str	r3, [r7, #8]
 8005958:	4b48      	ldr	r3, [pc, #288]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800595a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595c:	4a47      	ldr	r2, [pc, #284]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800595e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005962:	6413      	str	r3, [r2, #64]	; 0x40
 8005964:	4b45      	ldr	r3, [pc, #276]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800596c:	60bb      	str	r3, [r7, #8]
 800596e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005970:	4b44      	ldr	r3, [pc, #272]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a43      	ldr	r2, [pc, #268]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005976:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800597a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800597c:	f7fc ff62 	bl	8002844 <HAL_GetTick>
 8005980:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005982:	e008      	b.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005984:	f7fc ff5e 	bl	8002844 <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	2b02      	cmp	r3, #2
 8005990:	d901      	bls.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e06d      	b.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005996:	4b3b      	ldr	r3, [pc, #236]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d0f0      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059a2:	4b36      	ldr	r3, [pc, #216]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059aa:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d02f      	beq.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ba:	69ba      	ldr	r2, [r7, #24]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d028      	beq.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059c0:	4b2e      	ldr	r3, [pc, #184]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059c8:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059ca:	4b2f      	ldr	r3, [pc, #188]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80059cc:	2201      	movs	r2, #1
 80059ce:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059d0:	4b2d      	ldr	r3, [pc, #180]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80059d2:	2200      	movs	r2, #0
 80059d4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80059d6:	4a29      	ldr	r2, [pc, #164]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80059dc:	4b27      	ldr	r3, [pc, #156]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80059de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059e0:	f003 0301 	and.w	r3, r3, #1
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d114      	bne.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80059e8:	f7fc ff2c 	bl	8002844 <HAL_GetTick>
 80059ec:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059ee:	e00a      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059f0:	f7fc ff28 	bl	8002844 <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d901      	bls.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e035      	b.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a06:	4b1d      	ldr	r3, [pc, #116]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d0ee      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a1e:	d10d      	bne.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8005a20:	4b16      	ldr	r3, [pc, #88]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a2c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005a30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a34:	4911      	ldr	r1, [pc, #68]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005a36:	4313      	orrs	r3, r2
 8005a38:	608b      	str	r3, [r1, #8]
 8005a3a:	e005      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8005a3c:	4b0f      	ldr	r3, [pc, #60]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	4a0e      	ldr	r2, [pc, #56]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005a42:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005a46:	6093      	str	r3, [r2, #8]
 8005a48:	4b0c      	ldr	r3, [pc, #48]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005a4a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a54:	4909      	ldr	r1, [pc, #36]	; (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0310 	and.w	r3, r3, #16
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d004      	beq.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8005a6c:	4b07      	ldr	r3, [pc, #28]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8005a6e:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3720      	adds	r7, #32
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	40023800 	.word	0x40023800
 8005a80:	42470070 	.word	0x42470070
 8005a84:	40007000 	.word	0x40007000
 8005a88:	42470e40 	.word	0x42470e40
 8005a8c:	424711e0 	.word	0x424711e0

08005a90 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b086      	sub	sp, #24
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e273      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0301 	and.w	r3, r3, #1
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d075      	beq.n	8005b9a <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005aae:	4b88      	ldr	r3, [pc, #544]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f003 030c 	and.w	r3, r3, #12
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	d00c      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aba:	4b85      	ldr	r3, [pc, #532]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005ac2:	2b08      	cmp	r3, #8
 8005ac4:	d112      	bne.n	8005aec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ac6:	4b82      	ldr	r3, [pc, #520]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ace:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005ad2:	d10b      	bne.n	8005aec <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ad4:	4b7e      	ldr	r3, [pc, #504]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d05b      	beq.n	8005b98 <HAL_RCC_OscConfig+0x108>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d157      	bne.n	8005b98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e24e      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005af4:	d106      	bne.n	8005b04 <HAL_RCC_OscConfig+0x74>
 8005af6:	4b76      	ldr	r3, [pc, #472]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a75      	ldr	r2, [pc, #468]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b00:	6013      	str	r3, [r2, #0]
 8005b02:	e01d      	b.n	8005b40 <HAL_RCC_OscConfig+0xb0>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b0c:	d10c      	bne.n	8005b28 <HAL_RCC_OscConfig+0x98>
 8005b0e:	4b70      	ldr	r3, [pc, #448]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a6f      	ldr	r2, [pc, #444]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	4b6d      	ldr	r3, [pc, #436]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a6c      	ldr	r2, [pc, #432]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b24:	6013      	str	r3, [r2, #0]
 8005b26:	e00b      	b.n	8005b40 <HAL_RCC_OscConfig+0xb0>
 8005b28:	4b69      	ldr	r3, [pc, #420]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a68      	ldr	r2, [pc, #416]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b32:	6013      	str	r3, [r2, #0]
 8005b34:	4b66      	ldr	r3, [pc, #408]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a65      	ldr	r2, [pc, #404]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d013      	beq.n	8005b70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b48:	f7fc fe7c 	bl	8002844 <HAL_GetTick>
 8005b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b4e:	e008      	b.n	8005b62 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b50:	f7fc fe78 	bl	8002844 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	2b64      	cmp	r3, #100	; 0x64
 8005b5c:	d901      	bls.n	8005b62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e213      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b62:	4b5b      	ldr	r3, [pc, #364]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d0f0      	beq.n	8005b50 <HAL_RCC_OscConfig+0xc0>
 8005b6e:	e014      	b.n	8005b9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b70:	f7fc fe68 	bl	8002844 <HAL_GetTick>
 8005b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b76:	e008      	b.n	8005b8a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b78:	f7fc fe64 	bl	8002844 <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	2b64      	cmp	r3, #100	; 0x64
 8005b84:	d901      	bls.n	8005b8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e1ff      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b8a:	4b51      	ldr	r3, [pc, #324]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1f0      	bne.n	8005b78 <HAL_RCC_OscConfig+0xe8>
 8005b96:	e000      	b.n	8005b9a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 0302 	and.w	r3, r3, #2
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d063      	beq.n	8005c6e <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005ba6:	4b4a      	ldr	r3, [pc, #296]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f003 030c 	and.w	r3, r3, #12
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00b      	beq.n	8005bca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bb2:	4b47      	ldr	r3, [pc, #284]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005bba:	2b08      	cmp	r3, #8
 8005bbc:	d11c      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bbe:	4b44      	ldr	r3, [pc, #272]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d116      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bca:	4b41      	ldr	r3, [pc, #260]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0302 	and.w	r3, r3, #2
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d005      	beq.n	8005be2 <HAL_RCC_OscConfig+0x152>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d001      	beq.n	8005be2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e1d3      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005be2:	4b3b      	ldr	r3, [pc, #236]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	00db      	lsls	r3, r3, #3
 8005bf0:	4937      	ldr	r1, [pc, #220]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bf6:	e03a      	b.n	8005c6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d020      	beq.n	8005c42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c00:	4b34      	ldr	r3, [pc, #208]	; (8005cd4 <HAL_RCC_OscConfig+0x244>)
 8005c02:	2201      	movs	r2, #1
 8005c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c06:	f7fc fe1d 	bl	8002844 <HAL_GetTick>
 8005c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c0c:	e008      	b.n	8005c20 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c0e:	f7fc fe19 	bl	8002844 <HAL_GetTick>
 8005c12:	4602      	mov	r2, r0
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d901      	bls.n	8005c20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e1b4      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c20:	4b2b      	ldr	r3, [pc, #172]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 0302 	and.w	r3, r3, #2
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d0f0      	beq.n	8005c0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c2c:	4b28      	ldr	r3, [pc, #160]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	00db      	lsls	r3, r3, #3
 8005c3a:	4925      	ldr	r1, [pc, #148]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	600b      	str	r3, [r1, #0]
 8005c40:	e015      	b.n	8005c6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c42:	4b24      	ldr	r3, [pc, #144]	; (8005cd4 <HAL_RCC_OscConfig+0x244>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c48:	f7fc fdfc 	bl	8002844 <HAL_GetTick>
 8005c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c4e:	e008      	b.n	8005c62 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c50:	f7fc fdf8 	bl	8002844 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e193      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c62:	4b1b      	ldr	r3, [pc, #108]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0302 	and.w	r3, r3, #2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1f0      	bne.n	8005c50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0308 	and.w	r3, r3, #8
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d036      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d016      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c82:	4b15      	ldr	r3, [pc, #84]	; (8005cd8 <HAL_RCC_OscConfig+0x248>)
 8005c84:	2201      	movs	r2, #1
 8005c86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c88:	f7fc fddc 	bl	8002844 <HAL_GetTick>
 8005c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c8e:	e008      	b.n	8005ca2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c90:	f7fc fdd8 	bl	8002844 <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d901      	bls.n	8005ca2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e173      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ca2:	4b0b      	ldr	r3, [pc, #44]	; (8005cd0 <HAL_RCC_OscConfig+0x240>)
 8005ca4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d0f0      	beq.n	8005c90 <HAL_RCC_OscConfig+0x200>
 8005cae:	e01b      	b.n	8005ce8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cb0:	4b09      	ldr	r3, [pc, #36]	; (8005cd8 <HAL_RCC_OscConfig+0x248>)
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb6:	f7fc fdc5 	bl	8002844 <HAL_GetTick>
 8005cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cbc:	e00e      	b.n	8005cdc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005cbe:	f7fc fdc1 	bl	8002844 <HAL_GetTick>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d907      	bls.n	8005cdc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e15c      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
 8005cd0:	40023800 	.word	0x40023800
 8005cd4:	42470000 	.word	0x42470000
 8005cd8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cdc:	4b8a      	ldr	r3, [pc, #552]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005cde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1ea      	bne.n	8005cbe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0304 	and.w	r3, r3, #4
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 8097 	beq.w	8005e24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cfa:	4b83      	ldr	r3, [pc, #524]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10f      	bne.n	8005d26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d06:	2300      	movs	r3, #0
 8005d08:	60bb      	str	r3, [r7, #8]
 8005d0a:	4b7f      	ldr	r3, [pc, #508]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0e:	4a7e      	ldr	r2, [pc, #504]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d14:	6413      	str	r3, [r2, #64]	; 0x40
 8005d16:	4b7c      	ldr	r3, [pc, #496]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d1e:	60bb      	str	r3, [r7, #8]
 8005d20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d22:	2301      	movs	r3, #1
 8005d24:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d26:	4b79      	ldr	r3, [pc, #484]	; (8005f0c <HAL_RCC_OscConfig+0x47c>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d118      	bne.n	8005d64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d32:	4b76      	ldr	r3, [pc, #472]	; (8005f0c <HAL_RCC_OscConfig+0x47c>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a75      	ldr	r2, [pc, #468]	; (8005f0c <HAL_RCC_OscConfig+0x47c>)
 8005d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d3e:	f7fc fd81 	bl	8002844 <HAL_GetTick>
 8005d42:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d44:	e008      	b.n	8005d58 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d46:	f7fc fd7d 	bl	8002844 <HAL_GetTick>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d901      	bls.n	8005d58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e118      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d58:	4b6c      	ldr	r3, [pc, #432]	; (8005f0c <HAL_RCC_OscConfig+0x47c>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d0f0      	beq.n	8005d46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d106      	bne.n	8005d7a <HAL_RCC_OscConfig+0x2ea>
 8005d6c:	4b66      	ldr	r3, [pc, #408]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005d6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d70:	4a65      	ldr	r2, [pc, #404]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005d72:	f043 0301 	orr.w	r3, r3, #1
 8005d76:	6713      	str	r3, [r2, #112]	; 0x70
 8005d78:	e01c      	b.n	8005db4 <HAL_RCC_OscConfig+0x324>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	2b05      	cmp	r3, #5
 8005d80:	d10c      	bne.n	8005d9c <HAL_RCC_OscConfig+0x30c>
 8005d82:	4b61      	ldr	r3, [pc, #388]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005d84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d86:	4a60      	ldr	r2, [pc, #384]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005d88:	f043 0304 	orr.w	r3, r3, #4
 8005d8c:	6713      	str	r3, [r2, #112]	; 0x70
 8005d8e:	4b5e      	ldr	r3, [pc, #376]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d92:	4a5d      	ldr	r2, [pc, #372]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005d94:	f043 0301 	orr.w	r3, r3, #1
 8005d98:	6713      	str	r3, [r2, #112]	; 0x70
 8005d9a:	e00b      	b.n	8005db4 <HAL_RCC_OscConfig+0x324>
 8005d9c:	4b5a      	ldr	r3, [pc, #360]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005da0:	4a59      	ldr	r2, [pc, #356]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005da2:	f023 0301 	bic.w	r3, r3, #1
 8005da6:	6713      	str	r3, [r2, #112]	; 0x70
 8005da8:	4b57      	ldr	r3, [pc, #348]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005daa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dac:	4a56      	ldr	r2, [pc, #344]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005dae:	f023 0304 	bic.w	r3, r3, #4
 8005db2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d015      	beq.n	8005de8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dbc:	f7fc fd42 	bl	8002844 <HAL_GetTick>
 8005dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dc2:	e00a      	b.n	8005dda <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dc4:	f7fc fd3e 	bl	8002844 <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d901      	bls.n	8005dda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e0d7      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dda:	4b4b      	ldr	r3, [pc, #300]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dde:	f003 0302 	and.w	r3, r3, #2
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d0ee      	beq.n	8005dc4 <HAL_RCC_OscConfig+0x334>
 8005de6:	e014      	b.n	8005e12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de8:	f7fc fd2c 	bl	8002844 <HAL_GetTick>
 8005dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dee:	e00a      	b.n	8005e06 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005df0:	f7fc fd28 	bl	8002844 <HAL_GetTick>
 8005df4:	4602      	mov	r2, r0
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e0c1      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e06:	4b40      	ldr	r3, [pc, #256]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1ee      	bne.n	8005df0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e12:	7dfb      	ldrb	r3, [r7, #23]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d105      	bne.n	8005e24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e18:	4b3b      	ldr	r3, [pc, #236]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1c:	4a3a      	ldr	r2, [pc, #232]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005e1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e22:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 80ad 	beq.w	8005f88 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e2e:	4b36      	ldr	r3, [pc, #216]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f003 030c 	and.w	r3, r3, #12
 8005e36:	2b08      	cmp	r3, #8
 8005e38:	d060      	beq.n	8005efc <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d145      	bne.n	8005ece <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e42:	4b33      	ldr	r3, [pc, #204]	; (8005f10 <HAL_RCC_OscConfig+0x480>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e48:	f7fc fcfc 	bl	8002844 <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e50:	f7fc fcf8 	bl	8002844 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e093      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e62:	4b29      	ldr	r3, [pc, #164]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1f0      	bne.n	8005e50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	69da      	ldr	r2, [r3, #28]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	431a      	orrs	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e7c:	019b      	lsls	r3, r3, #6
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e84:	085b      	lsrs	r3, r3, #1
 8005e86:	3b01      	subs	r3, #1
 8005e88:	041b      	lsls	r3, r3, #16
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e90:	061b      	lsls	r3, r3, #24
 8005e92:	431a      	orrs	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e98:	071b      	lsls	r3, r3, #28
 8005e9a:	491b      	ldr	r1, [pc, #108]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ea0:	4b1b      	ldr	r3, [pc, #108]	; (8005f10 <HAL_RCC_OscConfig+0x480>)
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ea6:	f7fc fccd 	bl	8002844 <HAL_GetTick>
 8005eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005eac:	e008      	b.n	8005ec0 <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005eae:	f7fc fcc9 	bl	8002844 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d901      	bls.n	8005ec0 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e064      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ec0:	4b11      	ldr	r3, [pc, #68]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d0f0      	beq.n	8005eae <HAL_RCC_OscConfig+0x41e>
 8005ecc:	e05c      	b.n	8005f88 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ece:	4b10      	ldr	r3, [pc, #64]	; (8005f10 <HAL_RCC_OscConfig+0x480>)
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed4:	f7fc fcb6 	bl	8002844 <HAL_GetTick>
 8005ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eda:	e008      	b.n	8005eee <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005edc:	f7fc fcb2 	bl	8002844 <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d901      	bls.n	8005eee <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e04d      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eee:	4b06      	ldr	r3, [pc, #24]	; (8005f08 <HAL_RCC_OscConfig+0x478>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1f0      	bne.n	8005edc <HAL_RCC_OscConfig+0x44c>
 8005efa:	e045      	b.n	8005f88 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d107      	bne.n	8005f14 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e040      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
 8005f08:	40023800 	.word	0x40023800
 8005f0c:	40007000 	.word	0x40007000
 8005f10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f14:	4b1f      	ldr	r3, [pc, #124]	; (8005f94 <HAL_RCC_OscConfig+0x504>)
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d030      	beq.n	8005f84 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d129      	bne.n	8005f84 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d122      	bne.n	8005f84 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005f44:	4013      	ands	r3, r2
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005f4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d119      	bne.n	8005f84 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f5a:	085b      	lsrs	r3, r3, #1
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d10f      	bne.n	8005f84 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d107      	bne.n	8005f84 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f7e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d001      	beq.n	8005f88 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e000      	b.n	8005f8a <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3718      	adds	r7, #24
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	40023800 	.word	0x40023800

08005f98 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d101      	bne.n	8005fac <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e025      	b.n	8005ff8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d106      	bne.n	8005fc6 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f7fb f98d 	bl	80012e0 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2202      	movs	r2, #2
 8005fca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	3304      	adds	r3, #4
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	4610      	mov	r0, r2
 8005fda:	f001 f909 	bl	80071f0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6818      	ldr	r0, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	6839      	ldr	r1, [r7, #0]
 8005fea:	f001 f95e 	bl	80072aa <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3708      	adds	r7, #8
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <HAL_SDRAM_IRQHandler>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval HAL status
  */
void HAL_SDRAM_IRQHandler(SDRAM_HandleTypeDef *hsdram)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  /* Check SDRAM interrupt Rising edge flag */
  if (__FMC_SDRAM_GET_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_IT))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	f003 0301 	and.w	r3, r3, #1
 8006012:	2b01      	cmp	r3, #1
 8006014:	d10a      	bne.n	800602c <HAL_SDRAM_IRQHandler+0x2c>
  {
    /* SDRAM refresh error interrupt callback */
#if (USE_HAL_SDRAM_REGISTER_CALLBACKS == 1)
    hsdram->RefreshErrorCallback(hsdram);
#else
    HAL_SDRAM_RefreshErrorCallback(hsdram);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 f80c 	bl	8006034 <HAL_SDRAM_RefreshErrorCallback>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */

    /* Clear SDRAM refresh error interrupt pending bit */
    __FMC_SDRAM_CLEAR_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_ERROR);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	695a      	ldr	r2, [r3, #20]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0201 	orr.w	r2, r2, #1
 800602a:	615a      	str	r2, [r3, #20]
  }
}
 800602c:	bf00      	nop
 800602e:	3708      	adds	r7, #8
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <HAL_SDRAM_RefreshErrorCallback>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_RefreshErrorCallback(SDRAM_HandleTypeDef *hsdram)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_RefreshErrorCallback could be implemented in the user file
   */
}
 800603c:	bf00      	nop
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800605a:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800605c:	7dfb      	ldrb	r3, [r7, #23]
 800605e:	2b02      	cmp	r3, #2
 8006060:	d101      	bne.n	8006066 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8006062:	2302      	movs	r3, #2
 8006064:	e021      	b.n	80060aa <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006066:	7dfb      	ldrb	r3, [r7, #23]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d002      	beq.n	8006072 <HAL_SDRAM_SendCommand+0x2a>
 800606c:	7dfb      	ldrb	r3, [r7, #23]
 800606e:	2b05      	cmp	r3, #5
 8006070:	d118      	bne.n	80060a4 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2202      	movs	r2, #2
 8006076:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	68b9      	ldr	r1, [r7, #8]
 8006082:	4618      	mov	r0, r3
 8006084:	f001 f97a 	bl	800737c <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b02      	cmp	r3, #2
 800608e:	d104      	bne.n	800609a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2205      	movs	r2, #5
 8006094:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006098:	e006      	b.n	80060a8 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2201      	movs	r2, #1
 800609e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80060a2:	e001      	b.n	80060a8 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e000      	b.n	80060aa <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80060a8:	2300      	movs	r3, #0
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3718      	adds	r7, #24
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80060b2:	b580      	push	{r7, lr}
 80060b4:	b082      	sub	sp, #8
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
 80060ba:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d101      	bne.n	80060cc <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80060c8:	2302      	movs	r3, #2
 80060ca:	e016      	b.n	80060fa <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d10f      	bne.n	80060f8 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2202      	movs	r2, #2
 80060dc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	6839      	ldr	r1, [r7, #0]
 80060e6:	4618      	mov	r0, r3
 80060e8:	f001 f985 	bl	80073f6 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80060f4:	2300      	movs	r3, #0
 80060f6:	e000      	b.n	80060fa <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3708      	adds	r7, #8
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}

08006102 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006102:	b580      	push	{r7, lr}
 8006104:	b082      	sub	sp, #8
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d101      	bne.n	8006114 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	e03f      	b.n	8006194 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b00      	cmp	r3, #0
 800611e:	d106      	bne.n	800612e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f7fc fa01 	bl	8002530 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2224      	movs	r2, #36	; 0x24
 8006132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68da      	ldr	r2, [r3, #12]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006144:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 fdde 	bl	8006d08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	691a      	ldr	r2, [r3, #16]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800615a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	695a      	ldr	r2, [r3, #20]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800616a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68da      	ldr	r2, [r3, #12]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800617a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2220      	movs	r2, #32
 8006186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2220      	movs	r2, #32
 800618e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	3708      	adds	r7, #8
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b08a      	sub	sp, #40	; 0x28
 80061a0:	af02      	add	r7, sp, #8
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	603b      	str	r3, [r7, #0]
 80061a8:	4613      	mov	r3, r2
 80061aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80061ac:	2300      	movs	r3, #0
 80061ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	2b20      	cmp	r3, #32
 80061ba:	d17c      	bne.n	80062b6 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d002      	beq.n	80061c8 <HAL_UART_Transmit+0x2c>
 80061c2:	88fb      	ldrh	r3, [r7, #6]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d101      	bne.n	80061cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	e075      	b.n	80062b8 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d101      	bne.n	80061da <HAL_UART_Transmit+0x3e>
 80061d6:	2302      	movs	r3, #2
 80061d8:	e06e      	b.n	80062b8 <HAL_UART_Transmit+0x11c>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2200      	movs	r2, #0
 80061e6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2221      	movs	r2, #33	; 0x21
 80061ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061f0:	f7fc fb28 	bl	8002844 <HAL_GetTick>
 80061f4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	88fa      	ldrh	r2, [r7, #6]
 80061fa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	88fa      	ldrh	r2, [r7, #6]
 8006200:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800620a:	d108      	bne.n	800621e <HAL_UART_Transmit+0x82>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d104      	bne.n	800621e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006214:	2300      	movs	r3, #0
 8006216:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	61bb      	str	r3, [r7, #24]
 800621c:	e003      	b.n	8006226 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006222:	2300      	movs	r3, #0
 8006224:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800622e:	e02a      	b.n	8006286 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	2200      	movs	r2, #0
 8006238:	2180      	movs	r1, #128	; 0x80
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f000 fb1e 	bl	800687c <UART_WaitOnFlagUntilTimeout>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d001      	beq.n	800624a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e036      	b.n	80062b8 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d10b      	bne.n	8006268 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	881b      	ldrh	r3, [r3, #0]
 8006254:	461a      	mov	r2, r3
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800625e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006260:	69bb      	ldr	r3, [r7, #24]
 8006262:	3302      	adds	r3, #2
 8006264:	61bb      	str	r3, [r7, #24]
 8006266:	e007      	b.n	8006278 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	781a      	ldrb	r2, [r3, #0]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	3301      	adds	r3, #1
 8006276:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800627c:	b29b      	uxth	r3, r3
 800627e:	3b01      	subs	r3, #1
 8006280:	b29a      	uxth	r2, r3
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800628a:	b29b      	uxth	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	d1cf      	bne.n	8006230 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	9300      	str	r3, [sp, #0]
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	2200      	movs	r2, #0
 8006298:	2140      	movs	r1, #64	; 0x40
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f000 faee 	bl	800687c <UART_WaitOnFlagUntilTimeout>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d001      	beq.n	80062aa <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e006      	b.n	80062b8 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2220      	movs	r2, #32
 80062ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80062b2:	2300      	movs	r3, #0
 80062b4:	e000      	b.n	80062b8 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80062b6:	2302      	movs	r3, #2
  }
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3720      	adds	r7, #32
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	4613      	mov	r3, r2
 80062cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b20      	cmp	r3, #32
 80062d8:	d11d      	bne.n	8006316 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d002      	beq.n	80062e6 <HAL_UART_Receive_IT+0x26>
 80062e0:	88fb      	ldrh	r3, [r7, #6]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e016      	b.n	8006318 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d101      	bne.n	80062f8 <HAL_UART_Receive_IT+0x38>
 80062f4:	2302      	movs	r3, #2
 80062f6:	e00f      	b.n	8006318 <HAL_UART_Receive_IT+0x58>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006306:	88fb      	ldrh	r3, [r7, #6]
 8006308:	461a      	mov	r2, r3
 800630a:	68b9      	ldr	r1, [r7, #8]
 800630c:	68f8      	ldr	r0, [r7, #12]
 800630e:	f000 fb23 	bl	8006958 <UART_Start_Receive_IT>
 8006312:	4603      	mov	r3, r0
 8006314:	e000      	b.n	8006318 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006316:	2302      	movs	r3, #2
  }
}
 8006318:	4618      	mov	r0, r3
 800631a:	3710      	adds	r7, #16
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b0ba      	sub	sp, #232	; 0xe8
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	695b      	ldr	r3, [r3, #20]
 8006342:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006346:	2300      	movs	r3, #0
 8006348:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800634c:	2300      	movs	r3, #0
 800634e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006356:	f003 030f 	and.w	r3, r3, #15
 800635a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800635e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006362:	2b00      	cmp	r3, #0
 8006364:	d10f      	bne.n	8006386 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800636a:	f003 0320 	and.w	r3, r3, #32
 800636e:	2b00      	cmp	r3, #0
 8006370:	d009      	beq.n	8006386 <HAL_UART_IRQHandler+0x66>
 8006372:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006376:	f003 0320 	and.w	r3, r3, #32
 800637a:	2b00      	cmp	r3, #0
 800637c:	d003      	beq.n	8006386 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fc07 	bl	8006b92 <UART_Receive_IT>
      return;
 8006384:	e256      	b.n	8006834 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006386:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800638a:	2b00      	cmp	r3, #0
 800638c:	f000 80de 	beq.w	800654c <HAL_UART_IRQHandler+0x22c>
 8006390:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006394:	f003 0301 	and.w	r3, r3, #1
 8006398:	2b00      	cmp	r3, #0
 800639a:	d106      	bne.n	80063aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800639c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063a0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	f000 80d1 	beq.w	800654c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80063aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d00b      	beq.n	80063ce <HAL_UART_IRQHandler+0xae>
 80063b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d005      	beq.n	80063ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c6:	f043 0201 	orr.w	r2, r3, #1
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063d2:	f003 0304 	and.w	r3, r3, #4
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00b      	beq.n	80063f2 <HAL_UART_IRQHandler+0xd2>
 80063da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d005      	beq.n	80063f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ea:	f043 0202 	orr.w	r2, r3, #2
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063f6:	f003 0302 	and.w	r3, r3, #2
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d00b      	beq.n	8006416 <HAL_UART_IRQHandler+0xf6>
 80063fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b00      	cmp	r3, #0
 8006408:	d005      	beq.n	8006416 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640e:	f043 0204 	orr.w	r2, r3, #4
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800641a:	f003 0308 	and.w	r3, r3, #8
 800641e:	2b00      	cmp	r3, #0
 8006420:	d011      	beq.n	8006446 <HAL_UART_IRQHandler+0x126>
 8006422:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006426:	f003 0320 	and.w	r3, r3, #32
 800642a:	2b00      	cmp	r3, #0
 800642c:	d105      	bne.n	800643a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800642e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006432:	f003 0301 	and.w	r3, r3, #1
 8006436:	2b00      	cmp	r3, #0
 8006438:	d005      	beq.n	8006446 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643e:	f043 0208 	orr.w	r2, r3, #8
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644a:	2b00      	cmp	r3, #0
 800644c:	f000 81ed 	beq.w	800682a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006454:	f003 0320 	and.w	r3, r3, #32
 8006458:	2b00      	cmp	r3, #0
 800645a:	d008      	beq.n	800646e <HAL_UART_IRQHandler+0x14e>
 800645c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006460:	f003 0320 	and.w	r3, r3, #32
 8006464:	2b00      	cmp	r3, #0
 8006466:	d002      	beq.n	800646e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 fb92 	bl	8006b92 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006478:	2b40      	cmp	r3, #64	; 0x40
 800647a:	bf0c      	ite	eq
 800647c:	2301      	moveq	r3, #1
 800647e:	2300      	movne	r3, #0
 8006480:	b2db      	uxtb	r3, r3
 8006482:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648a:	f003 0308 	and.w	r3, r3, #8
 800648e:	2b00      	cmp	r3, #0
 8006490:	d103      	bne.n	800649a <HAL_UART_IRQHandler+0x17a>
 8006492:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006496:	2b00      	cmp	r3, #0
 8006498:	d04f      	beq.n	800653a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fa9a 	bl	80069d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064aa:	2b40      	cmp	r3, #64	; 0x40
 80064ac:	d141      	bne.n	8006532 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	3314      	adds	r3, #20
 80064b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80064bc:	e853 3f00 	ldrex	r3, [r3]
 80064c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80064c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80064c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	3314      	adds	r3, #20
 80064d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80064da:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80064de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80064e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80064ea:	e841 2300 	strex	r3, r2, [r1]
 80064ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80064f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d1d9      	bne.n	80064ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d013      	beq.n	800652a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006506:	4a7d      	ldr	r2, [pc, #500]	; (80066fc <HAL_UART_IRQHandler+0x3dc>)
 8006508:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800650e:	4618      	mov	r0, r3
 8006510:	f7fc fb49 	bl	8002ba6 <HAL_DMA_Abort_IT>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d016      	beq.n	8006548 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800651e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006524:	4610      	mov	r0, r2
 8006526:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006528:	e00e      	b.n	8006548 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 f990 	bl	8006850 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006530:	e00a      	b.n	8006548 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 f98c 	bl	8006850 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006538:	e006      	b.n	8006548 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 f988 	bl	8006850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006546:	e170      	b.n	800682a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006548:	bf00      	nop
    return;
 800654a:	e16e      	b.n	800682a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006550:	2b01      	cmp	r3, #1
 8006552:	f040 814a 	bne.w	80067ea <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800655a:	f003 0310 	and.w	r3, r3, #16
 800655e:	2b00      	cmp	r3, #0
 8006560:	f000 8143 	beq.w	80067ea <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006568:	f003 0310 	and.w	r3, r3, #16
 800656c:	2b00      	cmp	r3, #0
 800656e:	f000 813c 	beq.w	80067ea <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006572:	2300      	movs	r3, #0
 8006574:	60bb      	str	r3, [r7, #8]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	60bb      	str	r3, [r7, #8]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	60bb      	str	r3, [r7, #8]
 8006586:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006592:	2b40      	cmp	r3, #64	; 0x40
 8006594:	f040 80b4 	bne.w	8006700 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80065a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f000 8140 	beq.w	800682e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80065b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80065b6:	429a      	cmp	r2, r3
 80065b8:	f080 8139 	bcs.w	800682e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80065c2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c8:	69db      	ldr	r3, [r3, #28]
 80065ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065ce:	f000 8088 	beq.w	80066e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	330c      	adds	r3, #12
 80065d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80065e0:	e853 3f00 	ldrex	r3, [r3]
 80065e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80065e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80065ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	330c      	adds	r3, #12
 80065fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80065fe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006602:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006606:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800660a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800660e:	e841 2300 	strex	r3, r2, [r1]
 8006612:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006616:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1d9      	bne.n	80065d2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	3314      	adds	r3, #20
 8006624:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006626:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006628:	e853 3f00 	ldrex	r3, [r3]
 800662c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800662e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006630:	f023 0301 	bic.w	r3, r3, #1
 8006634:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	3314      	adds	r3, #20
 800663e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006642:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006646:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006648:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800664a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800664e:	e841 2300 	strex	r3, r2, [r1]
 8006652:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006654:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006656:	2b00      	cmp	r3, #0
 8006658:	d1e1      	bne.n	800661e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	3314      	adds	r3, #20
 8006660:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006662:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006664:	e853 3f00 	ldrex	r3, [r3]
 8006668:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800666a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800666c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006670:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	3314      	adds	r3, #20
 800667a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800667e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006680:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006682:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006684:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006686:	e841 2300 	strex	r3, r2, [r1]
 800668a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800668c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1e3      	bne.n	800665a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2220      	movs	r2, #32
 8006696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	330c      	adds	r3, #12
 80066a6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066aa:	e853 3f00 	ldrex	r3, [r3]
 80066ae:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80066b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066b2:	f023 0310 	bic.w	r3, r3, #16
 80066b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	330c      	adds	r3, #12
 80066c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80066c4:	65ba      	str	r2, [r7, #88]	; 0x58
 80066c6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80066ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80066cc:	e841 2300 	strex	r3, r2, [r1]
 80066d0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80066d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d1e3      	bne.n	80066a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066dc:	4618      	mov	r0, r3
 80066de:	f7fc f9f2 	bl	8002ac6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	4619      	mov	r1, r3
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 f8b6 	bl	8006864 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80066f8:	e099      	b.n	800682e <HAL_UART_IRQHandler+0x50e>
 80066fa:	bf00      	nop
 80066fc:	08006a9b 	.word	0x08006a9b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006708:	b29b      	uxth	r3, r3
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	f000 808b 	beq.w	8006832 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800671c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 8086 	beq.w	8006832 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	330c      	adds	r3, #12
 800672c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006730:	e853 3f00 	ldrex	r3, [r3]
 8006734:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006738:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800673c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	330c      	adds	r3, #12
 8006746:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800674a:	647a      	str	r2, [r7, #68]	; 0x44
 800674c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006750:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006752:	e841 2300 	strex	r3, r2, [r1]
 8006756:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006758:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1e3      	bne.n	8006726 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	3314      	adds	r3, #20
 8006764:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006768:	e853 3f00 	ldrex	r3, [r3]
 800676c:	623b      	str	r3, [r7, #32]
   return(result);
 800676e:	6a3b      	ldr	r3, [r7, #32]
 8006770:	f023 0301 	bic.w	r3, r3, #1
 8006774:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	3314      	adds	r3, #20
 800677e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006782:	633a      	str	r2, [r7, #48]	; 0x30
 8006784:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006786:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006788:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800678a:	e841 2300 	strex	r3, r2, [r1]
 800678e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006792:	2b00      	cmp	r3, #0
 8006794:	d1e3      	bne.n	800675e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2220      	movs	r2, #32
 800679a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2200      	movs	r2, #0
 80067a2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	330c      	adds	r3, #12
 80067aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	e853 3f00 	ldrex	r3, [r3]
 80067b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f023 0310 	bic.w	r3, r3, #16
 80067ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	330c      	adds	r3, #12
 80067c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80067c8:	61fa      	str	r2, [r7, #28]
 80067ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067cc:	69b9      	ldr	r1, [r7, #24]
 80067ce:	69fa      	ldr	r2, [r7, #28]
 80067d0:	e841 2300 	strex	r3, r2, [r1]
 80067d4:	617b      	str	r3, [r7, #20]
   return(result);
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1e3      	bne.n	80067a4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067e0:	4619      	mov	r1, r3
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f000 f83e 	bl	8006864 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067e8:	e023      	b.n	8006832 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80067ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d009      	beq.n	800680a <HAL_UART_IRQHandler+0x4ea>
 80067f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d003      	beq.n	800680a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 f95d 	bl	8006ac2 <UART_Transmit_IT>
    return;
 8006808:	e014      	b.n	8006834 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800680a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800680e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00e      	beq.n	8006834 <HAL_UART_IRQHandler+0x514>
 8006816:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800681a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800681e:	2b00      	cmp	r3, #0
 8006820:	d008      	beq.n	8006834 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f99d 	bl	8006b62 <UART_EndTransmit_IT>
    return;
 8006828:	e004      	b.n	8006834 <HAL_UART_IRQHandler+0x514>
    return;
 800682a:	bf00      	nop
 800682c:	e002      	b.n	8006834 <HAL_UART_IRQHandler+0x514>
      return;
 800682e:	bf00      	nop
 8006830:	e000      	b.n	8006834 <HAL_UART_IRQHandler+0x514>
      return;
 8006832:	bf00      	nop
  }
}
 8006834:	37e8      	adds	r7, #232	; 0xe8
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop

0800683c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006844:	bf00      	nop
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006850:	b480      	push	{r7}
 8006852:	b083      	sub	sp, #12
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006858:	bf00      	nop
 800685a:	370c      	adds	r7, #12
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	460b      	mov	r3, r1
 800686e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b090      	sub	sp, #64	; 0x40
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	603b      	str	r3, [r7, #0]
 8006888:	4613      	mov	r3, r2
 800688a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800688c:	e050      	b.n	8006930 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800688e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006894:	d04c      	beq.n	8006930 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006896:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006898:	2b00      	cmp	r3, #0
 800689a:	d007      	beq.n	80068ac <UART_WaitOnFlagUntilTimeout+0x30>
 800689c:	f7fb ffd2 	bl	8002844 <HAL_GetTick>
 80068a0:	4602      	mov	r2, r0
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d241      	bcs.n	8006930 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	330c      	adds	r3, #12
 80068b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068b6:	e853 3f00 	ldrex	r3, [r3]
 80068ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80068bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80068c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	330c      	adds	r3, #12
 80068ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80068cc:	637a      	str	r2, [r7, #52]	; 0x34
 80068ce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80068d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068d4:	e841 2300 	strex	r3, r2, [r1]
 80068d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80068da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1e5      	bne.n	80068ac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	3314      	adds	r3, #20
 80068e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	e853 3f00 	ldrex	r3, [r3]
 80068ee:	613b      	str	r3, [r7, #16]
   return(result);
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	f023 0301 	bic.w	r3, r3, #1
 80068f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	3314      	adds	r3, #20
 80068fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006900:	623a      	str	r2, [r7, #32]
 8006902:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006904:	69f9      	ldr	r1, [r7, #28]
 8006906:	6a3a      	ldr	r2, [r7, #32]
 8006908:	e841 2300 	strex	r3, r2, [r1]
 800690c:	61bb      	str	r3, [r7, #24]
   return(result);
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1e5      	bne.n	80068e0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2220      	movs	r2, #32
 8006918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2220      	movs	r2, #32
 8006920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800692c:	2303      	movs	r3, #3
 800692e:	e00f      	b.n	8006950 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	4013      	ands	r3, r2
 800693a:	68ba      	ldr	r2, [r7, #8]
 800693c:	429a      	cmp	r2, r3
 800693e:	bf0c      	ite	eq
 8006940:	2301      	moveq	r3, #1
 8006942:	2300      	movne	r3, #0
 8006944:	b2db      	uxtb	r3, r3
 8006946:	461a      	mov	r2, r3
 8006948:	79fb      	ldrb	r3, [r7, #7]
 800694a:	429a      	cmp	r2, r3
 800694c:	d09f      	beq.n	800688e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3740      	adds	r7, #64	; 0x40
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}

08006958 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006958:	b480      	push	{r7}
 800695a:	b085      	sub	sp, #20
 800695c:	af00      	add	r7, sp, #0
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	60b9      	str	r1, [r7, #8]
 8006962:	4613      	mov	r3, r2
 8006964:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	68ba      	ldr	r2, [r7, #8]
 800696a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	88fa      	ldrh	r2, [r7, #6]
 8006970:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	88fa      	ldrh	r2, [r7, #6]
 8006976:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2200      	movs	r2, #0
 800697c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2222      	movs	r2, #34	; 0x22
 8006982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	691b      	ldr	r3, [r3, #16]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d007      	beq.n	80069a6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68da      	ldr	r2, [r3, #12]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80069a4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	695a      	ldr	r2, [r3, #20]
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f042 0201 	orr.w	r2, r2, #1
 80069b4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68da      	ldr	r2, [r3, #12]
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f042 0220 	orr.w	r2, r2, #32
 80069c4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3714      	adds	r7, #20
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b095      	sub	sp, #84	; 0x54
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	330c      	adds	r3, #12
 80069e2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069e6:	e853 3f00 	ldrex	r3, [r3]
 80069ea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80069ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	330c      	adds	r3, #12
 80069fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80069fc:	643a      	str	r2, [r7, #64]	; 0x40
 80069fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a00:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006a02:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006a04:	e841 2300 	strex	r3, r2, [r1]
 8006a08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1e5      	bne.n	80069dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3314      	adds	r3, #20
 8006a16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a18:	6a3b      	ldr	r3, [r7, #32]
 8006a1a:	e853 3f00 	ldrex	r3, [r3]
 8006a1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	f023 0301 	bic.w	r3, r3, #1
 8006a26:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	3314      	adds	r3, #20
 8006a2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a30:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a38:	e841 2300 	strex	r3, r2, [r1]
 8006a3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1e5      	bne.n	8006a10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d119      	bne.n	8006a80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	330c      	adds	r3, #12
 8006a52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	e853 3f00 	ldrex	r3, [r3]
 8006a5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	f023 0310 	bic.w	r3, r3, #16
 8006a62:	647b      	str	r3, [r7, #68]	; 0x44
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	330c      	adds	r3, #12
 8006a6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a6c:	61ba      	str	r2, [r7, #24]
 8006a6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a70:	6979      	ldr	r1, [r7, #20]
 8006a72:	69ba      	ldr	r2, [r7, #24]
 8006a74:	e841 2300 	strex	r3, r2, [r1]
 8006a78:	613b      	str	r3, [r7, #16]
   return(result);
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1e5      	bne.n	8006a4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2220      	movs	r2, #32
 8006a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006a8e:	bf00      	nop
 8006a90:	3754      	adds	r7, #84	; 0x54
 8006a92:	46bd      	mov	sp, r7
 8006a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a98:	4770      	bx	lr

08006a9a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a9a:	b580      	push	{r7, lr}
 8006a9c:	b084      	sub	sp, #16
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f7ff fecb 	bl	8006850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006aba:	bf00      	nop
 8006abc:	3710      	adds	r7, #16
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b085      	sub	sp, #20
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	2b21      	cmp	r3, #33	; 0x21
 8006ad4:	d13e      	bne.n	8006b54 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ade:	d114      	bne.n	8006b0a <UART_Transmit_IT+0x48>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d110      	bne.n	8006b0a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6a1b      	ldr	r3, [r3, #32]
 8006aec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	881b      	ldrh	r3, [r3, #0]
 8006af2:	461a      	mov	r2, r3
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006afc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	1c9a      	adds	r2, r3, #2
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	621a      	str	r2, [r3, #32]
 8006b08:	e008      	b.n	8006b1c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a1b      	ldr	r3, [r3, #32]
 8006b0e:	1c59      	adds	r1, r3, #1
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6211      	str	r1, [r2, #32]
 8006b14:	781a      	ldrb	r2, [r3, #0]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	3b01      	subs	r3, #1
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	687a      	ldr	r2, [r7, #4]
 8006b28:	4619      	mov	r1, r3
 8006b2a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d10f      	bne.n	8006b50 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68da      	ldr	r2, [r3, #12]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b3e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	68da      	ldr	r2, [r3, #12]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b4e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006b50:	2300      	movs	r3, #0
 8006b52:	e000      	b.n	8006b56 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006b54:	2302      	movs	r3, #2
  }
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3714      	adds	r7, #20
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr

08006b62 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b62:	b580      	push	{r7, lr}
 8006b64:	b082      	sub	sp, #8
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68da      	ldr	r2, [r3, #12]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b78:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2220      	movs	r2, #32
 8006b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f7ff fe5a 	bl	800683c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3708      	adds	r7, #8
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006b92:	b580      	push	{r7, lr}
 8006b94:	b08c      	sub	sp, #48	; 0x30
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	2b22      	cmp	r3, #34	; 0x22
 8006ba4:	f040 80ab 	bne.w	8006cfe <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bb0:	d117      	bne.n	8006be2 <UART_Receive_IT+0x50>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	691b      	ldr	r3, [r3, #16]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d113      	bne.n	8006be2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bc2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bda:	1c9a      	adds	r2, r3, #2
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	629a      	str	r2, [r3, #40]	; 0x28
 8006be0:	e026      	b.n	8006c30 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006be6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006be8:	2300      	movs	r3, #0
 8006bea:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bf4:	d007      	beq.n	8006c06 <UART_Receive_IT+0x74>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d10a      	bne.n	8006c14 <UART_Receive_IT+0x82>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d106      	bne.n	8006c14 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	b2da      	uxtb	r2, r3
 8006c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c10:	701a      	strb	r2, [r3, #0]
 8006c12:	e008      	b.n	8006c26 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c20:	b2da      	uxtb	r2, r3
 8006c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c24:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c2a:	1c5a      	adds	r2, r3, #1
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	3b01      	subs	r3, #1
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d15a      	bne.n	8006cfa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68da      	ldr	r2, [r3, #12]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f022 0220 	bic.w	r2, r2, #32
 8006c52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	68da      	ldr	r2, [r3, #12]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c62:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	695a      	ldr	r2, [r3, #20]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f022 0201 	bic.w	r2, r2, #1
 8006c72:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2220      	movs	r2, #32
 8006c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d135      	bne.n	8006cf0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	330c      	adds	r3, #12
 8006c90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	e853 3f00 	ldrex	r3, [r3]
 8006c98:	613b      	str	r3, [r7, #16]
   return(result);
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	f023 0310 	bic.w	r3, r3, #16
 8006ca0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	330c      	adds	r3, #12
 8006ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006caa:	623a      	str	r2, [r7, #32]
 8006cac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cae:	69f9      	ldr	r1, [r7, #28]
 8006cb0:	6a3a      	ldr	r2, [r7, #32]
 8006cb2:	e841 2300 	strex	r3, r2, [r1]
 8006cb6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006cb8:	69bb      	ldr	r3, [r7, #24]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1e5      	bne.n	8006c8a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0310 	and.w	r3, r3, #16
 8006cc8:	2b10      	cmp	r3, #16
 8006cca:	d10a      	bne.n	8006ce2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ccc:	2300      	movs	r3, #0
 8006cce:	60fb      	str	r3, [r7, #12]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	60fb      	str	r3, [r7, #12]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	60fb      	str	r3, [r7, #12]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006ce6:	4619      	mov	r1, r3
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f7ff fdbb 	bl	8006864 <HAL_UARTEx_RxEventCallback>
 8006cee:	e002      	b.n	8006cf6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f7fb fc6d 	bl	80025d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	e002      	b.n	8006d00 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	e000      	b.n	8006d00 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006cfe:	2302      	movs	r3, #2
  }
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3730      	adds	r7, #48	; 0x30
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d0c:	b0c0      	sub	sp, #256	; 0x100
 8006d0e:	af00      	add	r7, sp, #0
 8006d10:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	691b      	ldr	r3, [r3, #16]
 8006d1c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d24:	68d9      	ldr	r1, [r3, #12]
 8006d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	ea40 0301 	orr.w	r3, r0, r1
 8006d30:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d36:	689a      	ldr	r2, [r3, #8]
 8006d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	431a      	orrs	r2, r3
 8006d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	431a      	orrs	r2, r3
 8006d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d4c:	69db      	ldr	r3, [r3, #28]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006d60:	f021 010c 	bic.w	r1, r1, #12
 8006d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006d6e:	430b      	orrs	r3, r1
 8006d70:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d82:	6999      	ldr	r1, [r3, #24]
 8006d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	ea40 0301 	orr.w	r3, r0, r1
 8006d8e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	4b8f      	ldr	r3, [pc, #572]	; (8006fd4 <UART_SetConfig+0x2cc>)
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d005      	beq.n	8006da8 <UART_SetConfig+0xa0>
 8006d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	4b8d      	ldr	r3, [pc, #564]	; (8006fd8 <UART_SetConfig+0x2d0>)
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d104      	bne.n	8006db2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006da8:	f7fe fc20 	bl	80055ec <HAL_RCC_GetPCLK2Freq>
 8006dac:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006db0:	e003      	b.n	8006dba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006db2:	f7fe fc07 	bl	80055c4 <HAL_RCC_GetPCLK1Freq>
 8006db6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dbe:	69db      	ldr	r3, [r3, #28]
 8006dc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dc4:	f040 810c 	bne.w	8006fe0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006dc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006dd2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006dd6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006dda:	4622      	mov	r2, r4
 8006ddc:	462b      	mov	r3, r5
 8006dde:	1891      	adds	r1, r2, r2
 8006de0:	65b9      	str	r1, [r7, #88]	; 0x58
 8006de2:	415b      	adcs	r3, r3
 8006de4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006de6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006dea:	4621      	mov	r1, r4
 8006dec:	eb12 0801 	adds.w	r8, r2, r1
 8006df0:	4629      	mov	r1, r5
 8006df2:	eb43 0901 	adc.w	r9, r3, r1
 8006df6:	f04f 0200 	mov.w	r2, #0
 8006dfa:	f04f 0300 	mov.w	r3, #0
 8006dfe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e0a:	4690      	mov	r8, r2
 8006e0c:	4699      	mov	r9, r3
 8006e0e:	4623      	mov	r3, r4
 8006e10:	eb18 0303 	adds.w	r3, r8, r3
 8006e14:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006e18:	462b      	mov	r3, r5
 8006e1a:	eb49 0303 	adc.w	r3, r9, r3
 8006e1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006e2e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006e32:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006e36:	460b      	mov	r3, r1
 8006e38:	18db      	adds	r3, r3, r3
 8006e3a:	653b      	str	r3, [r7, #80]	; 0x50
 8006e3c:	4613      	mov	r3, r2
 8006e3e:	eb42 0303 	adc.w	r3, r2, r3
 8006e42:	657b      	str	r3, [r7, #84]	; 0x54
 8006e44:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006e48:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006e4c:	f7f9 fa40 	bl	80002d0 <__aeabi_uldivmod>
 8006e50:	4602      	mov	r2, r0
 8006e52:	460b      	mov	r3, r1
 8006e54:	4b61      	ldr	r3, [pc, #388]	; (8006fdc <UART_SetConfig+0x2d4>)
 8006e56:	fba3 2302 	umull	r2, r3, r3, r2
 8006e5a:	095b      	lsrs	r3, r3, #5
 8006e5c:	011c      	lsls	r4, r3, #4
 8006e5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e62:	2200      	movs	r2, #0
 8006e64:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006e68:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006e6c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006e70:	4642      	mov	r2, r8
 8006e72:	464b      	mov	r3, r9
 8006e74:	1891      	adds	r1, r2, r2
 8006e76:	64b9      	str	r1, [r7, #72]	; 0x48
 8006e78:	415b      	adcs	r3, r3
 8006e7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e7c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006e80:	4641      	mov	r1, r8
 8006e82:	eb12 0a01 	adds.w	sl, r2, r1
 8006e86:	4649      	mov	r1, r9
 8006e88:	eb43 0b01 	adc.w	fp, r3, r1
 8006e8c:	f04f 0200 	mov.w	r2, #0
 8006e90:	f04f 0300 	mov.w	r3, #0
 8006e94:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e98:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ea0:	4692      	mov	sl, r2
 8006ea2:	469b      	mov	fp, r3
 8006ea4:	4643      	mov	r3, r8
 8006ea6:	eb1a 0303 	adds.w	r3, sl, r3
 8006eaa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006eae:	464b      	mov	r3, r9
 8006eb0:	eb4b 0303 	adc.w	r3, fp, r3
 8006eb4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ec4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006ec8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006ecc:	460b      	mov	r3, r1
 8006ece:	18db      	adds	r3, r3, r3
 8006ed0:	643b      	str	r3, [r7, #64]	; 0x40
 8006ed2:	4613      	mov	r3, r2
 8006ed4:	eb42 0303 	adc.w	r3, r2, r3
 8006ed8:	647b      	str	r3, [r7, #68]	; 0x44
 8006eda:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006ede:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006ee2:	f7f9 f9f5 	bl	80002d0 <__aeabi_uldivmod>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	460b      	mov	r3, r1
 8006eea:	4611      	mov	r1, r2
 8006eec:	4b3b      	ldr	r3, [pc, #236]	; (8006fdc <UART_SetConfig+0x2d4>)
 8006eee:	fba3 2301 	umull	r2, r3, r3, r1
 8006ef2:	095b      	lsrs	r3, r3, #5
 8006ef4:	2264      	movs	r2, #100	; 0x64
 8006ef6:	fb02 f303 	mul.w	r3, r2, r3
 8006efa:	1acb      	subs	r3, r1, r3
 8006efc:	00db      	lsls	r3, r3, #3
 8006efe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006f02:	4b36      	ldr	r3, [pc, #216]	; (8006fdc <UART_SetConfig+0x2d4>)
 8006f04:	fba3 2302 	umull	r2, r3, r3, r2
 8006f08:	095b      	lsrs	r3, r3, #5
 8006f0a:	005b      	lsls	r3, r3, #1
 8006f0c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006f10:	441c      	add	r4, r3
 8006f12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f16:	2200      	movs	r2, #0
 8006f18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006f1c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006f20:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006f24:	4642      	mov	r2, r8
 8006f26:	464b      	mov	r3, r9
 8006f28:	1891      	adds	r1, r2, r2
 8006f2a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006f2c:	415b      	adcs	r3, r3
 8006f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006f34:	4641      	mov	r1, r8
 8006f36:	1851      	adds	r1, r2, r1
 8006f38:	6339      	str	r1, [r7, #48]	; 0x30
 8006f3a:	4649      	mov	r1, r9
 8006f3c:	414b      	adcs	r3, r1
 8006f3e:	637b      	str	r3, [r7, #52]	; 0x34
 8006f40:	f04f 0200 	mov.w	r2, #0
 8006f44:	f04f 0300 	mov.w	r3, #0
 8006f48:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006f4c:	4659      	mov	r1, fp
 8006f4e:	00cb      	lsls	r3, r1, #3
 8006f50:	4651      	mov	r1, sl
 8006f52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f56:	4651      	mov	r1, sl
 8006f58:	00ca      	lsls	r2, r1, #3
 8006f5a:	4610      	mov	r0, r2
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	4603      	mov	r3, r0
 8006f60:	4642      	mov	r2, r8
 8006f62:	189b      	adds	r3, r3, r2
 8006f64:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f68:	464b      	mov	r3, r9
 8006f6a:	460a      	mov	r2, r1
 8006f6c:	eb42 0303 	adc.w	r3, r2, r3
 8006f70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006f80:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006f84:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006f88:	460b      	mov	r3, r1
 8006f8a:	18db      	adds	r3, r3, r3
 8006f8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f8e:	4613      	mov	r3, r2
 8006f90:	eb42 0303 	adc.w	r3, r2, r3
 8006f94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f9a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006f9e:	f7f9 f997 	bl	80002d0 <__aeabi_uldivmod>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	4b0d      	ldr	r3, [pc, #52]	; (8006fdc <UART_SetConfig+0x2d4>)
 8006fa8:	fba3 1302 	umull	r1, r3, r3, r2
 8006fac:	095b      	lsrs	r3, r3, #5
 8006fae:	2164      	movs	r1, #100	; 0x64
 8006fb0:	fb01 f303 	mul.w	r3, r1, r3
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	00db      	lsls	r3, r3, #3
 8006fb8:	3332      	adds	r3, #50	; 0x32
 8006fba:	4a08      	ldr	r2, [pc, #32]	; (8006fdc <UART_SetConfig+0x2d4>)
 8006fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8006fc0:	095b      	lsrs	r3, r3, #5
 8006fc2:	f003 0207 	and.w	r2, r3, #7
 8006fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4422      	add	r2, r4
 8006fce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006fd0:	e105      	b.n	80071de <UART_SetConfig+0x4d6>
 8006fd2:	bf00      	nop
 8006fd4:	40011000 	.word	0x40011000
 8006fd8:	40011400 	.word	0x40011400
 8006fdc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006fe0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006fea:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006fee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006ff2:	4642      	mov	r2, r8
 8006ff4:	464b      	mov	r3, r9
 8006ff6:	1891      	adds	r1, r2, r2
 8006ff8:	6239      	str	r1, [r7, #32]
 8006ffa:	415b      	adcs	r3, r3
 8006ffc:	627b      	str	r3, [r7, #36]	; 0x24
 8006ffe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007002:	4641      	mov	r1, r8
 8007004:	1854      	adds	r4, r2, r1
 8007006:	4649      	mov	r1, r9
 8007008:	eb43 0501 	adc.w	r5, r3, r1
 800700c:	f04f 0200 	mov.w	r2, #0
 8007010:	f04f 0300 	mov.w	r3, #0
 8007014:	00eb      	lsls	r3, r5, #3
 8007016:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800701a:	00e2      	lsls	r2, r4, #3
 800701c:	4614      	mov	r4, r2
 800701e:	461d      	mov	r5, r3
 8007020:	4643      	mov	r3, r8
 8007022:	18e3      	adds	r3, r4, r3
 8007024:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007028:	464b      	mov	r3, r9
 800702a:	eb45 0303 	adc.w	r3, r5, r3
 800702e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800703e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007042:	f04f 0200 	mov.w	r2, #0
 8007046:	f04f 0300 	mov.w	r3, #0
 800704a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800704e:	4629      	mov	r1, r5
 8007050:	008b      	lsls	r3, r1, #2
 8007052:	4621      	mov	r1, r4
 8007054:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007058:	4621      	mov	r1, r4
 800705a:	008a      	lsls	r2, r1, #2
 800705c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007060:	f7f9 f936 	bl	80002d0 <__aeabi_uldivmod>
 8007064:	4602      	mov	r2, r0
 8007066:	460b      	mov	r3, r1
 8007068:	4b60      	ldr	r3, [pc, #384]	; (80071ec <UART_SetConfig+0x4e4>)
 800706a:	fba3 2302 	umull	r2, r3, r3, r2
 800706e:	095b      	lsrs	r3, r3, #5
 8007070:	011c      	lsls	r4, r3, #4
 8007072:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007076:	2200      	movs	r2, #0
 8007078:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800707c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007080:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007084:	4642      	mov	r2, r8
 8007086:	464b      	mov	r3, r9
 8007088:	1891      	adds	r1, r2, r2
 800708a:	61b9      	str	r1, [r7, #24]
 800708c:	415b      	adcs	r3, r3
 800708e:	61fb      	str	r3, [r7, #28]
 8007090:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007094:	4641      	mov	r1, r8
 8007096:	1851      	adds	r1, r2, r1
 8007098:	6139      	str	r1, [r7, #16]
 800709a:	4649      	mov	r1, r9
 800709c:	414b      	adcs	r3, r1
 800709e:	617b      	str	r3, [r7, #20]
 80070a0:	f04f 0200 	mov.w	r2, #0
 80070a4:	f04f 0300 	mov.w	r3, #0
 80070a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80070ac:	4659      	mov	r1, fp
 80070ae:	00cb      	lsls	r3, r1, #3
 80070b0:	4651      	mov	r1, sl
 80070b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070b6:	4651      	mov	r1, sl
 80070b8:	00ca      	lsls	r2, r1, #3
 80070ba:	4610      	mov	r0, r2
 80070bc:	4619      	mov	r1, r3
 80070be:	4603      	mov	r3, r0
 80070c0:	4642      	mov	r2, r8
 80070c2:	189b      	adds	r3, r3, r2
 80070c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80070c8:	464b      	mov	r3, r9
 80070ca:	460a      	mov	r2, r1
 80070cc:	eb42 0303 	adc.w	r3, r2, r3
 80070d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80070d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80070de:	67fa      	str	r2, [r7, #124]	; 0x7c
 80070e0:	f04f 0200 	mov.w	r2, #0
 80070e4:	f04f 0300 	mov.w	r3, #0
 80070e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80070ec:	4649      	mov	r1, r9
 80070ee:	008b      	lsls	r3, r1, #2
 80070f0:	4641      	mov	r1, r8
 80070f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070f6:	4641      	mov	r1, r8
 80070f8:	008a      	lsls	r2, r1, #2
 80070fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80070fe:	f7f9 f8e7 	bl	80002d0 <__aeabi_uldivmod>
 8007102:	4602      	mov	r2, r0
 8007104:	460b      	mov	r3, r1
 8007106:	4b39      	ldr	r3, [pc, #228]	; (80071ec <UART_SetConfig+0x4e4>)
 8007108:	fba3 1302 	umull	r1, r3, r3, r2
 800710c:	095b      	lsrs	r3, r3, #5
 800710e:	2164      	movs	r1, #100	; 0x64
 8007110:	fb01 f303 	mul.w	r3, r1, r3
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	011b      	lsls	r3, r3, #4
 8007118:	3332      	adds	r3, #50	; 0x32
 800711a:	4a34      	ldr	r2, [pc, #208]	; (80071ec <UART_SetConfig+0x4e4>)
 800711c:	fba2 2303 	umull	r2, r3, r2, r3
 8007120:	095b      	lsrs	r3, r3, #5
 8007122:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007126:	441c      	add	r4, r3
 8007128:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800712c:	2200      	movs	r2, #0
 800712e:	673b      	str	r3, [r7, #112]	; 0x70
 8007130:	677a      	str	r2, [r7, #116]	; 0x74
 8007132:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007136:	4642      	mov	r2, r8
 8007138:	464b      	mov	r3, r9
 800713a:	1891      	adds	r1, r2, r2
 800713c:	60b9      	str	r1, [r7, #8]
 800713e:	415b      	adcs	r3, r3
 8007140:	60fb      	str	r3, [r7, #12]
 8007142:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007146:	4641      	mov	r1, r8
 8007148:	1851      	adds	r1, r2, r1
 800714a:	6039      	str	r1, [r7, #0]
 800714c:	4649      	mov	r1, r9
 800714e:	414b      	adcs	r3, r1
 8007150:	607b      	str	r3, [r7, #4]
 8007152:	f04f 0200 	mov.w	r2, #0
 8007156:	f04f 0300 	mov.w	r3, #0
 800715a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800715e:	4659      	mov	r1, fp
 8007160:	00cb      	lsls	r3, r1, #3
 8007162:	4651      	mov	r1, sl
 8007164:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007168:	4651      	mov	r1, sl
 800716a:	00ca      	lsls	r2, r1, #3
 800716c:	4610      	mov	r0, r2
 800716e:	4619      	mov	r1, r3
 8007170:	4603      	mov	r3, r0
 8007172:	4642      	mov	r2, r8
 8007174:	189b      	adds	r3, r3, r2
 8007176:	66bb      	str	r3, [r7, #104]	; 0x68
 8007178:	464b      	mov	r3, r9
 800717a:	460a      	mov	r2, r1
 800717c:	eb42 0303 	adc.w	r3, r2, r3
 8007180:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	663b      	str	r3, [r7, #96]	; 0x60
 800718c:	667a      	str	r2, [r7, #100]	; 0x64
 800718e:	f04f 0200 	mov.w	r2, #0
 8007192:	f04f 0300 	mov.w	r3, #0
 8007196:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800719a:	4649      	mov	r1, r9
 800719c:	008b      	lsls	r3, r1, #2
 800719e:	4641      	mov	r1, r8
 80071a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071a4:	4641      	mov	r1, r8
 80071a6:	008a      	lsls	r2, r1, #2
 80071a8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80071ac:	f7f9 f890 	bl	80002d0 <__aeabi_uldivmod>
 80071b0:	4602      	mov	r2, r0
 80071b2:	460b      	mov	r3, r1
 80071b4:	4b0d      	ldr	r3, [pc, #52]	; (80071ec <UART_SetConfig+0x4e4>)
 80071b6:	fba3 1302 	umull	r1, r3, r3, r2
 80071ba:	095b      	lsrs	r3, r3, #5
 80071bc:	2164      	movs	r1, #100	; 0x64
 80071be:	fb01 f303 	mul.w	r3, r1, r3
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	011b      	lsls	r3, r3, #4
 80071c6:	3332      	adds	r3, #50	; 0x32
 80071c8:	4a08      	ldr	r2, [pc, #32]	; (80071ec <UART_SetConfig+0x4e4>)
 80071ca:	fba2 2303 	umull	r2, r3, r2, r3
 80071ce:	095b      	lsrs	r3, r3, #5
 80071d0:	f003 020f 	and.w	r2, r3, #15
 80071d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4422      	add	r2, r4
 80071dc:	609a      	str	r2, [r3, #8]
}
 80071de:	bf00      	nop
 80071e0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80071e4:	46bd      	mov	sp, r7
 80071e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071ea:	bf00      	nop
 80071ec:	51eb851f 	.word	0x51eb851f

080071f0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d123      	bne.n	800724a <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800720a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800720e:	683a      	ldr	r2, [r7, #0]
 8007210:	6851      	ldr	r1, [r2, #4]
 8007212:	683a      	ldr	r2, [r7, #0]
 8007214:	6892      	ldr	r2, [r2, #8]
 8007216:	4311      	orrs	r1, r2
 8007218:	683a      	ldr	r2, [r7, #0]
 800721a:	68d2      	ldr	r2, [r2, #12]
 800721c:	4311      	orrs	r1, r2
 800721e:	683a      	ldr	r2, [r7, #0]
 8007220:	6912      	ldr	r2, [r2, #16]
 8007222:	4311      	orrs	r1, r2
 8007224:	683a      	ldr	r2, [r7, #0]
 8007226:	6952      	ldr	r2, [r2, #20]
 8007228:	4311      	orrs	r1, r2
 800722a:	683a      	ldr	r2, [r7, #0]
 800722c:	6992      	ldr	r2, [r2, #24]
 800722e:	4311      	orrs	r1, r2
 8007230:	683a      	ldr	r2, [r7, #0]
 8007232:	69d2      	ldr	r2, [r2, #28]
 8007234:	4311      	orrs	r1, r2
 8007236:	683a      	ldr	r2, [r7, #0]
 8007238:	6a12      	ldr	r2, [r2, #32]
 800723a:	4311      	orrs	r1, r2
 800723c:	683a      	ldr	r2, [r7, #0]
 800723e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007240:	430a      	orrs	r2, r1
 8007242:	431a      	orrs	r2, r3
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	601a      	str	r2, [r3, #0]
 8007248:	e028      	b.n	800729c <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	69d9      	ldr	r1, [r3, #28]
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	4319      	orrs	r1, r3
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007260:	430b      	orrs	r3, r1
 8007262:	431a      	orrs	r2, r3
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007270:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007274:	683a      	ldr	r2, [r7, #0]
 8007276:	6851      	ldr	r1, [r2, #4]
 8007278:	683a      	ldr	r2, [r7, #0]
 800727a:	6892      	ldr	r2, [r2, #8]
 800727c:	4311      	orrs	r1, r2
 800727e:	683a      	ldr	r2, [r7, #0]
 8007280:	68d2      	ldr	r2, [r2, #12]
 8007282:	4311      	orrs	r1, r2
 8007284:	683a      	ldr	r2, [r7, #0]
 8007286:	6912      	ldr	r2, [r2, #16]
 8007288:	4311      	orrs	r1, r2
 800728a:	683a      	ldr	r2, [r7, #0]
 800728c:	6952      	ldr	r2, [r2, #20]
 800728e:	4311      	orrs	r1, r2
 8007290:	683a      	ldr	r2, [r7, #0]
 8007292:	6992      	ldr	r2, [r2, #24]
 8007294:	430a      	orrs	r2, r1
 8007296:	431a      	orrs	r2, r3
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	370c      	adds	r7, #12
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr

080072aa <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80072aa:	b480      	push	{r7}
 80072ac:	b085      	sub	sp, #20
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	60f8      	str	r0, [r7, #12]
 80072b2:	60b9      	str	r1, [r7, #8]
 80072b4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d128      	bne.n	800730e <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	1e59      	subs	r1, r3, #1
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	3b01      	subs	r3, #1
 80072d0:	011b      	lsls	r3, r3, #4
 80072d2:	4319      	orrs	r1, r3
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	3b01      	subs	r3, #1
 80072da:	021b      	lsls	r3, r3, #8
 80072dc:	4319      	orrs	r1, r3
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	3b01      	subs	r3, #1
 80072e4:	031b      	lsls	r3, r3, #12
 80072e6:	4319      	orrs	r1, r3
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	691b      	ldr	r3, [r3, #16]
 80072ec:	3b01      	subs	r3, #1
 80072ee:	041b      	lsls	r3, r3, #16
 80072f0:	4319      	orrs	r1, r3
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	3b01      	subs	r3, #1
 80072f8:	051b      	lsls	r3, r3, #20
 80072fa:	4319      	orrs	r1, r3
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	3b01      	subs	r3, #1
 8007302:	061b      	lsls	r3, r3, #24
 8007304:	430b      	orrs	r3, r1
 8007306:	431a      	orrs	r2, r3
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	609a      	str	r2, [r3, #8]
 800730c:	e02f      	b.n	800736e <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007316:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800731a:	68ba      	ldr	r2, [r7, #8]
 800731c:	68d2      	ldr	r2, [r2, #12]
 800731e:	3a01      	subs	r2, #1
 8007320:	0311      	lsls	r1, r2, #12
 8007322:	68ba      	ldr	r2, [r7, #8]
 8007324:	6952      	ldr	r2, [r2, #20]
 8007326:	3a01      	subs	r2, #1
 8007328:	0512      	lsls	r2, r2, #20
 800732a:	430a      	orrs	r2, r1
 800732c:	431a      	orrs	r2, r3
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	68db      	ldr	r3, [r3, #12]
 8007336:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	1e59      	subs	r1, r3, #1
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	3b01      	subs	r3, #1
 8007346:	011b      	lsls	r3, r3, #4
 8007348:	4319      	orrs	r1, r3
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	3b01      	subs	r3, #1
 8007350:	021b      	lsls	r3, r3, #8
 8007352:	4319      	orrs	r1, r3
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	3b01      	subs	r3, #1
 800735a:	041b      	lsls	r3, r3, #16
 800735c:	4319      	orrs	r1, r3
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	3b01      	subs	r3, #1
 8007364:	061b      	lsls	r3, r3, #24
 8007366:	430b      	orrs	r3, r1
 8007368:	431a      	orrs	r2, r3
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3714      	adds	r7, #20
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b086      	sub	sp, #24
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8007388:	2300      	movs	r3, #0
 800738a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	691b      	ldr	r3, [r3, #16]
 8007390:	0d9b      	lsrs	r3, r3, #22
 8007392:	059b      	lsls	r3, r3, #22
 8007394:	68ba      	ldr	r2, [r7, #8]
 8007396:	6811      	ldr	r1, [r2, #0]
 8007398:	68ba      	ldr	r2, [r7, #8]
 800739a:	6852      	ldr	r2, [r2, #4]
 800739c:	4311      	orrs	r1, r2
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	6892      	ldr	r2, [r2, #8]
 80073a2:	3a01      	subs	r2, #1
 80073a4:	0152      	lsls	r2, r2, #5
 80073a6:	4311      	orrs	r1, r2
 80073a8:	68ba      	ldr	r2, [r7, #8]
 80073aa:	68d2      	ldr	r2, [r2, #12]
 80073ac:	0252      	lsls	r2, r2, #9
 80073ae:	430a      	orrs	r2, r1
 80073b0:	431a      	orrs	r2, r3
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 80073b6:	f7fb fa45 	bl	8002844 <HAL_GetTick>
 80073ba:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80073bc:	e010      	b.n	80073e0 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c4:	d00c      	beq.n	80073e0 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d007      	beq.n	80073dc <FMC_SDRAM_SendCommand+0x60>
 80073cc:	f7fb fa3a 	bl	8002844 <HAL_GetTick>
 80073d0:	4602      	mov	r2, r0
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d201      	bcs.n	80073e0 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	e006      	b.n	80073ee <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	699b      	ldr	r3, [r3, #24]
 80073e4:	f003 0320 	and.w	r3, r3, #32
 80073e8:	2b20      	cmp	r3, #32
 80073ea:	d0e8      	beq.n	80073be <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3718      	adds	r7, #24
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}

080073f6 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80073f6:	b480      	push	{r7}
 80073f8:	b083      	sub	sp, #12
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
 80073fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	695b      	ldr	r3, [r3, #20]
 8007404:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8007408:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 800740c:	683a      	ldr	r2, [r7, #0]
 800740e:	0052      	lsls	r2, r2, #1
 8007410:	431a      	orrs	r2, r3
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	4618      	mov	r0, r3
 800741a:	370c      	adds	r7, #12
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr

08007424 <atoi>:
 8007424:	220a      	movs	r2, #10
 8007426:	2100      	movs	r1, #0
 8007428:	f000 b9a6 	b.w	8007778 <strtol>

0800742c <__errno>:
 800742c:	4b01      	ldr	r3, [pc, #4]	; (8007434 <__errno+0x8>)
 800742e:	6818      	ldr	r0, [r3, #0]
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop
 8007434:	20000010 	.word	0x20000010

08007438 <__libc_init_array>:
 8007438:	b570      	push	{r4, r5, r6, lr}
 800743a:	4d0d      	ldr	r5, [pc, #52]	; (8007470 <__libc_init_array+0x38>)
 800743c:	4c0d      	ldr	r4, [pc, #52]	; (8007474 <__libc_init_array+0x3c>)
 800743e:	1b64      	subs	r4, r4, r5
 8007440:	10a4      	asrs	r4, r4, #2
 8007442:	2600      	movs	r6, #0
 8007444:	42a6      	cmp	r6, r4
 8007446:	d109      	bne.n	800745c <__libc_init_array+0x24>
 8007448:	4d0b      	ldr	r5, [pc, #44]	; (8007478 <__libc_init_array+0x40>)
 800744a:	4c0c      	ldr	r4, [pc, #48]	; (800747c <__libc_init_array+0x44>)
 800744c:	f001 f998 	bl	8008780 <_init>
 8007450:	1b64      	subs	r4, r4, r5
 8007452:	10a4      	asrs	r4, r4, #2
 8007454:	2600      	movs	r6, #0
 8007456:	42a6      	cmp	r6, r4
 8007458:	d105      	bne.n	8007466 <__libc_init_array+0x2e>
 800745a:	bd70      	pop	{r4, r5, r6, pc}
 800745c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007460:	4798      	blx	r3
 8007462:	3601      	adds	r6, #1
 8007464:	e7ee      	b.n	8007444 <__libc_init_array+0xc>
 8007466:	f855 3b04 	ldr.w	r3, [r5], #4
 800746a:	4798      	blx	r3
 800746c:	3601      	adds	r6, #1
 800746e:	e7f2      	b.n	8007456 <__libc_init_array+0x1e>
 8007470:	0809ed4c 	.word	0x0809ed4c
 8007474:	0809ed4c 	.word	0x0809ed4c
 8007478:	0809ed4c 	.word	0x0809ed4c
 800747c:	0809ed50 	.word	0x0809ed50

08007480 <memset>:
 8007480:	4402      	add	r2, r0
 8007482:	4603      	mov	r3, r0
 8007484:	4293      	cmp	r3, r2
 8007486:	d100      	bne.n	800748a <memset+0xa>
 8007488:	4770      	bx	lr
 800748a:	f803 1b01 	strb.w	r1, [r3], #1
 800748e:	e7f9      	b.n	8007484 <memset+0x4>

08007490 <iprintf>:
 8007490:	b40f      	push	{r0, r1, r2, r3}
 8007492:	4b0a      	ldr	r3, [pc, #40]	; (80074bc <iprintf+0x2c>)
 8007494:	b513      	push	{r0, r1, r4, lr}
 8007496:	681c      	ldr	r4, [r3, #0]
 8007498:	b124      	cbz	r4, 80074a4 <iprintf+0x14>
 800749a:	69a3      	ldr	r3, [r4, #24]
 800749c:	b913      	cbnz	r3, 80074a4 <iprintf+0x14>
 800749e:	4620      	mov	r0, r4
 80074a0:	f000 fb6c 	bl	8007b7c <__sinit>
 80074a4:	ab05      	add	r3, sp, #20
 80074a6:	9a04      	ldr	r2, [sp, #16]
 80074a8:	68a1      	ldr	r1, [r4, #8]
 80074aa:	9301      	str	r3, [sp, #4]
 80074ac:	4620      	mov	r0, r4
 80074ae:	f000 fd8f 	bl	8007fd0 <_vfiprintf_r>
 80074b2:	b002      	add	sp, #8
 80074b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074b8:	b004      	add	sp, #16
 80074ba:	4770      	bx	lr
 80074bc:	20000010 	.word	0x20000010

080074c0 <_puts_r>:
 80074c0:	b570      	push	{r4, r5, r6, lr}
 80074c2:	460e      	mov	r6, r1
 80074c4:	4605      	mov	r5, r0
 80074c6:	b118      	cbz	r0, 80074d0 <_puts_r+0x10>
 80074c8:	6983      	ldr	r3, [r0, #24]
 80074ca:	b90b      	cbnz	r3, 80074d0 <_puts_r+0x10>
 80074cc:	f000 fb56 	bl	8007b7c <__sinit>
 80074d0:	69ab      	ldr	r3, [r5, #24]
 80074d2:	68ac      	ldr	r4, [r5, #8]
 80074d4:	b913      	cbnz	r3, 80074dc <_puts_r+0x1c>
 80074d6:	4628      	mov	r0, r5
 80074d8:	f000 fb50 	bl	8007b7c <__sinit>
 80074dc:	4b2c      	ldr	r3, [pc, #176]	; (8007590 <_puts_r+0xd0>)
 80074de:	429c      	cmp	r4, r3
 80074e0:	d120      	bne.n	8007524 <_puts_r+0x64>
 80074e2:	686c      	ldr	r4, [r5, #4]
 80074e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80074e6:	07db      	lsls	r3, r3, #31
 80074e8:	d405      	bmi.n	80074f6 <_puts_r+0x36>
 80074ea:	89a3      	ldrh	r3, [r4, #12]
 80074ec:	0598      	lsls	r0, r3, #22
 80074ee:	d402      	bmi.n	80074f6 <_puts_r+0x36>
 80074f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074f2:	f000 fbf3 	bl	8007cdc <__retarget_lock_acquire_recursive>
 80074f6:	89a3      	ldrh	r3, [r4, #12]
 80074f8:	0719      	lsls	r1, r3, #28
 80074fa:	d51d      	bpl.n	8007538 <_puts_r+0x78>
 80074fc:	6923      	ldr	r3, [r4, #16]
 80074fe:	b1db      	cbz	r3, 8007538 <_puts_r+0x78>
 8007500:	3e01      	subs	r6, #1
 8007502:	68a3      	ldr	r3, [r4, #8]
 8007504:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007508:	3b01      	subs	r3, #1
 800750a:	60a3      	str	r3, [r4, #8]
 800750c:	bb39      	cbnz	r1, 800755e <_puts_r+0x9e>
 800750e:	2b00      	cmp	r3, #0
 8007510:	da38      	bge.n	8007584 <_puts_r+0xc4>
 8007512:	4622      	mov	r2, r4
 8007514:	210a      	movs	r1, #10
 8007516:	4628      	mov	r0, r5
 8007518:	f000 f938 	bl	800778c <__swbuf_r>
 800751c:	3001      	adds	r0, #1
 800751e:	d011      	beq.n	8007544 <_puts_r+0x84>
 8007520:	250a      	movs	r5, #10
 8007522:	e011      	b.n	8007548 <_puts_r+0x88>
 8007524:	4b1b      	ldr	r3, [pc, #108]	; (8007594 <_puts_r+0xd4>)
 8007526:	429c      	cmp	r4, r3
 8007528:	d101      	bne.n	800752e <_puts_r+0x6e>
 800752a:	68ac      	ldr	r4, [r5, #8]
 800752c:	e7da      	b.n	80074e4 <_puts_r+0x24>
 800752e:	4b1a      	ldr	r3, [pc, #104]	; (8007598 <_puts_r+0xd8>)
 8007530:	429c      	cmp	r4, r3
 8007532:	bf08      	it	eq
 8007534:	68ec      	ldreq	r4, [r5, #12]
 8007536:	e7d5      	b.n	80074e4 <_puts_r+0x24>
 8007538:	4621      	mov	r1, r4
 800753a:	4628      	mov	r0, r5
 800753c:	f000 f978 	bl	8007830 <__swsetup_r>
 8007540:	2800      	cmp	r0, #0
 8007542:	d0dd      	beq.n	8007500 <_puts_r+0x40>
 8007544:	f04f 35ff 	mov.w	r5, #4294967295
 8007548:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800754a:	07da      	lsls	r2, r3, #31
 800754c:	d405      	bmi.n	800755a <_puts_r+0x9a>
 800754e:	89a3      	ldrh	r3, [r4, #12]
 8007550:	059b      	lsls	r3, r3, #22
 8007552:	d402      	bmi.n	800755a <_puts_r+0x9a>
 8007554:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007556:	f000 fbc2 	bl	8007cde <__retarget_lock_release_recursive>
 800755a:	4628      	mov	r0, r5
 800755c:	bd70      	pop	{r4, r5, r6, pc}
 800755e:	2b00      	cmp	r3, #0
 8007560:	da04      	bge.n	800756c <_puts_r+0xac>
 8007562:	69a2      	ldr	r2, [r4, #24]
 8007564:	429a      	cmp	r2, r3
 8007566:	dc06      	bgt.n	8007576 <_puts_r+0xb6>
 8007568:	290a      	cmp	r1, #10
 800756a:	d004      	beq.n	8007576 <_puts_r+0xb6>
 800756c:	6823      	ldr	r3, [r4, #0]
 800756e:	1c5a      	adds	r2, r3, #1
 8007570:	6022      	str	r2, [r4, #0]
 8007572:	7019      	strb	r1, [r3, #0]
 8007574:	e7c5      	b.n	8007502 <_puts_r+0x42>
 8007576:	4622      	mov	r2, r4
 8007578:	4628      	mov	r0, r5
 800757a:	f000 f907 	bl	800778c <__swbuf_r>
 800757e:	3001      	adds	r0, #1
 8007580:	d1bf      	bne.n	8007502 <_puts_r+0x42>
 8007582:	e7df      	b.n	8007544 <_puts_r+0x84>
 8007584:	6823      	ldr	r3, [r4, #0]
 8007586:	250a      	movs	r5, #10
 8007588:	1c5a      	adds	r2, r3, #1
 800758a:	6022      	str	r2, [r4, #0]
 800758c:	701d      	strb	r5, [r3, #0]
 800758e:	e7db      	b.n	8007548 <_puts_r+0x88>
 8007590:	0809ecd0 	.word	0x0809ecd0
 8007594:	0809ecf0 	.word	0x0809ecf0
 8007598:	0809ecb0 	.word	0x0809ecb0

0800759c <puts>:
 800759c:	4b02      	ldr	r3, [pc, #8]	; (80075a8 <puts+0xc>)
 800759e:	4601      	mov	r1, r0
 80075a0:	6818      	ldr	r0, [r3, #0]
 80075a2:	f7ff bf8d 	b.w	80074c0 <_puts_r>
 80075a6:	bf00      	nop
 80075a8:	20000010 	.word	0x20000010

080075ac <strcpy>:
 80075ac:	4603      	mov	r3, r0
 80075ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075b2:	f803 2b01 	strb.w	r2, [r3], #1
 80075b6:	2a00      	cmp	r2, #0
 80075b8:	d1f9      	bne.n	80075ae <strcpy+0x2>
 80075ba:	4770      	bx	lr

080075bc <strtok>:
 80075bc:	4b16      	ldr	r3, [pc, #88]	; (8007618 <strtok+0x5c>)
 80075be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80075c0:	681e      	ldr	r6, [r3, #0]
 80075c2:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80075c4:	4605      	mov	r5, r0
 80075c6:	b9fc      	cbnz	r4, 8007608 <strtok+0x4c>
 80075c8:	2050      	movs	r0, #80	; 0x50
 80075ca:	9101      	str	r1, [sp, #4]
 80075cc:	f000 fbee 	bl	8007dac <malloc>
 80075d0:	9901      	ldr	r1, [sp, #4]
 80075d2:	65b0      	str	r0, [r6, #88]	; 0x58
 80075d4:	4602      	mov	r2, r0
 80075d6:	b920      	cbnz	r0, 80075e2 <strtok+0x26>
 80075d8:	4b10      	ldr	r3, [pc, #64]	; (800761c <strtok+0x60>)
 80075da:	4811      	ldr	r0, [pc, #68]	; (8007620 <strtok+0x64>)
 80075dc:	2157      	movs	r1, #87	; 0x57
 80075de:	f000 f995 	bl	800790c <__assert_func>
 80075e2:	e9c0 4400 	strd	r4, r4, [r0]
 80075e6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80075ea:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80075ee:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80075f2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80075f6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80075fa:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80075fe:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8007602:	6184      	str	r4, [r0, #24]
 8007604:	7704      	strb	r4, [r0, #28]
 8007606:	6244      	str	r4, [r0, #36]	; 0x24
 8007608:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800760a:	2301      	movs	r3, #1
 800760c:	4628      	mov	r0, r5
 800760e:	b002      	add	sp, #8
 8007610:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007614:	f000 b806 	b.w	8007624 <__strtok_r>
 8007618:	20000010 	.word	0x20000010
 800761c:	0809eafc 	.word	0x0809eafc
 8007620:	0809eb13 	.word	0x0809eb13

08007624 <__strtok_r>:
 8007624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007626:	b908      	cbnz	r0, 800762c <__strtok_r+0x8>
 8007628:	6810      	ldr	r0, [r2, #0]
 800762a:	b188      	cbz	r0, 8007650 <__strtok_r+0x2c>
 800762c:	4604      	mov	r4, r0
 800762e:	4620      	mov	r0, r4
 8007630:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007634:	460f      	mov	r7, r1
 8007636:	f817 6b01 	ldrb.w	r6, [r7], #1
 800763a:	b91e      	cbnz	r6, 8007644 <__strtok_r+0x20>
 800763c:	b965      	cbnz	r5, 8007658 <__strtok_r+0x34>
 800763e:	6015      	str	r5, [r2, #0]
 8007640:	4628      	mov	r0, r5
 8007642:	e005      	b.n	8007650 <__strtok_r+0x2c>
 8007644:	42b5      	cmp	r5, r6
 8007646:	d1f6      	bne.n	8007636 <__strtok_r+0x12>
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1f0      	bne.n	800762e <__strtok_r+0xa>
 800764c:	6014      	str	r4, [r2, #0]
 800764e:	7003      	strb	r3, [r0, #0]
 8007650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007652:	461c      	mov	r4, r3
 8007654:	e00c      	b.n	8007670 <__strtok_r+0x4c>
 8007656:	b915      	cbnz	r5, 800765e <__strtok_r+0x3a>
 8007658:	f814 3b01 	ldrb.w	r3, [r4], #1
 800765c:	460e      	mov	r6, r1
 800765e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007662:	42ab      	cmp	r3, r5
 8007664:	d1f7      	bne.n	8007656 <__strtok_r+0x32>
 8007666:	2b00      	cmp	r3, #0
 8007668:	d0f3      	beq.n	8007652 <__strtok_r+0x2e>
 800766a:	2300      	movs	r3, #0
 800766c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007670:	6014      	str	r4, [r2, #0]
 8007672:	e7ed      	b.n	8007650 <__strtok_r+0x2c>

08007674 <_strtol_l.constprop.0>:
 8007674:	2b01      	cmp	r3, #1
 8007676:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800767a:	d001      	beq.n	8007680 <_strtol_l.constprop.0+0xc>
 800767c:	2b24      	cmp	r3, #36	; 0x24
 800767e:	d906      	bls.n	800768e <_strtol_l.constprop.0+0x1a>
 8007680:	f7ff fed4 	bl	800742c <__errno>
 8007684:	2316      	movs	r3, #22
 8007686:	6003      	str	r3, [r0, #0]
 8007688:	2000      	movs	r0, #0
 800768a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800768e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007774 <_strtol_l.constprop.0+0x100>
 8007692:	460d      	mov	r5, r1
 8007694:	462e      	mov	r6, r5
 8007696:	f815 4b01 	ldrb.w	r4, [r5], #1
 800769a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800769e:	f017 0708 	ands.w	r7, r7, #8
 80076a2:	d1f7      	bne.n	8007694 <_strtol_l.constprop.0+0x20>
 80076a4:	2c2d      	cmp	r4, #45	; 0x2d
 80076a6:	d132      	bne.n	800770e <_strtol_l.constprop.0+0x9a>
 80076a8:	782c      	ldrb	r4, [r5, #0]
 80076aa:	2701      	movs	r7, #1
 80076ac:	1cb5      	adds	r5, r6, #2
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d05b      	beq.n	800776a <_strtol_l.constprop.0+0xf6>
 80076b2:	2b10      	cmp	r3, #16
 80076b4:	d109      	bne.n	80076ca <_strtol_l.constprop.0+0x56>
 80076b6:	2c30      	cmp	r4, #48	; 0x30
 80076b8:	d107      	bne.n	80076ca <_strtol_l.constprop.0+0x56>
 80076ba:	782c      	ldrb	r4, [r5, #0]
 80076bc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80076c0:	2c58      	cmp	r4, #88	; 0x58
 80076c2:	d14d      	bne.n	8007760 <_strtol_l.constprop.0+0xec>
 80076c4:	786c      	ldrb	r4, [r5, #1]
 80076c6:	2310      	movs	r3, #16
 80076c8:	3502      	adds	r5, #2
 80076ca:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80076ce:	f108 38ff 	add.w	r8, r8, #4294967295
 80076d2:	f04f 0c00 	mov.w	ip, #0
 80076d6:	fbb8 f9f3 	udiv	r9, r8, r3
 80076da:	4666      	mov	r6, ip
 80076dc:	fb03 8a19 	mls	sl, r3, r9, r8
 80076e0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80076e4:	f1be 0f09 	cmp.w	lr, #9
 80076e8:	d816      	bhi.n	8007718 <_strtol_l.constprop.0+0xa4>
 80076ea:	4674      	mov	r4, lr
 80076ec:	42a3      	cmp	r3, r4
 80076ee:	dd24      	ble.n	800773a <_strtol_l.constprop.0+0xc6>
 80076f0:	f1bc 0f00 	cmp.w	ip, #0
 80076f4:	db1e      	blt.n	8007734 <_strtol_l.constprop.0+0xc0>
 80076f6:	45b1      	cmp	r9, r6
 80076f8:	d31c      	bcc.n	8007734 <_strtol_l.constprop.0+0xc0>
 80076fa:	d101      	bne.n	8007700 <_strtol_l.constprop.0+0x8c>
 80076fc:	45a2      	cmp	sl, r4
 80076fe:	db19      	blt.n	8007734 <_strtol_l.constprop.0+0xc0>
 8007700:	fb06 4603 	mla	r6, r6, r3, r4
 8007704:	f04f 0c01 	mov.w	ip, #1
 8007708:	f815 4b01 	ldrb.w	r4, [r5], #1
 800770c:	e7e8      	b.n	80076e0 <_strtol_l.constprop.0+0x6c>
 800770e:	2c2b      	cmp	r4, #43	; 0x2b
 8007710:	bf04      	itt	eq
 8007712:	782c      	ldrbeq	r4, [r5, #0]
 8007714:	1cb5      	addeq	r5, r6, #2
 8007716:	e7ca      	b.n	80076ae <_strtol_l.constprop.0+0x3a>
 8007718:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800771c:	f1be 0f19 	cmp.w	lr, #25
 8007720:	d801      	bhi.n	8007726 <_strtol_l.constprop.0+0xb2>
 8007722:	3c37      	subs	r4, #55	; 0x37
 8007724:	e7e2      	b.n	80076ec <_strtol_l.constprop.0+0x78>
 8007726:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800772a:	f1be 0f19 	cmp.w	lr, #25
 800772e:	d804      	bhi.n	800773a <_strtol_l.constprop.0+0xc6>
 8007730:	3c57      	subs	r4, #87	; 0x57
 8007732:	e7db      	b.n	80076ec <_strtol_l.constprop.0+0x78>
 8007734:	f04f 3cff 	mov.w	ip, #4294967295
 8007738:	e7e6      	b.n	8007708 <_strtol_l.constprop.0+0x94>
 800773a:	f1bc 0f00 	cmp.w	ip, #0
 800773e:	da05      	bge.n	800774c <_strtol_l.constprop.0+0xd8>
 8007740:	2322      	movs	r3, #34	; 0x22
 8007742:	6003      	str	r3, [r0, #0]
 8007744:	4646      	mov	r6, r8
 8007746:	b942      	cbnz	r2, 800775a <_strtol_l.constprop.0+0xe6>
 8007748:	4630      	mov	r0, r6
 800774a:	e79e      	b.n	800768a <_strtol_l.constprop.0+0x16>
 800774c:	b107      	cbz	r7, 8007750 <_strtol_l.constprop.0+0xdc>
 800774e:	4276      	negs	r6, r6
 8007750:	2a00      	cmp	r2, #0
 8007752:	d0f9      	beq.n	8007748 <_strtol_l.constprop.0+0xd4>
 8007754:	f1bc 0f00 	cmp.w	ip, #0
 8007758:	d000      	beq.n	800775c <_strtol_l.constprop.0+0xe8>
 800775a:	1e69      	subs	r1, r5, #1
 800775c:	6011      	str	r1, [r2, #0]
 800775e:	e7f3      	b.n	8007748 <_strtol_l.constprop.0+0xd4>
 8007760:	2430      	movs	r4, #48	; 0x30
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1b1      	bne.n	80076ca <_strtol_l.constprop.0+0x56>
 8007766:	2308      	movs	r3, #8
 8007768:	e7af      	b.n	80076ca <_strtol_l.constprop.0+0x56>
 800776a:	2c30      	cmp	r4, #48	; 0x30
 800776c:	d0a5      	beq.n	80076ba <_strtol_l.constprop.0+0x46>
 800776e:	230a      	movs	r3, #10
 8007770:	e7ab      	b.n	80076ca <_strtol_l.constprop.0+0x56>
 8007772:	bf00      	nop
 8007774:	0809ebad 	.word	0x0809ebad

08007778 <strtol>:
 8007778:	4613      	mov	r3, r2
 800777a:	460a      	mov	r2, r1
 800777c:	4601      	mov	r1, r0
 800777e:	4802      	ldr	r0, [pc, #8]	; (8007788 <strtol+0x10>)
 8007780:	6800      	ldr	r0, [r0, #0]
 8007782:	f7ff bf77 	b.w	8007674 <_strtol_l.constprop.0>
 8007786:	bf00      	nop
 8007788:	20000010 	.word	0x20000010

0800778c <__swbuf_r>:
 800778c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800778e:	460e      	mov	r6, r1
 8007790:	4614      	mov	r4, r2
 8007792:	4605      	mov	r5, r0
 8007794:	b118      	cbz	r0, 800779e <__swbuf_r+0x12>
 8007796:	6983      	ldr	r3, [r0, #24]
 8007798:	b90b      	cbnz	r3, 800779e <__swbuf_r+0x12>
 800779a:	f000 f9ef 	bl	8007b7c <__sinit>
 800779e:	4b21      	ldr	r3, [pc, #132]	; (8007824 <__swbuf_r+0x98>)
 80077a0:	429c      	cmp	r4, r3
 80077a2:	d12b      	bne.n	80077fc <__swbuf_r+0x70>
 80077a4:	686c      	ldr	r4, [r5, #4]
 80077a6:	69a3      	ldr	r3, [r4, #24]
 80077a8:	60a3      	str	r3, [r4, #8]
 80077aa:	89a3      	ldrh	r3, [r4, #12]
 80077ac:	071a      	lsls	r2, r3, #28
 80077ae:	d52f      	bpl.n	8007810 <__swbuf_r+0x84>
 80077b0:	6923      	ldr	r3, [r4, #16]
 80077b2:	b36b      	cbz	r3, 8007810 <__swbuf_r+0x84>
 80077b4:	6923      	ldr	r3, [r4, #16]
 80077b6:	6820      	ldr	r0, [r4, #0]
 80077b8:	1ac0      	subs	r0, r0, r3
 80077ba:	6963      	ldr	r3, [r4, #20]
 80077bc:	b2f6      	uxtb	r6, r6
 80077be:	4283      	cmp	r3, r0
 80077c0:	4637      	mov	r7, r6
 80077c2:	dc04      	bgt.n	80077ce <__swbuf_r+0x42>
 80077c4:	4621      	mov	r1, r4
 80077c6:	4628      	mov	r0, r5
 80077c8:	f000 f944 	bl	8007a54 <_fflush_r>
 80077cc:	bb30      	cbnz	r0, 800781c <__swbuf_r+0x90>
 80077ce:	68a3      	ldr	r3, [r4, #8]
 80077d0:	3b01      	subs	r3, #1
 80077d2:	60a3      	str	r3, [r4, #8]
 80077d4:	6823      	ldr	r3, [r4, #0]
 80077d6:	1c5a      	adds	r2, r3, #1
 80077d8:	6022      	str	r2, [r4, #0]
 80077da:	701e      	strb	r6, [r3, #0]
 80077dc:	6963      	ldr	r3, [r4, #20]
 80077de:	3001      	adds	r0, #1
 80077e0:	4283      	cmp	r3, r0
 80077e2:	d004      	beq.n	80077ee <__swbuf_r+0x62>
 80077e4:	89a3      	ldrh	r3, [r4, #12]
 80077e6:	07db      	lsls	r3, r3, #31
 80077e8:	d506      	bpl.n	80077f8 <__swbuf_r+0x6c>
 80077ea:	2e0a      	cmp	r6, #10
 80077ec:	d104      	bne.n	80077f8 <__swbuf_r+0x6c>
 80077ee:	4621      	mov	r1, r4
 80077f0:	4628      	mov	r0, r5
 80077f2:	f000 f92f 	bl	8007a54 <_fflush_r>
 80077f6:	b988      	cbnz	r0, 800781c <__swbuf_r+0x90>
 80077f8:	4638      	mov	r0, r7
 80077fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077fc:	4b0a      	ldr	r3, [pc, #40]	; (8007828 <__swbuf_r+0x9c>)
 80077fe:	429c      	cmp	r4, r3
 8007800:	d101      	bne.n	8007806 <__swbuf_r+0x7a>
 8007802:	68ac      	ldr	r4, [r5, #8]
 8007804:	e7cf      	b.n	80077a6 <__swbuf_r+0x1a>
 8007806:	4b09      	ldr	r3, [pc, #36]	; (800782c <__swbuf_r+0xa0>)
 8007808:	429c      	cmp	r4, r3
 800780a:	bf08      	it	eq
 800780c:	68ec      	ldreq	r4, [r5, #12]
 800780e:	e7ca      	b.n	80077a6 <__swbuf_r+0x1a>
 8007810:	4621      	mov	r1, r4
 8007812:	4628      	mov	r0, r5
 8007814:	f000 f80c 	bl	8007830 <__swsetup_r>
 8007818:	2800      	cmp	r0, #0
 800781a:	d0cb      	beq.n	80077b4 <__swbuf_r+0x28>
 800781c:	f04f 37ff 	mov.w	r7, #4294967295
 8007820:	e7ea      	b.n	80077f8 <__swbuf_r+0x6c>
 8007822:	bf00      	nop
 8007824:	0809ecd0 	.word	0x0809ecd0
 8007828:	0809ecf0 	.word	0x0809ecf0
 800782c:	0809ecb0 	.word	0x0809ecb0

08007830 <__swsetup_r>:
 8007830:	4b32      	ldr	r3, [pc, #200]	; (80078fc <__swsetup_r+0xcc>)
 8007832:	b570      	push	{r4, r5, r6, lr}
 8007834:	681d      	ldr	r5, [r3, #0]
 8007836:	4606      	mov	r6, r0
 8007838:	460c      	mov	r4, r1
 800783a:	b125      	cbz	r5, 8007846 <__swsetup_r+0x16>
 800783c:	69ab      	ldr	r3, [r5, #24]
 800783e:	b913      	cbnz	r3, 8007846 <__swsetup_r+0x16>
 8007840:	4628      	mov	r0, r5
 8007842:	f000 f99b 	bl	8007b7c <__sinit>
 8007846:	4b2e      	ldr	r3, [pc, #184]	; (8007900 <__swsetup_r+0xd0>)
 8007848:	429c      	cmp	r4, r3
 800784a:	d10f      	bne.n	800786c <__swsetup_r+0x3c>
 800784c:	686c      	ldr	r4, [r5, #4]
 800784e:	89a3      	ldrh	r3, [r4, #12]
 8007850:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007854:	0719      	lsls	r1, r3, #28
 8007856:	d42c      	bmi.n	80078b2 <__swsetup_r+0x82>
 8007858:	06dd      	lsls	r5, r3, #27
 800785a:	d411      	bmi.n	8007880 <__swsetup_r+0x50>
 800785c:	2309      	movs	r3, #9
 800785e:	6033      	str	r3, [r6, #0]
 8007860:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007864:	81a3      	strh	r3, [r4, #12]
 8007866:	f04f 30ff 	mov.w	r0, #4294967295
 800786a:	e03e      	b.n	80078ea <__swsetup_r+0xba>
 800786c:	4b25      	ldr	r3, [pc, #148]	; (8007904 <__swsetup_r+0xd4>)
 800786e:	429c      	cmp	r4, r3
 8007870:	d101      	bne.n	8007876 <__swsetup_r+0x46>
 8007872:	68ac      	ldr	r4, [r5, #8]
 8007874:	e7eb      	b.n	800784e <__swsetup_r+0x1e>
 8007876:	4b24      	ldr	r3, [pc, #144]	; (8007908 <__swsetup_r+0xd8>)
 8007878:	429c      	cmp	r4, r3
 800787a:	bf08      	it	eq
 800787c:	68ec      	ldreq	r4, [r5, #12]
 800787e:	e7e6      	b.n	800784e <__swsetup_r+0x1e>
 8007880:	0758      	lsls	r0, r3, #29
 8007882:	d512      	bpl.n	80078aa <__swsetup_r+0x7a>
 8007884:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007886:	b141      	cbz	r1, 800789a <__swsetup_r+0x6a>
 8007888:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800788c:	4299      	cmp	r1, r3
 800788e:	d002      	beq.n	8007896 <__swsetup_r+0x66>
 8007890:	4630      	mov	r0, r6
 8007892:	f000 fa93 	bl	8007dbc <_free_r>
 8007896:	2300      	movs	r3, #0
 8007898:	6363      	str	r3, [r4, #52]	; 0x34
 800789a:	89a3      	ldrh	r3, [r4, #12]
 800789c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80078a0:	81a3      	strh	r3, [r4, #12]
 80078a2:	2300      	movs	r3, #0
 80078a4:	6063      	str	r3, [r4, #4]
 80078a6:	6923      	ldr	r3, [r4, #16]
 80078a8:	6023      	str	r3, [r4, #0]
 80078aa:	89a3      	ldrh	r3, [r4, #12]
 80078ac:	f043 0308 	orr.w	r3, r3, #8
 80078b0:	81a3      	strh	r3, [r4, #12]
 80078b2:	6923      	ldr	r3, [r4, #16]
 80078b4:	b94b      	cbnz	r3, 80078ca <__swsetup_r+0x9a>
 80078b6:	89a3      	ldrh	r3, [r4, #12]
 80078b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80078bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078c0:	d003      	beq.n	80078ca <__swsetup_r+0x9a>
 80078c2:	4621      	mov	r1, r4
 80078c4:	4630      	mov	r0, r6
 80078c6:	f000 fa31 	bl	8007d2c <__smakebuf_r>
 80078ca:	89a0      	ldrh	r0, [r4, #12]
 80078cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078d0:	f010 0301 	ands.w	r3, r0, #1
 80078d4:	d00a      	beq.n	80078ec <__swsetup_r+0xbc>
 80078d6:	2300      	movs	r3, #0
 80078d8:	60a3      	str	r3, [r4, #8]
 80078da:	6963      	ldr	r3, [r4, #20]
 80078dc:	425b      	negs	r3, r3
 80078de:	61a3      	str	r3, [r4, #24]
 80078e0:	6923      	ldr	r3, [r4, #16]
 80078e2:	b943      	cbnz	r3, 80078f6 <__swsetup_r+0xc6>
 80078e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80078e8:	d1ba      	bne.n	8007860 <__swsetup_r+0x30>
 80078ea:	bd70      	pop	{r4, r5, r6, pc}
 80078ec:	0781      	lsls	r1, r0, #30
 80078ee:	bf58      	it	pl
 80078f0:	6963      	ldrpl	r3, [r4, #20]
 80078f2:	60a3      	str	r3, [r4, #8]
 80078f4:	e7f4      	b.n	80078e0 <__swsetup_r+0xb0>
 80078f6:	2000      	movs	r0, #0
 80078f8:	e7f7      	b.n	80078ea <__swsetup_r+0xba>
 80078fa:	bf00      	nop
 80078fc:	20000010 	.word	0x20000010
 8007900:	0809ecd0 	.word	0x0809ecd0
 8007904:	0809ecf0 	.word	0x0809ecf0
 8007908:	0809ecb0 	.word	0x0809ecb0

0800790c <__assert_func>:
 800790c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800790e:	4614      	mov	r4, r2
 8007910:	461a      	mov	r2, r3
 8007912:	4b09      	ldr	r3, [pc, #36]	; (8007938 <__assert_func+0x2c>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4605      	mov	r5, r0
 8007918:	68d8      	ldr	r0, [r3, #12]
 800791a:	b14c      	cbz	r4, 8007930 <__assert_func+0x24>
 800791c:	4b07      	ldr	r3, [pc, #28]	; (800793c <__assert_func+0x30>)
 800791e:	9100      	str	r1, [sp, #0]
 8007920:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007924:	4906      	ldr	r1, [pc, #24]	; (8007940 <__assert_func+0x34>)
 8007926:	462b      	mov	r3, r5
 8007928:	f000 f9a6 	bl	8007c78 <fiprintf>
 800792c:	f000 fe7a 	bl	8008624 <abort>
 8007930:	4b04      	ldr	r3, [pc, #16]	; (8007944 <__assert_func+0x38>)
 8007932:	461c      	mov	r4, r3
 8007934:	e7f3      	b.n	800791e <__assert_func+0x12>
 8007936:	bf00      	nop
 8007938:	20000010 	.word	0x20000010
 800793c:	0809eb70 	.word	0x0809eb70
 8007940:	0809eb7d 	.word	0x0809eb7d
 8007944:	0809ebab 	.word	0x0809ebab

08007948 <__sflush_r>:
 8007948:	898a      	ldrh	r2, [r1, #12]
 800794a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800794e:	4605      	mov	r5, r0
 8007950:	0710      	lsls	r0, r2, #28
 8007952:	460c      	mov	r4, r1
 8007954:	d458      	bmi.n	8007a08 <__sflush_r+0xc0>
 8007956:	684b      	ldr	r3, [r1, #4]
 8007958:	2b00      	cmp	r3, #0
 800795a:	dc05      	bgt.n	8007968 <__sflush_r+0x20>
 800795c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800795e:	2b00      	cmp	r3, #0
 8007960:	dc02      	bgt.n	8007968 <__sflush_r+0x20>
 8007962:	2000      	movs	r0, #0
 8007964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007968:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800796a:	2e00      	cmp	r6, #0
 800796c:	d0f9      	beq.n	8007962 <__sflush_r+0x1a>
 800796e:	2300      	movs	r3, #0
 8007970:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007974:	682f      	ldr	r7, [r5, #0]
 8007976:	602b      	str	r3, [r5, #0]
 8007978:	d032      	beq.n	80079e0 <__sflush_r+0x98>
 800797a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800797c:	89a3      	ldrh	r3, [r4, #12]
 800797e:	075a      	lsls	r2, r3, #29
 8007980:	d505      	bpl.n	800798e <__sflush_r+0x46>
 8007982:	6863      	ldr	r3, [r4, #4]
 8007984:	1ac0      	subs	r0, r0, r3
 8007986:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007988:	b10b      	cbz	r3, 800798e <__sflush_r+0x46>
 800798a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800798c:	1ac0      	subs	r0, r0, r3
 800798e:	2300      	movs	r3, #0
 8007990:	4602      	mov	r2, r0
 8007992:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007994:	6a21      	ldr	r1, [r4, #32]
 8007996:	4628      	mov	r0, r5
 8007998:	47b0      	blx	r6
 800799a:	1c43      	adds	r3, r0, #1
 800799c:	89a3      	ldrh	r3, [r4, #12]
 800799e:	d106      	bne.n	80079ae <__sflush_r+0x66>
 80079a0:	6829      	ldr	r1, [r5, #0]
 80079a2:	291d      	cmp	r1, #29
 80079a4:	d82c      	bhi.n	8007a00 <__sflush_r+0xb8>
 80079a6:	4a2a      	ldr	r2, [pc, #168]	; (8007a50 <__sflush_r+0x108>)
 80079a8:	40ca      	lsrs	r2, r1
 80079aa:	07d6      	lsls	r6, r2, #31
 80079ac:	d528      	bpl.n	8007a00 <__sflush_r+0xb8>
 80079ae:	2200      	movs	r2, #0
 80079b0:	6062      	str	r2, [r4, #4]
 80079b2:	04d9      	lsls	r1, r3, #19
 80079b4:	6922      	ldr	r2, [r4, #16]
 80079b6:	6022      	str	r2, [r4, #0]
 80079b8:	d504      	bpl.n	80079c4 <__sflush_r+0x7c>
 80079ba:	1c42      	adds	r2, r0, #1
 80079bc:	d101      	bne.n	80079c2 <__sflush_r+0x7a>
 80079be:	682b      	ldr	r3, [r5, #0]
 80079c0:	b903      	cbnz	r3, 80079c4 <__sflush_r+0x7c>
 80079c2:	6560      	str	r0, [r4, #84]	; 0x54
 80079c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079c6:	602f      	str	r7, [r5, #0]
 80079c8:	2900      	cmp	r1, #0
 80079ca:	d0ca      	beq.n	8007962 <__sflush_r+0x1a>
 80079cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079d0:	4299      	cmp	r1, r3
 80079d2:	d002      	beq.n	80079da <__sflush_r+0x92>
 80079d4:	4628      	mov	r0, r5
 80079d6:	f000 f9f1 	bl	8007dbc <_free_r>
 80079da:	2000      	movs	r0, #0
 80079dc:	6360      	str	r0, [r4, #52]	; 0x34
 80079de:	e7c1      	b.n	8007964 <__sflush_r+0x1c>
 80079e0:	6a21      	ldr	r1, [r4, #32]
 80079e2:	2301      	movs	r3, #1
 80079e4:	4628      	mov	r0, r5
 80079e6:	47b0      	blx	r6
 80079e8:	1c41      	adds	r1, r0, #1
 80079ea:	d1c7      	bne.n	800797c <__sflush_r+0x34>
 80079ec:	682b      	ldr	r3, [r5, #0]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d0c4      	beq.n	800797c <__sflush_r+0x34>
 80079f2:	2b1d      	cmp	r3, #29
 80079f4:	d001      	beq.n	80079fa <__sflush_r+0xb2>
 80079f6:	2b16      	cmp	r3, #22
 80079f8:	d101      	bne.n	80079fe <__sflush_r+0xb6>
 80079fa:	602f      	str	r7, [r5, #0]
 80079fc:	e7b1      	b.n	8007962 <__sflush_r+0x1a>
 80079fe:	89a3      	ldrh	r3, [r4, #12]
 8007a00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a04:	81a3      	strh	r3, [r4, #12]
 8007a06:	e7ad      	b.n	8007964 <__sflush_r+0x1c>
 8007a08:	690f      	ldr	r7, [r1, #16]
 8007a0a:	2f00      	cmp	r7, #0
 8007a0c:	d0a9      	beq.n	8007962 <__sflush_r+0x1a>
 8007a0e:	0793      	lsls	r3, r2, #30
 8007a10:	680e      	ldr	r6, [r1, #0]
 8007a12:	bf08      	it	eq
 8007a14:	694b      	ldreq	r3, [r1, #20]
 8007a16:	600f      	str	r7, [r1, #0]
 8007a18:	bf18      	it	ne
 8007a1a:	2300      	movne	r3, #0
 8007a1c:	eba6 0807 	sub.w	r8, r6, r7
 8007a20:	608b      	str	r3, [r1, #8]
 8007a22:	f1b8 0f00 	cmp.w	r8, #0
 8007a26:	dd9c      	ble.n	8007962 <__sflush_r+0x1a>
 8007a28:	6a21      	ldr	r1, [r4, #32]
 8007a2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a2c:	4643      	mov	r3, r8
 8007a2e:	463a      	mov	r2, r7
 8007a30:	4628      	mov	r0, r5
 8007a32:	47b0      	blx	r6
 8007a34:	2800      	cmp	r0, #0
 8007a36:	dc06      	bgt.n	8007a46 <__sflush_r+0xfe>
 8007a38:	89a3      	ldrh	r3, [r4, #12]
 8007a3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a3e:	81a3      	strh	r3, [r4, #12]
 8007a40:	f04f 30ff 	mov.w	r0, #4294967295
 8007a44:	e78e      	b.n	8007964 <__sflush_r+0x1c>
 8007a46:	4407      	add	r7, r0
 8007a48:	eba8 0800 	sub.w	r8, r8, r0
 8007a4c:	e7e9      	b.n	8007a22 <__sflush_r+0xda>
 8007a4e:	bf00      	nop
 8007a50:	20400001 	.word	0x20400001

08007a54 <_fflush_r>:
 8007a54:	b538      	push	{r3, r4, r5, lr}
 8007a56:	690b      	ldr	r3, [r1, #16]
 8007a58:	4605      	mov	r5, r0
 8007a5a:	460c      	mov	r4, r1
 8007a5c:	b913      	cbnz	r3, 8007a64 <_fflush_r+0x10>
 8007a5e:	2500      	movs	r5, #0
 8007a60:	4628      	mov	r0, r5
 8007a62:	bd38      	pop	{r3, r4, r5, pc}
 8007a64:	b118      	cbz	r0, 8007a6e <_fflush_r+0x1a>
 8007a66:	6983      	ldr	r3, [r0, #24]
 8007a68:	b90b      	cbnz	r3, 8007a6e <_fflush_r+0x1a>
 8007a6a:	f000 f887 	bl	8007b7c <__sinit>
 8007a6e:	4b14      	ldr	r3, [pc, #80]	; (8007ac0 <_fflush_r+0x6c>)
 8007a70:	429c      	cmp	r4, r3
 8007a72:	d11b      	bne.n	8007aac <_fflush_r+0x58>
 8007a74:	686c      	ldr	r4, [r5, #4]
 8007a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d0ef      	beq.n	8007a5e <_fflush_r+0xa>
 8007a7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007a80:	07d0      	lsls	r0, r2, #31
 8007a82:	d404      	bmi.n	8007a8e <_fflush_r+0x3a>
 8007a84:	0599      	lsls	r1, r3, #22
 8007a86:	d402      	bmi.n	8007a8e <_fflush_r+0x3a>
 8007a88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a8a:	f000 f927 	bl	8007cdc <__retarget_lock_acquire_recursive>
 8007a8e:	4628      	mov	r0, r5
 8007a90:	4621      	mov	r1, r4
 8007a92:	f7ff ff59 	bl	8007948 <__sflush_r>
 8007a96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a98:	07da      	lsls	r2, r3, #31
 8007a9a:	4605      	mov	r5, r0
 8007a9c:	d4e0      	bmi.n	8007a60 <_fflush_r+0xc>
 8007a9e:	89a3      	ldrh	r3, [r4, #12]
 8007aa0:	059b      	lsls	r3, r3, #22
 8007aa2:	d4dd      	bmi.n	8007a60 <_fflush_r+0xc>
 8007aa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007aa6:	f000 f91a 	bl	8007cde <__retarget_lock_release_recursive>
 8007aaa:	e7d9      	b.n	8007a60 <_fflush_r+0xc>
 8007aac:	4b05      	ldr	r3, [pc, #20]	; (8007ac4 <_fflush_r+0x70>)
 8007aae:	429c      	cmp	r4, r3
 8007ab0:	d101      	bne.n	8007ab6 <_fflush_r+0x62>
 8007ab2:	68ac      	ldr	r4, [r5, #8]
 8007ab4:	e7df      	b.n	8007a76 <_fflush_r+0x22>
 8007ab6:	4b04      	ldr	r3, [pc, #16]	; (8007ac8 <_fflush_r+0x74>)
 8007ab8:	429c      	cmp	r4, r3
 8007aba:	bf08      	it	eq
 8007abc:	68ec      	ldreq	r4, [r5, #12]
 8007abe:	e7da      	b.n	8007a76 <_fflush_r+0x22>
 8007ac0:	0809ecd0 	.word	0x0809ecd0
 8007ac4:	0809ecf0 	.word	0x0809ecf0
 8007ac8:	0809ecb0 	.word	0x0809ecb0

08007acc <std>:
 8007acc:	2300      	movs	r3, #0
 8007ace:	b510      	push	{r4, lr}
 8007ad0:	4604      	mov	r4, r0
 8007ad2:	e9c0 3300 	strd	r3, r3, [r0]
 8007ad6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ada:	6083      	str	r3, [r0, #8]
 8007adc:	8181      	strh	r1, [r0, #12]
 8007ade:	6643      	str	r3, [r0, #100]	; 0x64
 8007ae0:	81c2      	strh	r2, [r0, #14]
 8007ae2:	6183      	str	r3, [r0, #24]
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	2208      	movs	r2, #8
 8007ae8:	305c      	adds	r0, #92	; 0x5c
 8007aea:	f7ff fcc9 	bl	8007480 <memset>
 8007aee:	4b05      	ldr	r3, [pc, #20]	; (8007b04 <std+0x38>)
 8007af0:	6263      	str	r3, [r4, #36]	; 0x24
 8007af2:	4b05      	ldr	r3, [pc, #20]	; (8007b08 <std+0x3c>)
 8007af4:	62a3      	str	r3, [r4, #40]	; 0x28
 8007af6:	4b05      	ldr	r3, [pc, #20]	; (8007b0c <std+0x40>)
 8007af8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007afa:	4b05      	ldr	r3, [pc, #20]	; (8007b10 <std+0x44>)
 8007afc:	6224      	str	r4, [r4, #32]
 8007afe:	6323      	str	r3, [r4, #48]	; 0x30
 8007b00:	bd10      	pop	{r4, pc}
 8007b02:	bf00      	nop
 8007b04:	08008579 	.word	0x08008579
 8007b08:	0800859b 	.word	0x0800859b
 8007b0c:	080085d3 	.word	0x080085d3
 8007b10:	080085f7 	.word	0x080085f7

08007b14 <_cleanup_r>:
 8007b14:	4901      	ldr	r1, [pc, #4]	; (8007b1c <_cleanup_r+0x8>)
 8007b16:	f000 b8c1 	b.w	8007c9c <_fwalk_reent>
 8007b1a:	bf00      	nop
 8007b1c:	08007a55 	.word	0x08007a55

08007b20 <__sfmoreglue>:
 8007b20:	b570      	push	{r4, r5, r6, lr}
 8007b22:	2268      	movs	r2, #104	; 0x68
 8007b24:	1e4d      	subs	r5, r1, #1
 8007b26:	4355      	muls	r5, r2
 8007b28:	460e      	mov	r6, r1
 8007b2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007b2e:	f000 f9b1 	bl	8007e94 <_malloc_r>
 8007b32:	4604      	mov	r4, r0
 8007b34:	b140      	cbz	r0, 8007b48 <__sfmoreglue+0x28>
 8007b36:	2100      	movs	r1, #0
 8007b38:	e9c0 1600 	strd	r1, r6, [r0]
 8007b3c:	300c      	adds	r0, #12
 8007b3e:	60a0      	str	r0, [r4, #8]
 8007b40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007b44:	f7ff fc9c 	bl	8007480 <memset>
 8007b48:	4620      	mov	r0, r4
 8007b4a:	bd70      	pop	{r4, r5, r6, pc}

08007b4c <__sfp_lock_acquire>:
 8007b4c:	4801      	ldr	r0, [pc, #4]	; (8007b54 <__sfp_lock_acquire+0x8>)
 8007b4e:	f000 b8c5 	b.w	8007cdc <__retarget_lock_acquire_recursive>
 8007b52:	bf00      	nop
 8007b54:	20000451 	.word	0x20000451

08007b58 <__sfp_lock_release>:
 8007b58:	4801      	ldr	r0, [pc, #4]	; (8007b60 <__sfp_lock_release+0x8>)
 8007b5a:	f000 b8c0 	b.w	8007cde <__retarget_lock_release_recursive>
 8007b5e:	bf00      	nop
 8007b60:	20000451 	.word	0x20000451

08007b64 <__sinit_lock_acquire>:
 8007b64:	4801      	ldr	r0, [pc, #4]	; (8007b6c <__sinit_lock_acquire+0x8>)
 8007b66:	f000 b8b9 	b.w	8007cdc <__retarget_lock_acquire_recursive>
 8007b6a:	bf00      	nop
 8007b6c:	20000452 	.word	0x20000452

08007b70 <__sinit_lock_release>:
 8007b70:	4801      	ldr	r0, [pc, #4]	; (8007b78 <__sinit_lock_release+0x8>)
 8007b72:	f000 b8b4 	b.w	8007cde <__retarget_lock_release_recursive>
 8007b76:	bf00      	nop
 8007b78:	20000452 	.word	0x20000452

08007b7c <__sinit>:
 8007b7c:	b510      	push	{r4, lr}
 8007b7e:	4604      	mov	r4, r0
 8007b80:	f7ff fff0 	bl	8007b64 <__sinit_lock_acquire>
 8007b84:	69a3      	ldr	r3, [r4, #24]
 8007b86:	b11b      	cbz	r3, 8007b90 <__sinit+0x14>
 8007b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b8c:	f7ff bff0 	b.w	8007b70 <__sinit_lock_release>
 8007b90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007b94:	6523      	str	r3, [r4, #80]	; 0x50
 8007b96:	4b13      	ldr	r3, [pc, #76]	; (8007be4 <__sinit+0x68>)
 8007b98:	4a13      	ldr	r2, [pc, #76]	; (8007be8 <__sinit+0x6c>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8007b9e:	42a3      	cmp	r3, r4
 8007ba0:	bf04      	itt	eq
 8007ba2:	2301      	moveq	r3, #1
 8007ba4:	61a3      	streq	r3, [r4, #24]
 8007ba6:	4620      	mov	r0, r4
 8007ba8:	f000 f820 	bl	8007bec <__sfp>
 8007bac:	6060      	str	r0, [r4, #4]
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f000 f81c 	bl	8007bec <__sfp>
 8007bb4:	60a0      	str	r0, [r4, #8]
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	f000 f818 	bl	8007bec <__sfp>
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	60e0      	str	r0, [r4, #12]
 8007bc0:	2104      	movs	r1, #4
 8007bc2:	6860      	ldr	r0, [r4, #4]
 8007bc4:	f7ff ff82 	bl	8007acc <std>
 8007bc8:	68a0      	ldr	r0, [r4, #8]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	2109      	movs	r1, #9
 8007bce:	f7ff ff7d 	bl	8007acc <std>
 8007bd2:	68e0      	ldr	r0, [r4, #12]
 8007bd4:	2202      	movs	r2, #2
 8007bd6:	2112      	movs	r1, #18
 8007bd8:	f7ff ff78 	bl	8007acc <std>
 8007bdc:	2301      	movs	r3, #1
 8007bde:	61a3      	str	r3, [r4, #24]
 8007be0:	e7d2      	b.n	8007b88 <__sinit+0xc>
 8007be2:	bf00      	nop
 8007be4:	0809eaf8 	.word	0x0809eaf8
 8007be8:	08007b15 	.word	0x08007b15

08007bec <__sfp>:
 8007bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bee:	4607      	mov	r7, r0
 8007bf0:	f7ff ffac 	bl	8007b4c <__sfp_lock_acquire>
 8007bf4:	4b1e      	ldr	r3, [pc, #120]	; (8007c70 <__sfp+0x84>)
 8007bf6:	681e      	ldr	r6, [r3, #0]
 8007bf8:	69b3      	ldr	r3, [r6, #24]
 8007bfa:	b913      	cbnz	r3, 8007c02 <__sfp+0x16>
 8007bfc:	4630      	mov	r0, r6
 8007bfe:	f7ff ffbd 	bl	8007b7c <__sinit>
 8007c02:	3648      	adds	r6, #72	; 0x48
 8007c04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007c08:	3b01      	subs	r3, #1
 8007c0a:	d503      	bpl.n	8007c14 <__sfp+0x28>
 8007c0c:	6833      	ldr	r3, [r6, #0]
 8007c0e:	b30b      	cbz	r3, 8007c54 <__sfp+0x68>
 8007c10:	6836      	ldr	r6, [r6, #0]
 8007c12:	e7f7      	b.n	8007c04 <__sfp+0x18>
 8007c14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007c18:	b9d5      	cbnz	r5, 8007c50 <__sfp+0x64>
 8007c1a:	4b16      	ldr	r3, [pc, #88]	; (8007c74 <__sfp+0x88>)
 8007c1c:	60e3      	str	r3, [r4, #12]
 8007c1e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007c22:	6665      	str	r5, [r4, #100]	; 0x64
 8007c24:	f000 f859 	bl	8007cda <__retarget_lock_init_recursive>
 8007c28:	f7ff ff96 	bl	8007b58 <__sfp_lock_release>
 8007c2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007c30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007c34:	6025      	str	r5, [r4, #0]
 8007c36:	61a5      	str	r5, [r4, #24]
 8007c38:	2208      	movs	r2, #8
 8007c3a:	4629      	mov	r1, r5
 8007c3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007c40:	f7ff fc1e 	bl	8007480 <memset>
 8007c44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007c48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c50:	3468      	adds	r4, #104	; 0x68
 8007c52:	e7d9      	b.n	8007c08 <__sfp+0x1c>
 8007c54:	2104      	movs	r1, #4
 8007c56:	4638      	mov	r0, r7
 8007c58:	f7ff ff62 	bl	8007b20 <__sfmoreglue>
 8007c5c:	4604      	mov	r4, r0
 8007c5e:	6030      	str	r0, [r6, #0]
 8007c60:	2800      	cmp	r0, #0
 8007c62:	d1d5      	bne.n	8007c10 <__sfp+0x24>
 8007c64:	f7ff ff78 	bl	8007b58 <__sfp_lock_release>
 8007c68:	230c      	movs	r3, #12
 8007c6a:	603b      	str	r3, [r7, #0]
 8007c6c:	e7ee      	b.n	8007c4c <__sfp+0x60>
 8007c6e:	bf00      	nop
 8007c70:	0809eaf8 	.word	0x0809eaf8
 8007c74:	ffff0001 	.word	0xffff0001

08007c78 <fiprintf>:
 8007c78:	b40e      	push	{r1, r2, r3}
 8007c7a:	b503      	push	{r0, r1, lr}
 8007c7c:	4601      	mov	r1, r0
 8007c7e:	ab03      	add	r3, sp, #12
 8007c80:	4805      	ldr	r0, [pc, #20]	; (8007c98 <fiprintf+0x20>)
 8007c82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c86:	6800      	ldr	r0, [r0, #0]
 8007c88:	9301      	str	r3, [sp, #4]
 8007c8a:	f000 f9a1 	bl	8007fd0 <_vfiprintf_r>
 8007c8e:	b002      	add	sp, #8
 8007c90:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c94:	b003      	add	sp, #12
 8007c96:	4770      	bx	lr
 8007c98:	20000010 	.word	0x20000010

08007c9c <_fwalk_reent>:
 8007c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ca0:	4606      	mov	r6, r0
 8007ca2:	4688      	mov	r8, r1
 8007ca4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007ca8:	2700      	movs	r7, #0
 8007caa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007cae:	f1b9 0901 	subs.w	r9, r9, #1
 8007cb2:	d505      	bpl.n	8007cc0 <_fwalk_reent+0x24>
 8007cb4:	6824      	ldr	r4, [r4, #0]
 8007cb6:	2c00      	cmp	r4, #0
 8007cb8:	d1f7      	bne.n	8007caa <_fwalk_reent+0xe>
 8007cba:	4638      	mov	r0, r7
 8007cbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cc0:	89ab      	ldrh	r3, [r5, #12]
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d907      	bls.n	8007cd6 <_fwalk_reent+0x3a>
 8007cc6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	d003      	beq.n	8007cd6 <_fwalk_reent+0x3a>
 8007cce:	4629      	mov	r1, r5
 8007cd0:	4630      	mov	r0, r6
 8007cd2:	47c0      	blx	r8
 8007cd4:	4307      	orrs	r7, r0
 8007cd6:	3568      	adds	r5, #104	; 0x68
 8007cd8:	e7e9      	b.n	8007cae <_fwalk_reent+0x12>

08007cda <__retarget_lock_init_recursive>:
 8007cda:	4770      	bx	lr

08007cdc <__retarget_lock_acquire_recursive>:
 8007cdc:	4770      	bx	lr

08007cde <__retarget_lock_release_recursive>:
 8007cde:	4770      	bx	lr

08007ce0 <__swhatbuf_r>:
 8007ce0:	b570      	push	{r4, r5, r6, lr}
 8007ce2:	460e      	mov	r6, r1
 8007ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ce8:	2900      	cmp	r1, #0
 8007cea:	b096      	sub	sp, #88	; 0x58
 8007cec:	4614      	mov	r4, r2
 8007cee:	461d      	mov	r5, r3
 8007cf0:	da08      	bge.n	8007d04 <__swhatbuf_r+0x24>
 8007cf2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	602a      	str	r2, [r5, #0]
 8007cfa:	061a      	lsls	r2, r3, #24
 8007cfc:	d410      	bmi.n	8007d20 <__swhatbuf_r+0x40>
 8007cfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d02:	e00e      	b.n	8007d22 <__swhatbuf_r+0x42>
 8007d04:	466a      	mov	r2, sp
 8007d06:	f000 fca5 	bl	8008654 <_fstat_r>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	dbf1      	blt.n	8007cf2 <__swhatbuf_r+0x12>
 8007d0e:	9a01      	ldr	r2, [sp, #4]
 8007d10:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007d14:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007d18:	425a      	negs	r2, r3
 8007d1a:	415a      	adcs	r2, r3
 8007d1c:	602a      	str	r2, [r5, #0]
 8007d1e:	e7ee      	b.n	8007cfe <__swhatbuf_r+0x1e>
 8007d20:	2340      	movs	r3, #64	; 0x40
 8007d22:	2000      	movs	r0, #0
 8007d24:	6023      	str	r3, [r4, #0]
 8007d26:	b016      	add	sp, #88	; 0x58
 8007d28:	bd70      	pop	{r4, r5, r6, pc}
	...

08007d2c <__smakebuf_r>:
 8007d2c:	898b      	ldrh	r3, [r1, #12]
 8007d2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007d30:	079d      	lsls	r5, r3, #30
 8007d32:	4606      	mov	r6, r0
 8007d34:	460c      	mov	r4, r1
 8007d36:	d507      	bpl.n	8007d48 <__smakebuf_r+0x1c>
 8007d38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007d3c:	6023      	str	r3, [r4, #0]
 8007d3e:	6123      	str	r3, [r4, #16]
 8007d40:	2301      	movs	r3, #1
 8007d42:	6163      	str	r3, [r4, #20]
 8007d44:	b002      	add	sp, #8
 8007d46:	bd70      	pop	{r4, r5, r6, pc}
 8007d48:	ab01      	add	r3, sp, #4
 8007d4a:	466a      	mov	r2, sp
 8007d4c:	f7ff ffc8 	bl	8007ce0 <__swhatbuf_r>
 8007d50:	9900      	ldr	r1, [sp, #0]
 8007d52:	4605      	mov	r5, r0
 8007d54:	4630      	mov	r0, r6
 8007d56:	f000 f89d 	bl	8007e94 <_malloc_r>
 8007d5a:	b948      	cbnz	r0, 8007d70 <__smakebuf_r+0x44>
 8007d5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d60:	059a      	lsls	r2, r3, #22
 8007d62:	d4ef      	bmi.n	8007d44 <__smakebuf_r+0x18>
 8007d64:	f023 0303 	bic.w	r3, r3, #3
 8007d68:	f043 0302 	orr.w	r3, r3, #2
 8007d6c:	81a3      	strh	r3, [r4, #12]
 8007d6e:	e7e3      	b.n	8007d38 <__smakebuf_r+0xc>
 8007d70:	4b0d      	ldr	r3, [pc, #52]	; (8007da8 <__smakebuf_r+0x7c>)
 8007d72:	62b3      	str	r3, [r6, #40]	; 0x28
 8007d74:	89a3      	ldrh	r3, [r4, #12]
 8007d76:	6020      	str	r0, [r4, #0]
 8007d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d7c:	81a3      	strh	r3, [r4, #12]
 8007d7e:	9b00      	ldr	r3, [sp, #0]
 8007d80:	6163      	str	r3, [r4, #20]
 8007d82:	9b01      	ldr	r3, [sp, #4]
 8007d84:	6120      	str	r0, [r4, #16]
 8007d86:	b15b      	cbz	r3, 8007da0 <__smakebuf_r+0x74>
 8007d88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d8c:	4630      	mov	r0, r6
 8007d8e:	f000 fc73 	bl	8008678 <_isatty_r>
 8007d92:	b128      	cbz	r0, 8007da0 <__smakebuf_r+0x74>
 8007d94:	89a3      	ldrh	r3, [r4, #12]
 8007d96:	f023 0303 	bic.w	r3, r3, #3
 8007d9a:	f043 0301 	orr.w	r3, r3, #1
 8007d9e:	81a3      	strh	r3, [r4, #12]
 8007da0:	89a0      	ldrh	r0, [r4, #12]
 8007da2:	4305      	orrs	r5, r0
 8007da4:	81a5      	strh	r5, [r4, #12]
 8007da6:	e7cd      	b.n	8007d44 <__smakebuf_r+0x18>
 8007da8:	08007b15 	.word	0x08007b15

08007dac <malloc>:
 8007dac:	4b02      	ldr	r3, [pc, #8]	; (8007db8 <malloc+0xc>)
 8007dae:	4601      	mov	r1, r0
 8007db0:	6818      	ldr	r0, [r3, #0]
 8007db2:	f000 b86f 	b.w	8007e94 <_malloc_r>
 8007db6:	bf00      	nop
 8007db8:	20000010 	.word	0x20000010

08007dbc <_free_r>:
 8007dbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007dbe:	2900      	cmp	r1, #0
 8007dc0:	d044      	beq.n	8007e4c <_free_r+0x90>
 8007dc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dc6:	9001      	str	r0, [sp, #4]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f1a1 0404 	sub.w	r4, r1, #4
 8007dce:	bfb8      	it	lt
 8007dd0:	18e4      	addlt	r4, r4, r3
 8007dd2:	f000 fc73 	bl	80086bc <__malloc_lock>
 8007dd6:	4a1e      	ldr	r2, [pc, #120]	; (8007e50 <_free_r+0x94>)
 8007dd8:	9801      	ldr	r0, [sp, #4]
 8007dda:	6813      	ldr	r3, [r2, #0]
 8007ddc:	b933      	cbnz	r3, 8007dec <_free_r+0x30>
 8007dde:	6063      	str	r3, [r4, #4]
 8007de0:	6014      	str	r4, [r2, #0]
 8007de2:	b003      	add	sp, #12
 8007de4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007de8:	f000 bc6e 	b.w	80086c8 <__malloc_unlock>
 8007dec:	42a3      	cmp	r3, r4
 8007dee:	d908      	bls.n	8007e02 <_free_r+0x46>
 8007df0:	6825      	ldr	r5, [r4, #0]
 8007df2:	1961      	adds	r1, r4, r5
 8007df4:	428b      	cmp	r3, r1
 8007df6:	bf01      	itttt	eq
 8007df8:	6819      	ldreq	r1, [r3, #0]
 8007dfa:	685b      	ldreq	r3, [r3, #4]
 8007dfc:	1949      	addeq	r1, r1, r5
 8007dfe:	6021      	streq	r1, [r4, #0]
 8007e00:	e7ed      	b.n	8007dde <_free_r+0x22>
 8007e02:	461a      	mov	r2, r3
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	b10b      	cbz	r3, 8007e0c <_free_r+0x50>
 8007e08:	42a3      	cmp	r3, r4
 8007e0a:	d9fa      	bls.n	8007e02 <_free_r+0x46>
 8007e0c:	6811      	ldr	r1, [r2, #0]
 8007e0e:	1855      	adds	r5, r2, r1
 8007e10:	42a5      	cmp	r5, r4
 8007e12:	d10b      	bne.n	8007e2c <_free_r+0x70>
 8007e14:	6824      	ldr	r4, [r4, #0]
 8007e16:	4421      	add	r1, r4
 8007e18:	1854      	adds	r4, r2, r1
 8007e1a:	42a3      	cmp	r3, r4
 8007e1c:	6011      	str	r1, [r2, #0]
 8007e1e:	d1e0      	bne.n	8007de2 <_free_r+0x26>
 8007e20:	681c      	ldr	r4, [r3, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	6053      	str	r3, [r2, #4]
 8007e26:	4421      	add	r1, r4
 8007e28:	6011      	str	r1, [r2, #0]
 8007e2a:	e7da      	b.n	8007de2 <_free_r+0x26>
 8007e2c:	d902      	bls.n	8007e34 <_free_r+0x78>
 8007e2e:	230c      	movs	r3, #12
 8007e30:	6003      	str	r3, [r0, #0]
 8007e32:	e7d6      	b.n	8007de2 <_free_r+0x26>
 8007e34:	6825      	ldr	r5, [r4, #0]
 8007e36:	1961      	adds	r1, r4, r5
 8007e38:	428b      	cmp	r3, r1
 8007e3a:	bf04      	itt	eq
 8007e3c:	6819      	ldreq	r1, [r3, #0]
 8007e3e:	685b      	ldreq	r3, [r3, #4]
 8007e40:	6063      	str	r3, [r4, #4]
 8007e42:	bf04      	itt	eq
 8007e44:	1949      	addeq	r1, r1, r5
 8007e46:	6021      	streq	r1, [r4, #0]
 8007e48:	6054      	str	r4, [r2, #4]
 8007e4a:	e7ca      	b.n	8007de2 <_free_r+0x26>
 8007e4c:	b003      	add	sp, #12
 8007e4e:	bd30      	pop	{r4, r5, pc}
 8007e50:	20000454 	.word	0x20000454

08007e54 <sbrk_aligned>:
 8007e54:	b570      	push	{r4, r5, r6, lr}
 8007e56:	4e0e      	ldr	r6, [pc, #56]	; (8007e90 <sbrk_aligned+0x3c>)
 8007e58:	460c      	mov	r4, r1
 8007e5a:	6831      	ldr	r1, [r6, #0]
 8007e5c:	4605      	mov	r5, r0
 8007e5e:	b911      	cbnz	r1, 8007e66 <sbrk_aligned+0x12>
 8007e60:	f000 fb7a 	bl	8008558 <_sbrk_r>
 8007e64:	6030      	str	r0, [r6, #0]
 8007e66:	4621      	mov	r1, r4
 8007e68:	4628      	mov	r0, r5
 8007e6a:	f000 fb75 	bl	8008558 <_sbrk_r>
 8007e6e:	1c43      	adds	r3, r0, #1
 8007e70:	d00a      	beq.n	8007e88 <sbrk_aligned+0x34>
 8007e72:	1cc4      	adds	r4, r0, #3
 8007e74:	f024 0403 	bic.w	r4, r4, #3
 8007e78:	42a0      	cmp	r0, r4
 8007e7a:	d007      	beq.n	8007e8c <sbrk_aligned+0x38>
 8007e7c:	1a21      	subs	r1, r4, r0
 8007e7e:	4628      	mov	r0, r5
 8007e80:	f000 fb6a 	bl	8008558 <_sbrk_r>
 8007e84:	3001      	adds	r0, #1
 8007e86:	d101      	bne.n	8007e8c <sbrk_aligned+0x38>
 8007e88:	f04f 34ff 	mov.w	r4, #4294967295
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	bd70      	pop	{r4, r5, r6, pc}
 8007e90:	20000458 	.word	0x20000458

08007e94 <_malloc_r>:
 8007e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e98:	1ccd      	adds	r5, r1, #3
 8007e9a:	f025 0503 	bic.w	r5, r5, #3
 8007e9e:	3508      	adds	r5, #8
 8007ea0:	2d0c      	cmp	r5, #12
 8007ea2:	bf38      	it	cc
 8007ea4:	250c      	movcc	r5, #12
 8007ea6:	2d00      	cmp	r5, #0
 8007ea8:	4607      	mov	r7, r0
 8007eaa:	db01      	blt.n	8007eb0 <_malloc_r+0x1c>
 8007eac:	42a9      	cmp	r1, r5
 8007eae:	d905      	bls.n	8007ebc <_malloc_r+0x28>
 8007eb0:	230c      	movs	r3, #12
 8007eb2:	603b      	str	r3, [r7, #0]
 8007eb4:	2600      	movs	r6, #0
 8007eb6:	4630      	mov	r0, r6
 8007eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ebc:	4e2e      	ldr	r6, [pc, #184]	; (8007f78 <_malloc_r+0xe4>)
 8007ebe:	f000 fbfd 	bl	80086bc <__malloc_lock>
 8007ec2:	6833      	ldr	r3, [r6, #0]
 8007ec4:	461c      	mov	r4, r3
 8007ec6:	bb34      	cbnz	r4, 8007f16 <_malloc_r+0x82>
 8007ec8:	4629      	mov	r1, r5
 8007eca:	4638      	mov	r0, r7
 8007ecc:	f7ff ffc2 	bl	8007e54 <sbrk_aligned>
 8007ed0:	1c43      	adds	r3, r0, #1
 8007ed2:	4604      	mov	r4, r0
 8007ed4:	d14d      	bne.n	8007f72 <_malloc_r+0xde>
 8007ed6:	6834      	ldr	r4, [r6, #0]
 8007ed8:	4626      	mov	r6, r4
 8007eda:	2e00      	cmp	r6, #0
 8007edc:	d140      	bne.n	8007f60 <_malloc_r+0xcc>
 8007ede:	6823      	ldr	r3, [r4, #0]
 8007ee0:	4631      	mov	r1, r6
 8007ee2:	4638      	mov	r0, r7
 8007ee4:	eb04 0803 	add.w	r8, r4, r3
 8007ee8:	f000 fb36 	bl	8008558 <_sbrk_r>
 8007eec:	4580      	cmp	r8, r0
 8007eee:	d13a      	bne.n	8007f66 <_malloc_r+0xd2>
 8007ef0:	6821      	ldr	r1, [r4, #0]
 8007ef2:	3503      	adds	r5, #3
 8007ef4:	1a6d      	subs	r5, r5, r1
 8007ef6:	f025 0503 	bic.w	r5, r5, #3
 8007efa:	3508      	adds	r5, #8
 8007efc:	2d0c      	cmp	r5, #12
 8007efe:	bf38      	it	cc
 8007f00:	250c      	movcc	r5, #12
 8007f02:	4629      	mov	r1, r5
 8007f04:	4638      	mov	r0, r7
 8007f06:	f7ff ffa5 	bl	8007e54 <sbrk_aligned>
 8007f0a:	3001      	adds	r0, #1
 8007f0c:	d02b      	beq.n	8007f66 <_malloc_r+0xd2>
 8007f0e:	6823      	ldr	r3, [r4, #0]
 8007f10:	442b      	add	r3, r5
 8007f12:	6023      	str	r3, [r4, #0]
 8007f14:	e00e      	b.n	8007f34 <_malloc_r+0xa0>
 8007f16:	6822      	ldr	r2, [r4, #0]
 8007f18:	1b52      	subs	r2, r2, r5
 8007f1a:	d41e      	bmi.n	8007f5a <_malloc_r+0xc6>
 8007f1c:	2a0b      	cmp	r2, #11
 8007f1e:	d916      	bls.n	8007f4e <_malloc_r+0xba>
 8007f20:	1961      	adds	r1, r4, r5
 8007f22:	42a3      	cmp	r3, r4
 8007f24:	6025      	str	r5, [r4, #0]
 8007f26:	bf18      	it	ne
 8007f28:	6059      	strne	r1, [r3, #4]
 8007f2a:	6863      	ldr	r3, [r4, #4]
 8007f2c:	bf08      	it	eq
 8007f2e:	6031      	streq	r1, [r6, #0]
 8007f30:	5162      	str	r2, [r4, r5]
 8007f32:	604b      	str	r3, [r1, #4]
 8007f34:	4638      	mov	r0, r7
 8007f36:	f104 060b 	add.w	r6, r4, #11
 8007f3a:	f000 fbc5 	bl	80086c8 <__malloc_unlock>
 8007f3e:	f026 0607 	bic.w	r6, r6, #7
 8007f42:	1d23      	adds	r3, r4, #4
 8007f44:	1af2      	subs	r2, r6, r3
 8007f46:	d0b6      	beq.n	8007eb6 <_malloc_r+0x22>
 8007f48:	1b9b      	subs	r3, r3, r6
 8007f4a:	50a3      	str	r3, [r4, r2]
 8007f4c:	e7b3      	b.n	8007eb6 <_malloc_r+0x22>
 8007f4e:	6862      	ldr	r2, [r4, #4]
 8007f50:	42a3      	cmp	r3, r4
 8007f52:	bf0c      	ite	eq
 8007f54:	6032      	streq	r2, [r6, #0]
 8007f56:	605a      	strne	r2, [r3, #4]
 8007f58:	e7ec      	b.n	8007f34 <_malloc_r+0xa0>
 8007f5a:	4623      	mov	r3, r4
 8007f5c:	6864      	ldr	r4, [r4, #4]
 8007f5e:	e7b2      	b.n	8007ec6 <_malloc_r+0x32>
 8007f60:	4634      	mov	r4, r6
 8007f62:	6876      	ldr	r6, [r6, #4]
 8007f64:	e7b9      	b.n	8007eda <_malloc_r+0x46>
 8007f66:	230c      	movs	r3, #12
 8007f68:	603b      	str	r3, [r7, #0]
 8007f6a:	4638      	mov	r0, r7
 8007f6c:	f000 fbac 	bl	80086c8 <__malloc_unlock>
 8007f70:	e7a1      	b.n	8007eb6 <_malloc_r+0x22>
 8007f72:	6025      	str	r5, [r4, #0]
 8007f74:	e7de      	b.n	8007f34 <_malloc_r+0xa0>
 8007f76:	bf00      	nop
 8007f78:	20000454 	.word	0x20000454

08007f7c <__sfputc_r>:
 8007f7c:	6893      	ldr	r3, [r2, #8]
 8007f7e:	3b01      	subs	r3, #1
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	b410      	push	{r4}
 8007f84:	6093      	str	r3, [r2, #8]
 8007f86:	da08      	bge.n	8007f9a <__sfputc_r+0x1e>
 8007f88:	6994      	ldr	r4, [r2, #24]
 8007f8a:	42a3      	cmp	r3, r4
 8007f8c:	db01      	blt.n	8007f92 <__sfputc_r+0x16>
 8007f8e:	290a      	cmp	r1, #10
 8007f90:	d103      	bne.n	8007f9a <__sfputc_r+0x1e>
 8007f92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f96:	f7ff bbf9 	b.w	800778c <__swbuf_r>
 8007f9a:	6813      	ldr	r3, [r2, #0]
 8007f9c:	1c58      	adds	r0, r3, #1
 8007f9e:	6010      	str	r0, [r2, #0]
 8007fa0:	7019      	strb	r1, [r3, #0]
 8007fa2:	4608      	mov	r0, r1
 8007fa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fa8:	4770      	bx	lr

08007faa <__sfputs_r>:
 8007faa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fac:	4606      	mov	r6, r0
 8007fae:	460f      	mov	r7, r1
 8007fb0:	4614      	mov	r4, r2
 8007fb2:	18d5      	adds	r5, r2, r3
 8007fb4:	42ac      	cmp	r4, r5
 8007fb6:	d101      	bne.n	8007fbc <__sfputs_r+0x12>
 8007fb8:	2000      	movs	r0, #0
 8007fba:	e007      	b.n	8007fcc <__sfputs_r+0x22>
 8007fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fc0:	463a      	mov	r2, r7
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	f7ff ffda 	bl	8007f7c <__sfputc_r>
 8007fc8:	1c43      	adds	r3, r0, #1
 8007fca:	d1f3      	bne.n	8007fb4 <__sfputs_r+0xa>
 8007fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fd0 <_vfiprintf_r>:
 8007fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd4:	460d      	mov	r5, r1
 8007fd6:	b09d      	sub	sp, #116	; 0x74
 8007fd8:	4614      	mov	r4, r2
 8007fda:	4698      	mov	r8, r3
 8007fdc:	4606      	mov	r6, r0
 8007fde:	b118      	cbz	r0, 8007fe8 <_vfiprintf_r+0x18>
 8007fe0:	6983      	ldr	r3, [r0, #24]
 8007fe2:	b90b      	cbnz	r3, 8007fe8 <_vfiprintf_r+0x18>
 8007fe4:	f7ff fdca 	bl	8007b7c <__sinit>
 8007fe8:	4b89      	ldr	r3, [pc, #548]	; (8008210 <_vfiprintf_r+0x240>)
 8007fea:	429d      	cmp	r5, r3
 8007fec:	d11b      	bne.n	8008026 <_vfiprintf_r+0x56>
 8007fee:	6875      	ldr	r5, [r6, #4]
 8007ff0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ff2:	07d9      	lsls	r1, r3, #31
 8007ff4:	d405      	bmi.n	8008002 <_vfiprintf_r+0x32>
 8007ff6:	89ab      	ldrh	r3, [r5, #12]
 8007ff8:	059a      	lsls	r2, r3, #22
 8007ffa:	d402      	bmi.n	8008002 <_vfiprintf_r+0x32>
 8007ffc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ffe:	f7ff fe6d 	bl	8007cdc <__retarget_lock_acquire_recursive>
 8008002:	89ab      	ldrh	r3, [r5, #12]
 8008004:	071b      	lsls	r3, r3, #28
 8008006:	d501      	bpl.n	800800c <_vfiprintf_r+0x3c>
 8008008:	692b      	ldr	r3, [r5, #16]
 800800a:	b9eb      	cbnz	r3, 8008048 <_vfiprintf_r+0x78>
 800800c:	4629      	mov	r1, r5
 800800e:	4630      	mov	r0, r6
 8008010:	f7ff fc0e 	bl	8007830 <__swsetup_r>
 8008014:	b1c0      	cbz	r0, 8008048 <_vfiprintf_r+0x78>
 8008016:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008018:	07dc      	lsls	r4, r3, #31
 800801a:	d50e      	bpl.n	800803a <_vfiprintf_r+0x6a>
 800801c:	f04f 30ff 	mov.w	r0, #4294967295
 8008020:	b01d      	add	sp, #116	; 0x74
 8008022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008026:	4b7b      	ldr	r3, [pc, #492]	; (8008214 <_vfiprintf_r+0x244>)
 8008028:	429d      	cmp	r5, r3
 800802a:	d101      	bne.n	8008030 <_vfiprintf_r+0x60>
 800802c:	68b5      	ldr	r5, [r6, #8]
 800802e:	e7df      	b.n	8007ff0 <_vfiprintf_r+0x20>
 8008030:	4b79      	ldr	r3, [pc, #484]	; (8008218 <_vfiprintf_r+0x248>)
 8008032:	429d      	cmp	r5, r3
 8008034:	bf08      	it	eq
 8008036:	68f5      	ldreq	r5, [r6, #12]
 8008038:	e7da      	b.n	8007ff0 <_vfiprintf_r+0x20>
 800803a:	89ab      	ldrh	r3, [r5, #12]
 800803c:	0598      	lsls	r0, r3, #22
 800803e:	d4ed      	bmi.n	800801c <_vfiprintf_r+0x4c>
 8008040:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008042:	f7ff fe4c 	bl	8007cde <__retarget_lock_release_recursive>
 8008046:	e7e9      	b.n	800801c <_vfiprintf_r+0x4c>
 8008048:	2300      	movs	r3, #0
 800804a:	9309      	str	r3, [sp, #36]	; 0x24
 800804c:	2320      	movs	r3, #32
 800804e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008052:	f8cd 800c 	str.w	r8, [sp, #12]
 8008056:	2330      	movs	r3, #48	; 0x30
 8008058:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800821c <_vfiprintf_r+0x24c>
 800805c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008060:	f04f 0901 	mov.w	r9, #1
 8008064:	4623      	mov	r3, r4
 8008066:	469a      	mov	sl, r3
 8008068:	f813 2b01 	ldrb.w	r2, [r3], #1
 800806c:	b10a      	cbz	r2, 8008072 <_vfiprintf_r+0xa2>
 800806e:	2a25      	cmp	r2, #37	; 0x25
 8008070:	d1f9      	bne.n	8008066 <_vfiprintf_r+0x96>
 8008072:	ebba 0b04 	subs.w	fp, sl, r4
 8008076:	d00b      	beq.n	8008090 <_vfiprintf_r+0xc0>
 8008078:	465b      	mov	r3, fp
 800807a:	4622      	mov	r2, r4
 800807c:	4629      	mov	r1, r5
 800807e:	4630      	mov	r0, r6
 8008080:	f7ff ff93 	bl	8007faa <__sfputs_r>
 8008084:	3001      	adds	r0, #1
 8008086:	f000 80aa 	beq.w	80081de <_vfiprintf_r+0x20e>
 800808a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800808c:	445a      	add	r2, fp
 800808e:	9209      	str	r2, [sp, #36]	; 0x24
 8008090:	f89a 3000 	ldrb.w	r3, [sl]
 8008094:	2b00      	cmp	r3, #0
 8008096:	f000 80a2 	beq.w	80081de <_vfiprintf_r+0x20e>
 800809a:	2300      	movs	r3, #0
 800809c:	f04f 32ff 	mov.w	r2, #4294967295
 80080a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080a4:	f10a 0a01 	add.w	sl, sl, #1
 80080a8:	9304      	str	r3, [sp, #16]
 80080aa:	9307      	str	r3, [sp, #28]
 80080ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080b0:	931a      	str	r3, [sp, #104]	; 0x68
 80080b2:	4654      	mov	r4, sl
 80080b4:	2205      	movs	r2, #5
 80080b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ba:	4858      	ldr	r0, [pc, #352]	; (800821c <_vfiprintf_r+0x24c>)
 80080bc:	f7f8 f8b8 	bl	8000230 <memchr>
 80080c0:	9a04      	ldr	r2, [sp, #16]
 80080c2:	b9d8      	cbnz	r0, 80080fc <_vfiprintf_r+0x12c>
 80080c4:	06d1      	lsls	r1, r2, #27
 80080c6:	bf44      	itt	mi
 80080c8:	2320      	movmi	r3, #32
 80080ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080ce:	0713      	lsls	r3, r2, #28
 80080d0:	bf44      	itt	mi
 80080d2:	232b      	movmi	r3, #43	; 0x2b
 80080d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080d8:	f89a 3000 	ldrb.w	r3, [sl]
 80080dc:	2b2a      	cmp	r3, #42	; 0x2a
 80080de:	d015      	beq.n	800810c <_vfiprintf_r+0x13c>
 80080e0:	9a07      	ldr	r2, [sp, #28]
 80080e2:	4654      	mov	r4, sl
 80080e4:	2000      	movs	r0, #0
 80080e6:	f04f 0c0a 	mov.w	ip, #10
 80080ea:	4621      	mov	r1, r4
 80080ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080f0:	3b30      	subs	r3, #48	; 0x30
 80080f2:	2b09      	cmp	r3, #9
 80080f4:	d94e      	bls.n	8008194 <_vfiprintf_r+0x1c4>
 80080f6:	b1b0      	cbz	r0, 8008126 <_vfiprintf_r+0x156>
 80080f8:	9207      	str	r2, [sp, #28]
 80080fa:	e014      	b.n	8008126 <_vfiprintf_r+0x156>
 80080fc:	eba0 0308 	sub.w	r3, r0, r8
 8008100:	fa09 f303 	lsl.w	r3, r9, r3
 8008104:	4313      	orrs	r3, r2
 8008106:	9304      	str	r3, [sp, #16]
 8008108:	46a2      	mov	sl, r4
 800810a:	e7d2      	b.n	80080b2 <_vfiprintf_r+0xe2>
 800810c:	9b03      	ldr	r3, [sp, #12]
 800810e:	1d19      	adds	r1, r3, #4
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	9103      	str	r1, [sp, #12]
 8008114:	2b00      	cmp	r3, #0
 8008116:	bfbb      	ittet	lt
 8008118:	425b      	neglt	r3, r3
 800811a:	f042 0202 	orrlt.w	r2, r2, #2
 800811e:	9307      	strge	r3, [sp, #28]
 8008120:	9307      	strlt	r3, [sp, #28]
 8008122:	bfb8      	it	lt
 8008124:	9204      	strlt	r2, [sp, #16]
 8008126:	7823      	ldrb	r3, [r4, #0]
 8008128:	2b2e      	cmp	r3, #46	; 0x2e
 800812a:	d10c      	bne.n	8008146 <_vfiprintf_r+0x176>
 800812c:	7863      	ldrb	r3, [r4, #1]
 800812e:	2b2a      	cmp	r3, #42	; 0x2a
 8008130:	d135      	bne.n	800819e <_vfiprintf_r+0x1ce>
 8008132:	9b03      	ldr	r3, [sp, #12]
 8008134:	1d1a      	adds	r2, r3, #4
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	9203      	str	r2, [sp, #12]
 800813a:	2b00      	cmp	r3, #0
 800813c:	bfb8      	it	lt
 800813e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008142:	3402      	adds	r4, #2
 8008144:	9305      	str	r3, [sp, #20]
 8008146:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800822c <_vfiprintf_r+0x25c>
 800814a:	7821      	ldrb	r1, [r4, #0]
 800814c:	2203      	movs	r2, #3
 800814e:	4650      	mov	r0, sl
 8008150:	f7f8 f86e 	bl	8000230 <memchr>
 8008154:	b140      	cbz	r0, 8008168 <_vfiprintf_r+0x198>
 8008156:	2340      	movs	r3, #64	; 0x40
 8008158:	eba0 000a 	sub.w	r0, r0, sl
 800815c:	fa03 f000 	lsl.w	r0, r3, r0
 8008160:	9b04      	ldr	r3, [sp, #16]
 8008162:	4303      	orrs	r3, r0
 8008164:	3401      	adds	r4, #1
 8008166:	9304      	str	r3, [sp, #16]
 8008168:	f814 1b01 	ldrb.w	r1, [r4], #1
 800816c:	482c      	ldr	r0, [pc, #176]	; (8008220 <_vfiprintf_r+0x250>)
 800816e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008172:	2206      	movs	r2, #6
 8008174:	f7f8 f85c 	bl	8000230 <memchr>
 8008178:	2800      	cmp	r0, #0
 800817a:	d03f      	beq.n	80081fc <_vfiprintf_r+0x22c>
 800817c:	4b29      	ldr	r3, [pc, #164]	; (8008224 <_vfiprintf_r+0x254>)
 800817e:	bb1b      	cbnz	r3, 80081c8 <_vfiprintf_r+0x1f8>
 8008180:	9b03      	ldr	r3, [sp, #12]
 8008182:	3307      	adds	r3, #7
 8008184:	f023 0307 	bic.w	r3, r3, #7
 8008188:	3308      	adds	r3, #8
 800818a:	9303      	str	r3, [sp, #12]
 800818c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800818e:	443b      	add	r3, r7
 8008190:	9309      	str	r3, [sp, #36]	; 0x24
 8008192:	e767      	b.n	8008064 <_vfiprintf_r+0x94>
 8008194:	fb0c 3202 	mla	r2, ip, r2, r3
 8008198:	460c      	mov	r4, r1
 800819a:	2001      	movs	r0, #1
 800819c:	e7a5      	b.n	80080ea <_vfiprintf_r+0x11a>
 800819e:	2300      	movs	r3, #0
 80081a0:	3401      	adds	r4, #1
 80081a2:	9305      	str	r3, [sp, #20]
 80081a4:	4619      	mov	r1, r3
 80081a6:	f04f 0c0a 	mov.w	ip, #10
 80081aa:	4620      	mov	r0, r4
 80081ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081b0:	3a30      	subs	r2, #48	; 0x30
 80081b2:	2a09      	cmp	r2, #9
 80081b4:	d903      	bls.n	80081be <_vfiprintf_r+0x1ee>
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d0c5      	beq.n	8008146 <_vfiprintf_r+0x176>
 80081ba:	9105      	str	r1, [sp, #20]
 80081bc:	e7c3      	b.n	8008146 <_vfiprintf_r+0x176>
 80081be:	fb0c 2101 	mla	r1, ip, r1, r2
 80081c2:	4604      	mov	r4, r0
 80081c4:	2301      	movs	r3, #1
 80081c6:	e7f0      	b.n	80081aa <_vfiprintf_r+0x1da>
 80081c8:	ab03      	add	r3, sp, #12
 80081ca:	9300      	str	r3, [sp, #0]
 80081cc:	462a      	mov	r2, r5
 80081ce:	4b16      	ldr	r3, [pc, #88]	; (8008228 <_vfiprintf_r+0x258>)
 80081d0:	a904      	add	r1, sp, #16
 80081d2:	4630      	mov	r0, r6
 80081d4:	f3af 8000 	nop.w
 80081d8:	4607      	mov	r7, r0
 80081da:	1c78      	adds	r0, r7, #1
 80081dc:	d1d6      	bne.n	800818c <_vfiprintf_r+0x1bc>
 80081de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081e0:	07d9      	lsls	r1, r3, #31
 80081e2:	d405      	bmi.n	80081f0 <_vfiprintf_r+0x220>
 80081e4:	89ab      	ldrh	r3, [r5, #12]
 80081e6:	059a      	lsls	r2, r3, #22
 80081e8:	d402      	bmi.n	80081f0 <_vfiprintf_r+0x220>
 80081ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081ec:	f7ff fd77 	bl	8007cde <__retarget_lock_release_recursive>
 80081f0:	89ab      	ldrh	r3, [r5, #12]
 80081f2:	065b      	lsls	r3, r3, #25
 80081f4:	f53f af12 	bmi.w	800801c <_vfiprintf_r+0x4c>
 80081f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80081fa:	e711      	b.n	8008020 <_vfiprintf_r+0x50>
 80081fc:	ab03      	add	r3, sp, #12
 80081fe:	9300      	str	r3, [sp, #0]
 8008200:	462a      	mov	r2, r5
 8008202:	4b09      	ldr	r3, [pc, #36]	; (8008228 <_vfiprintf_r+0x258>)
 8008204:	a904      	add	r1, sp, #16
 8008206:	4630      	mov	r0, r6
 8008208:	f000 f880 	bl	800830c <_printf_i>
 800820c:	e7e4      	b.n	80081d8 <_vfiprintf_r+0x208>
 800820e:	bf00      	nop
 8008210:	0809ecd0 	.word	0x0809ecd0
 8008214:	0809ecf0 	.word	0x0809ecf0
 8008218:	0809ecb0 	.word	0x0809ecb0
 800821c:	0809ed10 	.word	0x0809ed10
 8008220:	0809ed1a 	.word	0x0809ed1a
 8008224:	00000000 	.word	0x00000000
 8008228:	08007fab 	.word	0x08007fab
 800822c:	0809ed16 	.word	0x0809ed16

08008230 <_printf_common>:
 8008230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008234:	4616      	mov	r6, r2
 8008236:	4699      	mov	r9, r3
 8008238:	688a      	ldr	r2, [r1, #8]
 800823a:	690b      	ldr	r3, [r1, #16]
 800823c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008240:	4293      	cmp	r3, r2
 8008242:	bfb8      	it	lt
 8008244:	4613      	movlt	r3, r2
 8008246:	6033      	str	r3, [r6, #0]
 8008248:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800824c:	4607      	mov	r7, r0
 800824e:	460c      	mov	r4, r1
 8008250:	b10a      	cbz	r2, 8008256 <_printf_common+0x26>
 8008252:	3301      	adds	r3, #1
 8008254:	6033      	str	r3, [r6, #0]
 8008256:	6823      	ldr	r3, [r4, #0]
 8008258:	0699      	lsls	r1, r3, #26
 800825a:	bf42      	ittt	mi
 800825c:	6833      	ldrmi	r3, [r6, #0]
 800825e:	3302      	addmi	r3, #2
 8008260:	6033      	strmi	r3, [r6, #0]
 8008262:	6825      	ldr	r5, [r4, #0]
 8008264:	f015 0506 	ands.w	r5, r5, #6
 8008268:	d106      	bne.n	8008278 <_printf_common+0x48>
 800826a:	f104 0a19 	add.w	sl, r4, #25
 800826e:	68e3      	ldr	r3, [r4, #12]
 8008270:	6832      	ldr	r2, [r6, #0]
 8008272:	1a9b      	subs	r3, r3, r2
 8008274:	42ab      	cmp	r3, r5
 8008276:	dc26      	bgt.n	80082c6 <_printf_common+0x96>
 8008278:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800827c:	1e13      	subs	r3, r2, #0
 800827e:	6822      	ldr	r2, [r4, #0]
 8008280:	bf18      	it	ne
 8008282:	2301      	movne	r3, #1
 8008284:	0692      	lsls	r2, r2, #26
 8008286:	d42b      	bmi.n	80082e0 <_printf_common+0xb0>
 8008288:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800828c:	4649      	mov	r1, r9
 800828e:	4638      	mov	r0, r7
 8008290:	47c0      	blx	r8
 8008292:	3001      	adds	r0, #1
 8008294:	d01e      	beq.n	80082d4 <_printf_common+0xa4>
 8008296:	6823      	ldr	r3, [r4, #0]
 8008298:	68e5      	ldr	r5, [r4, #12]
 800829a:	6832      	ldr	r2, [r6, #0]
 800829c:	f003 0306 	and.w	r3, r3, #6
 80082a0:	2b04      	cmp	r3, #4
 80082a2:	bf08      	it	eq
 80082a4:	1aad      	subeq	r5, r5, r2
 80082a6:	68a3      	ldr	r3, [r4, #8]
 80082a8:	6922      	ldr	r2, [r4, #16]
 80082aa:	bf0c      	ite	eq
 80082ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082b0:	2500      	movne	r5, #0
 80082b2:	4293      	cmp	r3, r2
 80082b4:	bfc4      	itt	gt
 80082b6:	1a9b      	subgt	r3, r3, r2
 80082b8:	18ed      	addgt	r5, r5, r3
 80082ba:	2600      	movs	r6, #0
 80082bc:	341a      	adds	r4, #26
 80082be:	42b5      	cmp	r5, r6
 80082c0:	d11a      	bne.n	80082f8 <_printf_common+0xc8>
 80082c2:	2000      	movs	r0, #0
 80082c4:	e008      	b.n	80082d8 <_printf_common+0xa8>
 80082c6:	2301      	movs	r3, #1
 80082c8:	4652      	mov	r2, sl
 80082ca:	4649      	mov	r1, r9
 80082cc:	4638      	mov	r0, r7
 80082ce:	47c0      	blx	r8
 80082d0:	3001      	adds	r0, #1
 80082d2:	d103      	bne.n	80082dc <_printf_common+0xac>
 80082d4:	f04f 30ff 	mov.w	r0, #4294967295
 80082d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082dc:	3501      	adds	r5, #1
 80082de:	e7c6      	b.n	800826e <_printf_common+0x3e>
 80082e0:	18e1      	adds	r1, r4, r3
 80082e2:	1c5a      	adds	r2, r3, #1
 80082e4:	2030      	movs	r0, #48	; 0x30
 80082e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80082ea:	4422      	add	r2, r4
 80082ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80082f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80082f4:	3302      	adds	r3, #2
 80082f6:	e7c7      	b.n	8008288 <_printf_common+0x58>
 80082f8:	2301      	movs	r3, #1
 80082fa:	4622      	mov	r2, r4
 80082fc:	4649      	mov	r1, r9
 80082fe:	4638      	mov	r0, r7
 8008300:	47c0      	blx	r8
 8008302:	3001      	adds	r0, #1
 8008304:	d0e6      	beq.n	80082d4 <_printf_common+0xa4>
 8008306:	3601      	adds	r6, #1
 8008308:	e7d9      	b.n	80082be <_printf_common+0x8e>
	...

0800830c <_printf_i>:
 800830c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008310:	7e0f      	ldrb	r7, [r1, #24]
 8008312:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008314:	2f78      	cmp	r7, #120	; 0x78
 8008316:	4691      	mov	r9, r2
 8008318:	4680      	mov	r8, r0
 800831a:	460c      	mov	r4, r1
 800831c:	469a      	mov	sl, r3
 800831e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008322:	d807      	bhi.n	8008334 <_printf_i+0x28>
 8008324:	2f62      	cmp	r7, #98	; 0x62
 8008326:	d80a      	bhi.n	800833e <_printf_i+0x32>
 8008328:	2f00      	cmp	r7, #0
 800832a:	f000 80d8 	beq.w	80084de <_printf_i+0x1d2>
 800832e:	2f58      	cmp	r7, #88	; 0x58
 8008330:	f000 80a3 	beq.w	800847a <_printf_i+0x16e>
 8008334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008338:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800833c:	e03a      	b.n	80083b4 <_printf_i+0xa8>
 800833e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008342:	2b15      	cmp	r3, #21
 8008344:	d8f6      	bhi.n	8008334 <_printf_i+0x28>
 8008346:	a101      	add	r1, pc, #4	; (adr r1, 800834c <_printf_i+0x40>)
 8008348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800834c:	080083a5 	.word	0x080083a5
 8008350:	080083b9 	.word	0x080083b9
 8008354:	08008335 	.word	0x08008335
 8008358:	08008335 	.word	0x08008335
 800835c:	08008335 	.word	0x08008335
 8008360:	08008335 	.word	0x08008335
 8008364:	080083b9 	.word	0x080083b9
 8008368:	08008335 	.word	0x08008335
 800836c:	08008335 	.word	0x08008335
 8008370:	08008335 	.word	0x08008335
 8008374:	08008335 	.word	0x08008335
 8008378:	080084c5 	.word	0x080084c5
 800837c:	080083e9 	.word	0x080083e9
 8008380:	080084a7 	.word	0x080084a7
 8008384:	08008335 	.word	0x08008335
 8008388:	08008335 	.word	0x08008335
 800838c:	080084e7 	.word	0x080084e7
 8008390:	08008335 	.word	0x08008335
 8008394:	080083e9 	.word	0x080083e9
 8008398:	08008335 	.word	0x08008335
 800839c:	08008335 	.word	0x08008335
 80083a0:	080084af 	.word	0x080084af
 80083a4:	682b      	ldr	r3, [r5, #0]
 80083a6:	1d1a      	adds	r2, r3, #4
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	602a      	str	r2, [r5, #0]
 80083ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80083b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80083b4:	2301      	movs	r3, #1
 80083b6:	e0a3      	b.n	8008500 <_printf_i+0x1f4>
 80083b8:	6820      	ldr	r0, [r4, #0]
 80083ba:	6829      	ldr	r1, [r5, #0]
 80083bc:	0606      	lsls	r6, r0, #24
 80083be:	f101 0304 	add.w	r3, r1, #4
 80083c2:	d50a      	bpl.n	80083da <_printf_i+0xce>
 80083c4:	680e      	ldr	r6, [r1, #0]
 80083c6:	602b      	str	r3, [r5, #0]
 80083c8:	2e00      	cmp	r6, #0
 80083ca:	da03      	bge.n	80083d4 <_printf_i+0xc8>
 80083cc:	232d      	movs	r3, #45	; 0x2d
 80083ce:	4276      	negs	r6, r6
 80083d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083d4:	485e      	ldr	r0, [pc, #376]	; (8008550 <_printf_i+0x244>)
 80083d6:	230a      	movs	r3, #10
 80083d8:	e019      	b.n	800840e <_printf_i+0x102>
 80083da:	680e      	ldr	r6, [r1, #0]
 80083dc:	602b      	str	r3, [r5, #0]
 80083de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80083e2:	bf18      	it	ne
 80083e4:	b236      	sxthne	r6, r6
 80083e6:	e7ef      	b.n	80083c8 <_printf_i+0xbc>
 80083e8:	682b      	ldr	r3, [r5, #0]
 80083ea:	6820      	ldr	r0, [r4, #0]
 80083ec:	1d19      	adds	r1, r3, #4
 80083ee:	6029      	str	r1, [r5, #0]
 80083f0:	0601      	lsls	r1, r0, #24
 80083f2:	d501      	bpl.n	80083f8 <_printf_i+0xec>
 80083f4:	681e      	ldr	r6, [r3, #0]
 80083f6:	e002      	b.n	80083fe <_printf_i+0xf2>
 80083f8:	0646      	lsls	r6, r0, #25
 80083fa:	d5fb      	bpl.n	80083f4 <_printf_i+0xe8>
 80083fc:	881e      	ldrh	r6, [r3, #0]
 80083fe:	4854      	ldr	r0, [pc, #336]	; (8008550 <_printf_i+0x244>)
 8008400:	2f6f      	cmp	r7, #111	; 0x6f
 8008402:	bf0c      	ite	eq
 8008404:	2308      	moveq	r3, #8
 8008406:	230a      	movne	r3, #10
 8008408:	2100      	movs	r1, #0
 800840a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800840e:	6865      	ldr	r5, [r4, #4]
 8008410:	60a5      	str	r5, [r4, #8]
 8008412:	2d00      	cmp	r5, #0
 8008414:	bfa2      	ittt	ge
 8008416:	6821      	ldrge	r1, [r4, #0]
 8008418:	f021 0104 	bicge.w	r1, r1, #4
 800841c:	6021      	strge	r1, [r4, #0]
 800841e:	b90e      	cbnz	r6, 8008424 <_printf_i+0x118>
 8008420:	2d00      	cmp	r5, #0
 8008422:	d04d      	beq.n	80084c0 <_printf_i+0x1b4>
 8008424:	4615      	mov	r5, r2
 8008426:	fbb6 f1f3 	udiv	r1, r6, r3
 800842a:	fb03 6711 	mls	r7, r3, r1, r6
 800842e:	5dc7      	ldrb	r7, [r0, r7]
 8008430:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008434:	4637      	mov	r7, r6
 8008436:	42bb      	cmp	r3, r7
 8008438:	460e      	mov	r6, r1
 800843a:	d9f4      	bls.n	8008426 <_printf_i+0x11a>
 800843c:	2b08      	cmp	r3, #8
 800843e:	d10b      	bne.n	8008458 <_printf_i+0x14c>
 8008440:	6823      	ldr	r3, [r4, #0]
 8008442:	07de      	lsls	r6, r3, #31
 8008444:	d508      	bpl.n	8008458 <_printf_i+0x14c>
 8008446:	6923      	ldr	r3, [r4, #16]
 8008448:	6861      	ldr	r1, [r4, #4]
 800844a:	4299      	cmp	r1, r3
 800844c:	bfde      	ittt	le
 800844e:	2330      	movle	r3, #48	; 0x30
 8008450:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008454:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008458:	1b52      	subs	r2, r2, r5
 800845a:	6122      	str	r2, [r4, #16]
 800845c:	f8cd a000 	str.w	sl, [sp]
 8008460:	464b      	mov	r3, r9
 8008462:	aa03      	add	r2, sp, #12
 8008464:	4621      	mov	r1, r4
 8008466:	4640      	mov	r0, r8
 8008468:	f7ff fee2 	bl	8008230 <_printf_common>
 800846c:	3001      	adds	r0, #1
 800846e:	d14c      	bne.n	800850a <_printf_i+0x1fe>
 8008470:	f04f 30ff 	mov.w	r0, #4294967295
 8008474:	b004      	add	sp, #16
 8008476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800847a:	4835      	ldr	r0, [pc, #212]	; (8008550 <_printf_i+0x244>)
 800847c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008480:	6829      	ldr	r1, [r5, #0]
 8008482:	6823      	ldr	r3, [r4, #0]
 8008484:	f851 6b04 	ldr.w	r6, [r1], #4
 8008488:	6029      	str	r1, [r5, #0]
 800848a:	061d      	lsls	r5, r3, #24
 800848c:	d514      	bpl.n	80084b8 <_printf_i+0x1ac>
 800848e:	07df      	lsls	r7, r3, #31
 8008490:	bf44      	itt	mi
 8008492:	f043 0320 	orrmi.w	r3, r3, #32
 8008496:	6023      	strmi	r3, [r4, #0]
 8008498:	b91e      	cbnz	r6, 80084a2 <_printf_i+0x196>
 800849a:	6823      	ldr	r3, [r4, #0]
 800849c:	f023 0320 	bic.w	r3, r3, #32
 80084a0:	6023      	str	r3, [r4, #0]
 80084a2:	2310      	movs	r3, #16
 80084a4:	e7b0      	b.n	8008408 <_printf_i+0xfc>
 80084a6:	6823      	ldr	r3, [r4, #0]
 80084a8:	f043 0320 	orr.w	r3, r3, #32
 80084ac:	6023      	str	r3, [r4, #0]
 80084ae:	2378      	movs	r3, #120	; 0x78
 80084b0:	4828      	ldr	r0, [pc, #160]	; (8008554 <_printf_i+0x248>)
 80084b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80084b6:	e7e3      	b.n	8008480 <_printf_i+0x174>
 80084b8:	0659      	lsls	r1, r3, #25
 80084ba:	bf48      	it	mi
 80084bc:	b2b6      	uxthmi	r6, r6
 80084be:	e7e6      	b.n	800848e <_printf_i+0x182>
 80084c0:	4615      	mov	r5, r2
 80084c2:	e7bb      	b.n	800843c <_printf_i+0x130>
 80084c4:	682b      	ldr	r3, [r5, #0]
 80084c6:	6826      	ldr	r6, [r4, #0]
 80084c8:	6961      	ldr	r1, [r4, #20]
 80084ca:	1d18      	adds	r0, r3, #4
 80084cc:	6028      	str	r0, [r5, #0]
 80084ce:	0635      	lsls	r5, r6, #24
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	d501      	bpl.n	80084d8 <_printf_i+0x1cc>
 80084d4:	6019      	str	r1, [r3, #0]
 80084d6:	e002      	b.n	80084de <_printf_i+0x1d2>
 80084d8:	0670      	lsls	r0, r6, #25
 80084da:	d5fb      	bpl.n	80084d4 <_printf_i+0x1c8>
 80084dc:	8019      	strh	r1, [r3, #0]
 80084de:	2300      	movs	r3, #0
 80084e0:	6123      	str	r3, [r4, #16]
 80084e2:	4615      	mov	r5, r2
 80084e4:	e7ba      	b.n	800845c <_printf_i+0x150>
 80084e6:	682b      	ldr	r3, [r5, #0]
 80084e8:	1d1a      	adds	r2, r3, #4
 80084ea:	602a      	str	r2, [r5, #0]
 80084ec:	681d      	ldr	r5, [r3, #0]
 80084ee:	6862      	ldr	r2, [r4, #4]
 80084f0:	2100      	movs	r1, #0
 80084f2:	4628      	mov	r0, r5
 80084f4:	f7f7 fe9c 	bl	8000230 <memchr>
 80084f8:	b108      	cbz	r0, 80084fe <_printf_i+0x1f2>
 80084fa:	1b40      	subs	r0, r0, r5
 80084fc:	6060      	str	r0, [r4, #4]
 80084fe:	6863      	ldr	r3, [r4, #4]
 8008500:	6123      	str	r3, [r4, #16]
 8008502:	2300      	movs	r3, #0
 8008504:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008508:	e7a8      	b.n	800845c <_printf_i+0x150>
 800850a:	6923      	ldr	r3, [r4, #16]
 800850c:	462a      	mov	r2, r5
 800850e:	4649      	mov	r1, r9
 8008510:	4640      	mov	r0, r8
 8008512:	47d0      	blx	sl
 8008514:	3001      	adds	r0, #1
 8008516:	d0ab      	beq.n	8008470 <_printf_i+0x164>
 8008518:	6823      	ldr	r3, [r4, #0]
 800851a:	079b      	lsls	r3, r3, #30
 800851c:	d413      	bmi.n	8008546 <_printf_i+0x23a>
 800851e:	68e0      	ldr	r0, [r4, #12]
 8008520:	9b03      	ldr	r3, [sp, #12]
 8008522:	4298      	cmp	r0, r3
 8008524:	bfb8      	it	lt
 8008526:	4618      	movlt	r0, r3
 8008528:	e7a4      	b.n	8008474 <_printf_i+0x168>
 800852a:	2301      	movs	r3, #1
 800852c:	4632      	mov	r2, r6
 800852e:	4649      	mov	r1, r9
 8008530:	4640      	mov	r0, r8
 8008532:	47d0      	blx	sl
 8008534:	3001      	adds	r0, #1
 8008536:	d09b      	beq.n	8008470 <_printf_i+0x164>
 8008538:	3501      	adds	r5, #1
 800853a:	68e3      	ldr	r3, [r4, #12]
 800853c:	9903      	ldr	r1, [sp, #12]
 800853e:	1a5b      	subs	r3, r3, r1
 8008540:	42ab      	cmp	r3, r5
 8008542:	dcf2      	bgt.n	800852a <_printf_i+0x21e>
 8008544:	e7eb      	b.n	800851e <_printf_i+0x212>
 8008546:	2500      	movs	r5, #0
 8008548:	f104 0619 	add.w	r6, r4, #25
 800854c:	e7f5      	b.n	800853a <_printf_i+0x22e>
 800854e:	bf00      	nop
 8008550:	0809ed21 	.word	0x0809ed21
 8008554:	0809ed32 	.word	0x0809ed32

08008558 <_sbrk_r>:
 8008558:	b538      	push	{r3, r4, r5, lr}
 800855a:	4d06      	ldr	r5, [pc, #24]	; (8008574 <_sbrk_r+0x1c>)
 800855c:	2300      	movs	r3, #0
 800855e:	4604      	mov	r4, r0
 8008560:	4608      	mov	r0, r1
 8008562:	602b      	str	r3, [r5, #0]
 8008564:	f7f9 ff60 	bl	8002428 <_sbrk>
 8008568:	1c43      	adds	r3, r0, #1
 800856a:	d102      	bne.n	8008572 <_sbrk_r+0x1a>
 800856c:	682b      	ldr	r3, [r5, #0]
 800856e:	b103      	cbz	r3, 8008572 <_sbrk_r+0x1a>
 8008570:	6023      	str	r3, [r4, #0]
 8008572:	bd38      	pop	{r3, r4, r5, pc}
 8008574:	2000045c 	.word	0x2000045c

08008578 <__sread>:
 8008578:	b510      	push	{r4, lr}
 800857a:	460c      	mov	r4, r1
 800857c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008580:	f000 f8a8 	bl	80086d4 <_read_r>
 8008584:	2800      	cmp	r0, #0
 8008586:	bfab      	itete	ge
 8008588:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800858a:	89a3      	ldrhlt	r3, [r4, #12]
 800858c:	181b      	addge	r3, r3, r0
 800858e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008592:	bfac      	ite	ge
 8008594:	6563      	strge	r3, [r4, #84]	; 0x54
 8008596:	81a3      	strhlt	r3, [r4, #12]
 8008598:	bd10      	pop	{r4, pc}

0800859a <__swrite>:
 800859a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800859e:	461f      	mov	r7, r3
 80085a0:	898b      	ldrh	r3, [r1, #12]
 80085a2:	05db      	lsls	r3, r3, #23
 80085a4:	4605      	mov	r5, r0
 80085a6:	460c      	mov	r4, r1
 80085a8:	4616      	mov	r6, r2
 80085aa:	d505      	bpl.n	80085b8 <__swrite+0x1e>
 80085ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085b0:	2302      	movs	r3, #2
 80085b2:	2200      	movs	r2, #0
 80085b4:	f000 f870 	bl	8008698 <_lseek_r>
 80085b8:	89a3      	ldrh	r3, [r4, #12]
 80085ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085c2:	81a3      	strh	r3, [r4, #12]
 80085c4:	4632      	mov	r2, r6
 80085c6:	463b      	mov	r3, r7
 80085c8:	4628      	mov	r0, r5
 80085ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085ce:	f000 b817 	b.w	8008600 <_write_r>

080085d2 <__sseek>:
 80085d2:	b510      	push	{r4, lr}
 80085d4:	460c      	mov	r4, r1
 80085d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085da:	f000 f85d 	bl	8008698 <_lseek_r>
 80085de:	1c43      	adds	r3, r0, #1
 80085e0:	89a3      	ldrh	r3, [r4, #12]
 80085e2:	bf15      	itete	ne
 80085e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80085e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80085ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80085ee:	81a3      	strheq	r3, [r4, #12]
 80085f0:	bf18      	it	ne
 80085f2:	81a3      	strhne	r3, [r4, #12]
 80085f4:	bd10      	pop	{r4, pc}

080085f6 <__sclose>:
 80085f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085fa:	f000 b81b 	b.w	8008634 <_close_r>
	...

08008600 <_write_r>:
 8008600:	b538      	push	{r3, r4, r5, lr}
 8008602:	4d07      	ldr	r5, [pc, #28]	; (8008620 <_write_r+0x20>)
 8008604:	4604      	mov	r4, r0
 8008606:	4608      	mov	r0, r1
 8008608:	4611      	mov	r1, r2
 800860a:	2200      	movs	r2, #0
 800860c:	602a      	str	r2, [r5, #0]
 800860e:	461a      	mov	r2, r3
 8008610:	f7f9 ff40 	bl	8002494 <_write>
 8008614:	1c43      	adds	r3, r0, #1
 8008616:	d102      	bne.n	800861e <_write_r+0x1e>
 8008618:	682b      	ldr	r3, [r5, #0]
 800861a:	b103      	cbz	r3, 800861e <_write_r+0x1e>
 800861c:	6023      	str	r3, [r4, #0]
 800861e:	bd38      	pop	{r3, r4, r5, pc}
 8008620:	2000045c 	.word	0x2000045c

08008624 <abort>:
 8008624:	b508      	push	{r3, lr}
 8008626:	2006      	movs	r0, #6
 8008628:	f000 f88e 	bl	8008748 <raise>
 800862c:	2001      	movs	r0, #1
 800862e:	f7f9 fe9f 	bl	8002370 <_exit>
	...

08008634 <_close_r>:
 8008634:	b538      	push	{r3, r4, r5, lr}
 8008636:	4d06      	ldr	r5, [pc, #24]	; (8008650 <_close_r+0x1c>)
 8008638:	2300      	movs	r3, #0
 800863a:	4604      	mov	r4, r0
 800863c:	4608      	mov	r0, r1
 800863e:	602b      	str	r3, [r5, #0]
 8008640:	f7f9 febd 	bl	80023be <_close>
 8008644:	1c43      	adds	r3, r0, #1
 8008646:	d102      	bne.n	800864e <_close_r+0x1a>
 8008648:	682b      	ldr	r3, [r5, #0]
 800864a:	b103      	cbz	r3, 800864e <_close_r+0x1a>
 800864c:	6023      	str	r3, [r4, #0]
 800864e:	bd38      	pop	{r3, r4, r5, pc}
 8008650:	2000045c 	.word	0x2000045c

08008654 <_fstat_r>:
 8008654:	b538      	push	{r3, r4, r5, lr}
 8008656:	4d07      	ldr	r5, [pc, #28]	; (8008674 <_fstat_r+0x20>)
 8008658:	2300      	movs	r3, #0
 800865a:	4604      	mov	r4, r0
 800865c:	4608      	mov	r0, r1
 800865e:	4611      	mov	r1, r2
 8008660:	602b      	str	r3, [r5, #0]
 8008662:	f7f9 feb8 	bl	80023d6 <_fstat>
 8008666:	1c43      	adds	r3, r0, #1
 8008668:	d102      	bne.n	8008670 <_fstat_r+0x1c>
 800866a:	682b      	ldr	r3, [r5, #0]
 800866c:	b103      	cbz	r3, 8008670 <_fstat_r+0x1c>
 800866e:	6023      	str	r3, [r4, #0]
 8008670:	bd38      	pop	{r3, r4, r5, pc}
 8008672:	bf00      	nop
 8008674:	2000045c 	.word	0x2000045c

08008678 <_isatty_r>:
 8008678:	b538      	push	{r3, r4, r5, lr}
 800867a:	4d06      	ldr	r5, [pc, #24]	; (8008694 <_isatty_r+0x1c>)
 800867c:	2300      	movs	r3, #0
 800867e:	4604      	mov	r4, r0
 8008680:	4608      	mov	r0, r1
 8008682:	602b      	str	r3, [r5, #0]
 8008684:	f7f9 feb7 	bl	80023f6 <_isatty>
 8008688:	1c43      	adds	r3, r0, #1
 800868a:	d102      	bne.n	8008692 <_isatty_r+0x1a>
 800868c:	682b      	ldr	r3, [r5, #0]
 800868e:	b103      	cbz	r3, 8008692 <_isatty_r+0x1a>
 8008690:	6023      	str	r3, [r4, #0]
 8008692:	bd38      	pop	{r3, r4, r5, pc}
 8008694:	2000045c 	.word	0x2000045c

08008698 <_lseek_r>:
 8008698:	b538      	push	{r3, r4, r5, lr}
 800869a:	4d07      	ldr	r5, [pc, #28]	; (80086b8 <_lseek_r+0x20>)
 800869c:	4604      	mov	r4, r0
 800869e:	4608      	mov	r0, r1
 80086a0:	4611      	mov	r1, r2
 80086a2:	2200      	movs	r2, #0
 80086a4:	602a      	str	r2, [r5, #0]
 80086a6:	461a      	mov	r2, r3
 80086a8:	f7f9 feb0 	bl	800240c <_lseek>
 80086ac:	1c43      	adds	r3, r0, #1
 80086ae:	d102      	bne.n	80086b6 <_lseek_r+0x1e>
 80086b0:	682b      	ldr	r3, [r5, #0]
 80086b2:	b103      	cbz	r3, 80086b6 <_lseek_r+0x1e>
 80086b4:	6023      	str	r3, [r4, #0]
 80086b6:	bd38      	pop	{r3, r4, r5, pc}
 80086b8:	2000045c 	.word	0x2000045c

080086bc <__malloc_lock>:
 80086bc:	4801      	ldr	r0, [pc, #4]	; (80086c4 <__malloc_lock+0x8>)
 80086be:	f7ff bb0d 	b.w	8007cdc <__retarget_lock_acquire_recursive>
 80086c2:	bf00      	nop
 80086c4:	20000450 	.word	0x20000450

080086c8 <__malloc_unlock>:
 80086c8:	4801      	ldr	r0, [pc, #4]	; (80086d0 <__malloc_unlock+0x8>)
 80086ca:	f7ff bb08 	b.w	8007cde <__retarget_lock_release_recursive>
 80086ce:	bf00      	nop
 80086d0:	20000450 	.word	0x20000450

080086d4 <_read_r>:
 80086d4:	b538      	push	{r3, r4, r5, lr}
 80086d6:	4d07      	ldr	r5, [pc, #28]	; (80086f4 <_read_r+0x20>)
 80086d8:	4604      	mov	r4, r0
 80086da:	4608      	mov	r0, r1
 80086dc:	4611      	mov	r1, r2
 80086de:	2200      	movs	r2, #0
 80086e0:	602a      	str	r2, [r5, #0]
 80086e2:	461a      	mov	r2, r3
 80086e4:	f7f9 fe4e 	bl	8002384 <_read>
 80086e8:	1c43      	adds	r3, r0, #1
 80086ea:	d102      	bne.n	80086f2 <_read_r+0x1e>
 80086ec:	682b      	ldr	r3, [r5, #0]
 80086ee:	b103      	cbz	r3, 80086f2 <_read_r+0x1e>
 80086f0:	6023      	str	r3, [r4, #0]
 80086f2:	bd38      	pop	{r3, r4, r5, pc}
 80086f4:	2000045c 	.word	0x2000045c

080086f8 <_raise_r>:
 80086f8:	291f      	cmp	r1, #31
 80086fa:	b538      	push	{r3, r4, r5, lr}
 80086fc:	4604      	mov	r4, r0
 80086fe:	460d      	mov	r5, r1
 8008700:	d904      	bls.n	800870c <_raise_r+0x14>
 8008702:	2316      	movs	r3, #22
 8008704:	6003      	str	r3, [r0, #0]
 8008706:	f04f 30ff 	mov.w	r0, #4294967295
 800870a:	bd38      	pop	{r3, r4, r5, pc}
 800870c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800870e:	b112      	cbz	r2, 8008716 <_raise_r+0x1e>
 8008710:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008714:	b94b      	cbnz	r3, 800872a <_raise_r+0x32>
 8008716:	4620      	mov	r0, r4
 8008718:	f000 f830 	bl	800877c <_getpid_r>
 800871c:	462a      	mov	r2, r5
 800871e:	4601      	mov	r1, r0
 8008720:	4620      	mov	r0, r4
 8008722:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008726:	f000 b817 	b.w	8008758 <_kill_r>
 800872a:	2b01      	cmp	r3, #1
 800872c:	d00a      	beq.n	8008744 <_raise_r+0x4c>
 800872e:	1c59      	adds	r1, r3, #1
 8008730:	d103      	bne.n	800873a <_raise_r+0x42>
 8008732:	2316      	movs	r3, #22
 8008734:	6003      	str	r3, [r0, #0]
 8008736:	2001      	movs	r0, #1
 8008738:	e7e7      	b.n	800870a <_raise_r+0x12>
 800873a:	2400      	movs	r4, #0
 800873c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008740:	4628      	mov	r0, r5
 8008742:	4798      	blx	r3
 8008744:	2000      	movs	r0, #0
 8008746:	e7e0      	b.n	800870a <_raise_r+0x12>

08008748 <raise>:
 8008748:	4b02      	ldr	r3, [pc, #8]	; (8008754 <raise+0xc>)
 800874a:	4601      	mov	r1, r0
 800874c:	6818      	ldr	r0, [r3, #0]
 800874e:	f7ff bfd3 	b.w	80086f8 <_raise_r>
 8008752:	bf00      	nop
 8008754:	20000010 	.word	0x20000010

08008758 <_kill_r>:
 8008758:	b538      	push	{r3, r4, r5, lr}
 800875a:	4d07      	ldr	r5, [pc, #28]	; (8008778 <_kill_r+0x20>)
 800875c:	2300      	movs	r3, #0
 800875e:	4604      	mov	r4, r0
 8008760:	4608      	mov	r0, r1
 8008762:	4611      	mov	r1, r2
 8008764:	602b      	str	r3, [r5, #0]
 8008766:	f7f9 fdf3 	bl	8002350 <_kill>
 800876a:	1c43      	adds	r3, r0, #1
 800876c:	d102      	bne.n	8008774 <_kill_r+0x1c>
 800876e:	682b      	ldr	r3, [r5, #0]
 8008770:	b103      	cbz	r3, 8008774 <_kill_r+0x1c>
 8008772:	6023      	str	r3, [r4, #0]
 8008774:	bd38      	pop	{r3, r4, r5, pc}
 8008776:	bf00      	nop
 8008778:	2000045c 	.word	0x2000045c

0800877c <_getpid_r>:
 800877c:	f7f9 bde0 	b.w	8002340 <_getpid>

08008780 <_init>:
 8008780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008782:	bf00      	nop
 8008784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008786:	bc08      	pop	{r3}
 8008788:	469e      	mov	lr, r3
 800878a:	4770      	bx	lr

0800878c <_fini>:
 800878c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800878e:	bf00      	nop
 8008790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008792:	bc08      	pop	{r3}
 8008794:	469e      	mov	lr, r3
 8008796:	4770      	bx	lr
