#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 13 22:09:34 2018
# Process ID: 6564
# Current directory: C:/Users/Zach/Development/busses/busses.runs/synth_1
# Command line: vivado.exe -log busloader.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source busloader.tcl
# Log file: C:/Users/Zach/Development/busses/busses.runs/synth_1/busloader.vds
# Journal file: C:/Users/Zach/Development/busses/busses.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source busloader.tcl -notrace
Command: synth_design -top busloader -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 373.094 ; gain = 100.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'busloader' [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/busloader.v:23]
	Parameter hold_threshold bound to: 50000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Zach/Development/busses/busses.srcs/sources_1/imports/new/debounce.v:23]
	Parameter n bound to: 50000000 - type: integer 
	Parameter UP bound to: 2'b00 
	Parameter DOWN bound to: 2'b01 
	Parameter TRIGGER bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Zach/Development/busses/busses.srcs/sources_1/imports/new/clk_div.v:23]
	Parameter n bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/Zach/Development/busses/busses.srcs/sources_1/imports/new/clk_div.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Zach/Development/busses/busses.srcs/sources_1/imports/new/debounce.v:44]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/Zach/Development/busses/busses.srcs/sources_1/imports/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'mode_set' [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/mode.v:23]
	Parameter M_STORE bound to: 2'b00 
	Parameter M_DISPLAY bound to: 2'b01 
	Parameter M_SWAP bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/mode.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mode_set' (4#1) [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/mode.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_controller' [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/register_controller.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE bound to: 3'b001 
	Parameter DISPLAY bound to: 3'b010 
	Parameter SWAP_IN bound to: 3'b011 
	Parameter SWAP_TMP bound to: 3'b100 
	Parameter SWAP_OUT bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/register_controller.v:39]
INFO: [Synth 8-6155] done synthesizing module 'register_controller' (5#1) [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/register_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'busloader' (6#1) [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/busloader.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 427.602 ; gain = 154.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 427.602 ; gain = 154.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 427.602 ; gain = 154.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Zach/Development/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led2_b'. [C:/Users/Zach/Development/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Zach/Development/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_b'. [C:/Users/Zach/Development/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Zach/Development/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Zach/Development/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Zach/Development/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/busloader_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/busloader_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 756.852 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 756.852 ; gain = 483.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 756.852 ; gain = 483.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 756.852 ; gain = 483.855
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mode_reg' in module 'mode_set'
WARNING: [Synth 8-6014] Unused sequential element next_mode_reg was removed.  [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/mode.v:35]
INFO: [Synth 8-5544] ROM "next_mode" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Zach/Development/busses/busses.srcs/sources_1/imports/new/debounce.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Zach/Development/busses/busses.srcs/sources_1/imports/new/debounce.v:46]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      UP |                              001 |                               00
                    DOWN |                              010 |                               01
                 TRIGGER |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Zach/Development/busses/busses.srcs/sources_1/imports/new/debounce.v:46]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 M_STORE |                              001 |                               00
               M_DISPLAY |                              010 |                               01
                  M_SWAP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mode_reg' using encoding 'one-hot' in module 'mode_set'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 756.852 ; gain = 483.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module busloader 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mode_set 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module register_controller 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "DB0/CD/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB0/CD/c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/CD/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/CD/c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB2/CD/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB2/CD/c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB3/CD/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB3/CD/c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 756.852 ; gain = 483.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 756.852 ; gain = 483.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 772.301 ; gain = 499.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 772.301 ; gain = 499.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop n_rst_reg is being inverted and renamed to n_rst_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/mode.v:35]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 772.301 ; gain = 499.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 772.301 ; gain = 499.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 772.301 ; gain = 499.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 772.301 ; gain = 499.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 772.301 ; gain = 499.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 772.301 ; gain = 499.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |     8|
|4     |LUT2   |    17|
|5     |LUT3   |    27|
|6     |LUT4   |    28|
|7     |LUT5   |   141|
|8     |LUT6   |    16|
|9     |FDCE   |     2|
|10    |FDPE   |     1|
|11    |FDRE   |   165|
|12    |FDSE   |     4|
|13    |LD     |    12|
|14    |IBUF   |     9|
|15    |OBUF   |     2|
|16    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------------------+------+
|      |Instance   |Module              |Cells |
+------+-----------+--------------------+------+
|1     |top        |                    |   469|
|2     |  DB0      |debounce            |    95|
|3     |    CD     |clk_div_7           |    85|
|4     |  DB1      |debounce_0          |    95|
|5     |    CD     |clk_div_6           |    85|
|6     |  DB2      |debounce_1          |    96|
|7     |    CD     |clk_div_5           |    85|
|8     |  DB3      |debounce_2          |    95|
|9     |    CD     |clk_div             |    85|
|10    |  MODE     |mode_set            |     9|
|11    |  R1       |register            |     4|
|12    |  R2       |register_3          |     4|
|13    |  R3       |register_4          |     4|
|14    |  RegCtrl1 |register_controller |    49|
+------+-----------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 772.301 ; gain = 499.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 772.301 ; gain = 170.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 772.301 ; gain = 499.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 772.301 ; gain = 511.613
INFO: [Common 17-1381] The checkpoint 'C:/Users/Zach/Development/busses/busses.runs/synth_1/busloader.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file busloader_utilization_synth.rpt -pb busloader_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 772.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 22:10:22 2018...
