// Seed: 165751365
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  initial begin : LABEL_0
    id_6 <= -1;
  end
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    access,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input logic [7:0] id_19;
  inout wire id_18;
  inout wire id_17;
  inout tri id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_17,
      id_18,
      id_3,
      id_3
  );
  assign id_7[1] = id_3 - (id_19);
  assign id_16 = -1'h0;
  assign module_1 = id_19[1] - id_5;
endmodule
