library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity rom_rtl is
port (ADDR: in INTEGER range 0 to 15;

           DATA: out STD_LOGIC_VECTOR (3 downto 0));

end rom_rtl;

architecture Behavioral of rom_rtl is
subtype ROM_WORD is STD_LOGIC_VECTOR (3 downto 0);

    type ROM_TABLE is array (0 to 15) of ROM_WORD;

    constant ROM: ROM_TABLE := ROM_TABLE'(

        ROM_WORD'("0000"),

        ROM_WORD'("0001"),

        ROM_WORD'("0010"),

        ROM_WORD'("0100"),

        ROM_WORD'("1000"),

        ROM_WORD'("1100"),

        ROM_WORD'("1010"),

        ROM_WORD'("1001"),

        ROM_WORD'("1001"),

        ROM_WORD'("1010"),

        ROM_WORD'("1100"),

        ROM_WORD'("1001"),

        ROM_WORD'("1001"),

        ROM_WORD'("1101"),

        ROM_WORD'("1011"),

        ROM_WORD'("1111"));

begin

DATA <= ROM(ADDR);  -- Read from the ROM
end Behavioral;