module PC_UNIT (input  logic Clk, Reset, Load,
						input logic [1:0]PCMUX,
						input logic [15:0] data_in,
						output logic [15:0] data_out
						);
					
				
 reg_16bit PC (.*, );	
	
	always_comb begin
		
	end
	 
endmodule
 