;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, -10
	JMP <0, -10
	MOV -1, <-20
	ADD 210, 60
	SUB @127, 106
	DJN -1, @-20
	JMP 0, #2
	SLT 121, 0
	MOV -1, <-20
	SUB 100, 300
	SUB 0, -10
	SUB -900, 0
	ADD 210, 60
	SUB @0, @2
	MOV -71, <-20
	SUB @0, @2
	SUB @0, @2
	SUB -207, <-120
	MOV 100, -100
	SUB #100, 80
	SUB @121, 106
	SPL <121, 106
	SUB -207, <-120
	SUB @-127, 100
	SLT 100, -100
	SPL <121, 106
	SPL <121, 106
	SUB 130, 9
	SPL -100, -601
	SUB @121, 106
	SLT 100, -100
	CMP 100, -100
	SPL 0, <-2
	SPL -100, -601
	JMN <21, 106
	SPL 0, <-2
	MOV -7, <-20
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	MOV -1, <-20
	SPL 0, <-2
	SPL 0, <-2
	SUB 1, <-1
	SPL 0, <-2
