[{"commit":{"message":"Update to 32-bit load and sub"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"}],"sha":"e11d4b8cb120a9d616421d30bedb6cf94a0e7904"},{"commit":{"message":"Updated RISC-V code, and new PPC code"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/interp_masm_ppc_64.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"}],"sha":"23318e066520228d89c4fd77413239ee6764cfa4"},{"commit":{"message":"8309209: C2 failed \"assert(_stack_guard_state == stack_guard_reserved_disabled) failed: inconsistent state\""},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/interp_masm_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"}],"sha":"1d001c3b91864263c9d1a8539077a232fc34535e"}]