(edif top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2023 12 8 14 19 20)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure top.ngc top.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell DCM_SP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK2X180
              (direction OUTPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port CLK2X
              (direction OUTPUT)
            )
            (port CLKFX
              (direction OUTPUT)
            )
            (port CLK180
              (direction OUTPUT)
            )
            (port CLK270
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFB
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port CLK0
              (direction OUTPUT)
            )
            (port CLKFX180
              (direction OUTPUT)
            )
            (port CLKDV
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLK90
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port DSSEN
              (direction INPUT)
            )
            (port (rename STATUS_7_ "STATUS<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename STATUS_6_ "STATUS<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename STATUS_5_ "STATUS<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename STATUS_4_ "STATUS<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename STATUS_3_ "STATUS<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename STATUS_2_ "STATUS<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename STATUS_1_ "STATUS<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename STATUS_0_ "STATUS<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDSE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IOBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port T
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
            (port IO
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library top_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell wrfifo
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port rst
              (direction INPUT)
            )
            (port wr_clk
              (direction INPUT)
            )
            (port rd_clk
              (direction INPUT)
            )
            (port wr_en
              (direction INPUT)
            )
            (port rd_en
              (direction INPUT)
            )
            (port full
              (direction OUTPUT)
            )
            (port empty
              (direction OUTPUT)
            )
            (port (array (rename din "din<15:0>") 16)
              (direction INPUT))
            (port (array (rename dout "dout<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename rd_data_count "rd_data_count<9:0>") 10)
              (direction OUTPUT))
          )
      )
    )
    (cell rdfifo
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port rst
              (direction INPUT)
            )
            (port wr_clk
              (direction INPUT)
            )
            (port rd_clk
              (direction INPUT)
            )
            (port wr_en
              (direction INPUT)
            )
            (port rd_en
              (direction INPUT)
            )
            (port full
              (direction OUTPUT)
            )
            (port empty
              (direction OUTPUT)
            )
            (port (array (rename din "din<15:0>") 16)
              (direction INPUT))
            (port (array (rename dout "dout<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename wr_data_count "wr_data_count<9:0>") 10)
              (direction OUTPUT))
          )
      )
    )
    (cell top
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port rst_n
              (direction INPUT)
            )
            (port sdram_clk
              (direction OUTPUT)
            )
            (port sdram_cke
              (direction OUTPUT)
            )
            (port sdram_cs_n
              (direction OUTPUT)
            )
            (port sdram_ras_n
              (direction OUTPUT)
            )
            (port sdram_cas_n
              (direction OUTPUT)
            )
            (port sdram_we_n
              (direction OUTPUT)
            )
            (port led
              (direction OUTPUT)
            )
            (port (array (rename sdram_ba "sdram_ba<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename sdram_addr "sdram_addr<12:0>") 13)
              (direction OUTPUT))
            (port (array (rename sdram_data "sdram_data<15:0>") 16)
              (direction INOUT))
            (port (array (rename sdram_dqm "sdram_dqm<1:0>") 2)
              (direction OUTPUT))
            (designator "xc6slx25-2-ftg256")
            (property TYPE (string "top") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:sdram_ba<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "13:OUTPUT:sdram_addr<12:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:sdram_data<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:sdram_dqm<1:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property X_CORE_INFO (string "fifo_generator_v9_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "pll_clk,clk_wiz_v3_6,{component_name=pll_clk,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,feedback_source=FDBK_AUTO,primtype_sel=DCM_SP,num_out_clk=3,clkin1_period=20.0,clkin2_period=20.0,use_power_down=false,use_reset=true,use_locked=true,use_inclk_stopped=false,use_status=false,use_freeze=false,use_clk_valid=false,feedback_type=SINGLE,clock_mgr_type=AUTO,manual_override=false}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "top_top") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_pll_clk_clkout3_buf "u_pll_clk/clkout3_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename u_pll_clk_clkout2_buf "u_pll_clk/clkout2_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename u_pll_clk_clkout1_buf "u_pll_clk/clkout1_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename u_pll_clk_dcm_sp_inst "u_pll_clk/dcm_sp_inst")
              (viewRef view_1 (cellRef DCM_SP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:STATUS<7:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "NONE") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "1X") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DSS_MODE (string "NONE") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property FACTORY_JF (string "16'B1100000010000000") (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 4) (owner "Xilinx"))
              (property PHASE_SHIFT (integer 0) (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKIN_PERIOD (string "20.000000") (owner "Xilinx"))
              (property VERY_HIGH_FREQUENCY (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename u_pll_clk_clkin1_buf "u_pll_clk/clkin1_buf")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_out_en_renamed_0 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_10__ "u_sdram_test/Mcount_wr_cnt_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_9__ "u_sdram_test/Mcount_wr_cnt_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_9__ "u_sdram_test/Mcount_wr_cnt_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_8__ "u_sdram_test/Mcount_wr_cnt_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_8__ "u_sdram_test/Mcount_wr_cnt_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_7__ "u_sdram_test/Mcount_wr_cnt_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_7__ "u_sdram_test/Mcount_wr_cnt_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_6__ "u_sdram_test/Mcount_wr_cnt_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_6__ "u_sdram_test/Mcount_wr_cnt_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_5__ "u_sdram_test/Mcount_wr_cnt_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_5__ "u_sdram_test/Mcount_wr_cnt_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_4__ "u_sdram_test/Mcount_wr_cnt_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_4__ "u_sdram_test/Mcount_wr_cnt_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_3__ "u_sdram_test/Mcount_wr_cnt_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_3__ "u_sdram_test/Mcount_wr_cnt_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_2__ "u_sdram_test/Mcount_wr_cnt_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_2__ "u_sdram_test/Mcount_wr_cnt_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_1__ "u_sdram_test/Mcount_wr_cnt_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_1__ "u_sdram_test/Mcount_wr_cnt_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_0__ "u_sdram_test/Mcount_wr_cnt_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_0__ "u_sdram_test/Mcount_wr_cnt_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_10 "u_sdram_test/wr_cnt_10")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_9 "u_sdram_test/wr_cnt_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_8 "u_sdram_test/wr_cnt_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_7 "u_sdram_test/wr_cnt_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_6 "u_sdram_test/wr_cnt_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_5 "u_sdram_test/wr_cnt_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_4 "u_sdram_test/wr_cnt_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_3 "u_sdram_test/wr_cnt_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_2 "u_sdram_test/wr_cnt_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_1 "u_sdram_test/wr_cnt_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_cnt_0 "u_sdram_test/wr_cnt_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_10 "u_sdram_test/wr_data_10")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_9 "u_sdram_test/wr_data_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_8 "u_sdram_test/wr_data_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_7 "u_sdram_test/wr_data_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_6 "u_sdram_test/wr_data_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_5 "u_sdram_test/wr_data_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_4 "u_sdram_test/wr_data_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_3 "u_sdram_test/wr_data_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_2 "u_sdram_test/wr_data_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_1 "u_sdram_test/wr_data_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_data_0 "u_sdram_test/wr_data_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_init_done_d1_renamed_1 "u_sdram_test/init_done_d1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_init_done_d0_renamed_2 "u_sdram_test/init_done_d0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_wr_en_renamed_3 "u_sdram_test/wr_en")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_rd_addr_23__GND_8_o_add_9_OUT_xor_9__ "u_sdram_top/u_sdram_fifo_ctrl/Madd_sdram_rd_addr[23]_GND_8_o_add_9_OUT_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_wr_addr_23__GND_8_o_add_2_OUT_xor_9__ "u_sdram_top/u_sdram_fifo_ctrl/Madd_sdram_wr_addr[23]_GND_8_o_add_2_OUT_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_req_renamed_4 "u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_req_renamed_5 "u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_req")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_read_valid_r2_renamed_6 "u_sdram_top/u_sdram_fifo_ctrl/read_valid_r2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_wr_load_r2_renamed_7 "u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r2_renamed_8 "u_sdram_top/u_sdram_fifo_ctrl/rd_ack_r2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r2_renamed_9 "u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r1_renamed_10 "u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_renamed_11 "u_sdram_top/u_sdram_fifo_ctrl/read_valid_r1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_wr_load_r1_renamed_12 "u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r1_renamed_13 "u_sdram_top/u_sdram_fifo_ctrl/rd_ack_r1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_12 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_12")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_11 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_11")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_10 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_10")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_9 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_9")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_8 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_8")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_7 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_7")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_6 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_6")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_5 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_5")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_4 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_4")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_2 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_0 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_3 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r_3")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_2 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_0 "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_9__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_8__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_8__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_7__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_7__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_6__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_6__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_5__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_5__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_4__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_4__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_3__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_3__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_2__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_2__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_1__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_1__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_0__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_0__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_14__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_13__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_13__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_12__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_12__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_11__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_11__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_10__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_10__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_9__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_9__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_8__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_8__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_7__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_7__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_6__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_6__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_5__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_5__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_4__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_4__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_3__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_3__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_2__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_2__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_1__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_1__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_0__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_0__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_14")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_13 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_13")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_12 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_12")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_11 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_11")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_10 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_10")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_9 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_8 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_7 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_6 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_5 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_ar_cnt_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_ar_cnt_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_ar_cnt_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_ar_cnt_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_renamed_14 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_renamed_15 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_renamed_16 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_renamed_17 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_9 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_8 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_7 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_6 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_5 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_8 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_7 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_6 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_5 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_renamed_18 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_renamed_19 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_renamed_20 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_9__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_8__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_8__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_7__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_7__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_6__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_6__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_5__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_5__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_4__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_4__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_4__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<4>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_3__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_3__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_3__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<3>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_2__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_2__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_1__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_1__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_0__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_0__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_wr_renamed_21 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_wr")
              (viewRef view_1 (cellRef FDSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__work_state_3__OR_115_o1 "u_sdram_top/u_sdram_controller/u_sdram_data/work_state[3]_work_state[3]_OR_115_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___u_sdram_top/u_sdram_controller/u_sdram_data/work_state[3]_work_state[3]_OR_115_o1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__GND_15_o_equal_9_o_3_1 "u_sdram_top/u_sdram_controller/u_sdram_data/work_state[3]_GND_15_o_equal_9_o<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___u_sdram_top/u_sdram_controller/u_sdram_data/work_state[3]_work_state[3]_OR_115_o1") (owner "Xilinx"))
              (property INIT (string "0400") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_rst_n_inv1 "u_sdram_top/u_sdram_controller/u_sdram_data/rst_n_inv1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___u_sdram_top/u_sdram_controller/u_sdram_data/rst_n_inv1") (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_init_done_d1_wr_cnt_10__AND_2_o1 "u_sdram_test/init_done_d1_wr_cnt[10]_AND_2_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___u_sdram_test/init_done_d1_wr_cnt[10]_AND_2_o1") (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o2 "u_sdram_test/GND_6_o_wr_cnt[10]_AND_3_o2")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___u_sdram_test/init_done_d1_wr_cnt[10]_AND_2_o1") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT21 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT21") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT81 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT81") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT91 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT91")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT81") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT111 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT111")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT111") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT101 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT101")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT111") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31421 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT31421")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF88808888") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31611 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT31611")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT31611") (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_GND_12_o_GND_12_o_equal_60_o_3_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/GND_12_o_GND_12_o_equal_60_o<3>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___u_sdram_top/u_sdram_controller/u_sdram_ctrl/GND_12_o_GND_12_o_equal_60_o<3>1") (owner "Xilinx"))
              (property INIT (string "02000000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_3_11 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt_xor<3>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt_xor<3>11") (owner "Xilinx"))
              (property INIT (string "28888888") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_1_11 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt_xor<1>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt_xor<1>11") (owner "Xilinx"))
              (property INIT (string "28") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0222_inv1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0222_inv1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0222_inv1") (owner "Xilinx"))
              (property INIT (string "41") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_2_11 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt_xor<2>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt_xor<3>11") (owner "Xilinx"))
              (property INIT (string "2888") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11") (owner "Xilinx"))
              (property INIT (string "0400") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In211 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In211")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In211") (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o221 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o221")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_req_INV_144_o1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_req_INV_144_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0222_inv1") (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_0_11 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt_xor<0>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt_xor<1>11") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_SW0 "u_sdram_test/GND_6_o_wr_cnt[10]_AND_3_o1_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_renamed_22 "u_sdram_test/GND_6_o_wr_cnt[10]_AND_3_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3121_renamed_23 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3121")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3121") (owner "Xilinx"))
              (property INIT (string "A8AAFFFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT325 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT325")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3_SW0 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT3_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT3_SW0") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8AAA8A8AFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT21 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3121") (owner "Xilinx"))
              (property INIT (string "B9FF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT22 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT22")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT3_SW0") (owner "Xilinx"))
              (property INIT (string "9F1F") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT11 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT11") (owner "Xilinx"))
              (property INIT (string "9F") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_SW0 "u_sdram_top/u_sdram_controller/u_sdram_cmd/GND_13_o_GND_13_o_equal_4_o<9>1_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___u_sdram_top/u_sdram_controller/u_sdram_cmd/GND_13_o_GND_13_o_equal_4_o<9>1_SW0") (owner "Xilinx"))
              (property INIT (string "FF7F") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_renamed_24 "u_sdram_top/u_sdram_controller/u_sdram_cmd/GND_13_o_GND_13_o_equal_4_o<9>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000080000000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In1_renamed_25 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd3-In1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4405440444044404") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd3-In3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF88A8") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2-In4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEECCCCAAAA0888") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In1_renamed_26 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000100000101000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In2_renamed_27 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100000000000000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In3_renamed_28 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02020200") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In4_renamed_29 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0101010101010100") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In6 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In6")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF2A88") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0208<3>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000002") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In2_renamed_30 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1-In2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1-In2") (owner "Xilinx"))
              (property INIT (string "00000008") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In3_renamed_31 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1-In3")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1-In2") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1-In4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF8A80") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o1_renamed_32 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEC1BEC1EEC1AEC1") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o4_renamed_33 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000040000400440") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o5_renamed_34 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o5")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o5") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack1_renamed_35 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_ack1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00040000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack2_renamed_36 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_ack2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_ack3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFF0000FFFE") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_ack4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "40404000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o11 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us[14]_PWR_13_o_LessThan_13_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001FFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o12 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us[14]_PWR_13_o_LessThan_13_o12")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1101FFFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In21_renamed_37 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000080000000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In22_renamed_38 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In22")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In23 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In23")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000008") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In24 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In24")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D5919191C4809080") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1_SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh[10]_GND_12_o_LessThan_17_o_inv_inv1_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8880") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh[10]_GND_12_o_LessThan_17_o_inv_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001FFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0226_inv1_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_renamed_39 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0226_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000002") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1_SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd2-In1_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd2-In1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAFFFFFFFF8808") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_In2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd1-In2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEEEEE88A8AAAA") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_renamed_40 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh[10]_GND_12_o_LessThan_17_o_inv")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8888888888888880") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o23_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___u_sdram_top/u_sdram_controller/u_sdram_cmd/GND_13_o_GND_13_o_equal_4_o<9>1_SW0") (owner "Xilinx"))
              (property INIT (string "FFFF7FFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_renamed_41 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o23")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000080000000") (owner "Xilinx"))
            )
            (instance (rename rst_n_IBUF_renamed_42 "rst_n_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_ba_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_ba_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_addr_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_dqm_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_dqm_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_clk_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_cke_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_cs_n_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_ras_n_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_cas_n_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_we_n_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_9__rt_renamed_43 "u_sdram_test/Mcount_wr_cnt_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_8__rt_renamed_44 "u_sdram_test/Mcount_wr_cnt_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_7__rt_renamed_45 "u_sdram_test/Mcount_wr_cnt_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_6__rt_renamed_46 "u_sdram_test/Mcount_wr_cnt_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_5__rt_renamed_47 "u_sdram_test/Mcount_wr_cnt_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_4__rt_renamed_48 "u_sdram_test/Mcount_wr_cnt_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_3__rt_renamed_49 "u_sdram_test/Mcount_wr_cnt_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_2__rt_renamed_50 "u_sdram_test/Mcount_wr_cnt_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_cy_1__rt_renamed_51 "u_sdram_test/Mcount_wr_cnt_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_8__rt_renamed_52 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_7__rt_renamed_53 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_6__rt_renamed_54 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_5__rt_renamed_55 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_4__rt_renamed_56 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_3__rt_renamed_57 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_2__rt_renamed_58 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_1__rt_renamed_59 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_13__rt_renamed_60 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_12__rt_renamed_61 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_11__rt_renamed_62 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_10__rt_renamed_63 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_9__rt_renamed_64 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_8__rt_renamed_65 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_7__rt_renamed_66 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_6__rt_renamed_67 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_5__rt_renamed_68 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_4__rt_renamed_69 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_3__rt_renamed_70 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_2__rt_renamed_71 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_1__rt_renamed_72 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_xor_10__rt_renamed_73 "u_sdram_test/Mcount_wr_cnt_xor<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_9__rt_renamed_74 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_14__rt_renamed_75 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_rd_en_renamed_76 "u_sdram_test/rd_en")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9 "u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9 "u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_renamed_77 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_ref_req")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_91 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_91")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000440000004C") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_81 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000400040004000C") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_71 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000400040004000C") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_61 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000400040004000C") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_51 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000400040004000C") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_41 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000400040004000C") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_31 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000200020002000A") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_21 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000200020002000A") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_11 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000200020002000A") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_01 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_01")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000200020002000A") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_rstpot_renamed_78 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_ref_req_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF2AAA") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_5__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<5>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_6__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<6>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_7__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<7>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_34_o_9_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_34_o<9>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___u_sdram_top/u_sdram_controller/u_sdram_ctrl/GND_12_o_GND_12_o_equal_60_o<3>1") (owner "Xilinx"))
              (property INIT (string "02000000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_8__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<8>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "222222222222222A") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW0 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT12_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT12_SW0") (owner "Xilinx"))
              (property INIT (string "E7") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT12_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT12_SW0") (owner "Xilinx"))
              (property INIT (string "9ADD") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT13 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT13")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA8AA888FFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh[10]_GND_12_o_LessThan_17_o_inv_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_0__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<0>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2222222AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_1__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<1>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2222222AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_2__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<2>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2222222AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11_SW0") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In2_renamed_79 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd3-In2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5555551555555555") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11_SW0") (owner "Xilinx"))
              (property INIT (string "FFE7") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In1_renamed_80 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1-In1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAA8AAAAAA") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11_SW2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11_SW2") (owner "Xilinx"))
              (property INIT (string "FB") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o3_renamed_81 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0400000404005555") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11_SW3")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT11") (owner "Xilinx"))
              (property INIT (string "F7FF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o2_renamed_82 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000800000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o6_SW4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o6_SW4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11_SW2") (owner "Xilinx"))
              (property INIT (string "FFFFDDFB") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_9__ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "222222222222222A") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_rd_en_rstpot_renamed_83 "u_sdram_test/rd_en_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT21") (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9_rstpot_renamed_84 "u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_9_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A5AA2122A0AA2022") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9_rstpot_renamed_85 "u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_9_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A5AA2122A0AA2022") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT34")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0002FFFF2022") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT36")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0002FFFF2022") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT38")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0002FFFF2022") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT326")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0002FFFF2022") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT320")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0002FFFF2022") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_renamed_86 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT322")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0002FFFF2022") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT324")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0002FFFF2022") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123_SW0 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3123_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3123_SW0") (owner "Xilinx"))
              (property INIT (string "90") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3123")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0015FFFF5015") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327_SW0 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT327_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT327_SW0") (owner "Xilinx"))
              (property INIT (string "9C0C") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT327")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF5501FFFF5545") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3183 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3183")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0015FFFF5015") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3163 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3163")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0015FFFF5015") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_SW2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2-In3_SW2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_renamed_87 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2-In3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0FFFFFFB0FDBFBF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2-In2_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>11") (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_renamed_88 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2-In2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A2A2A3A2A2A2A2A2") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o8_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0008222A00080008") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4_SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAEA") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000F010F000F010") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_rst_n_rd_load_flag_OR_27_o1 "u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5DFF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_rdf_use_9__MUX_102_o11 "u_sdram_top/u_sdram_fifo_ctrl/Mmux_GND_8_o_rdf_use[9]_MUX_102_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000800000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_wr_length_9__MUX_101_o11 "u_sdram_top/u_sdram_fifo_ctrl/Mmux_GND_8_o_wr_length[9]_MUX_101_o11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT31611") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT12 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT12")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT12") (owner "Xilinx"))
              (property INIT (string "28") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT31 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT12") (owner "Xilinx"))
              (property INIT (string "28") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT41 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT41")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT41") (owner "Xilinx"))
              (property INIT (string "28") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT51 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT51")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT41") (owner "Xilinx"))
              (property INIT (string "28") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT61 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT61")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT61") (owner "Xilinx"))
              (property INIT (string "28") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT71 "u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT71")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___u_sdram_test/Mmux_GND_6_o_GND_6_o_mux_6_OUT61") (owner "Xilinx"))
              (property INIT (string "28") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3122 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3122")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFBFBFBFBFBFBFBF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT323 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT323")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFBFBFBFBFBFBFBF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3182 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3182")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFBFBFBFBFBFBFBF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3162_renamed_89 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3162")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFBFBFBFBFBFBFBF") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In5_renamed_90 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In5")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In211") (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0208<3>_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___u_sdram_top/u_sdram_controller/u_sdram_data/rst_n_inv1") (owner "Xilinx"))
              (property INIT (string "7F") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0229_inv1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0229_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000008") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34_SW1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT34_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "41F000F0") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36_SW1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT36_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "41F000F0") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38_SW1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT38_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "41F000F0") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326_SW1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT326_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "41F000F0") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320_SW1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT320_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o5") (owner "Xilinx"))
              (property INIT (string "41F000F0") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_SW1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT322_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3123_SW0") (owner "Xilinx"))
              (property INIT (string "41F000F0") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324_SW1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT324_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT327_SW0") (owner "Xilinx"))
              (property INIT (string "41F000F0") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1_SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o8_SW1_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAAAA8AA") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1_1_renamed_91 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_1_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o8_SW0")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_F "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o8_SW0_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2222222220000000") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_G "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o8_SW0_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000008") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0_rstpot_renamed_92 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_0_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0_rstpot_renamed_93 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_0_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1_rstpot_renamed_94 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1_rstpot_renamed_95 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2_rstpot_renamed_96 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_2_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2_rstpot_renamed_97 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_2_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3_rstpot_renamed_98 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_3_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3_rstpot_renamed_99 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_3_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4_rstpot_renamed_100 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_4_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4_rstpot_renamed_101 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_4_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5_rstpot_renamed_102 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_5_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5_rstpot_renamed_103 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_5_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6_rstpot_renamed_104 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_6_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6_rstpot_renamed_105 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_6_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7_rstpot_renamed_106 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_7_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7_rstpot_renamed_107 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_7_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8_rstpot_renamed_108 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_8_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8_rstpot_renamed_109 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_8_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9_rstpot_renamed_110 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_9_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9_rstpot_renamed_111 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_9_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_10")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10_rstpot_renamed_112 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_10_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10_rstpot_renamed_113 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_10_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_11")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11_rstpot_renamed_114 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_11_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11_rstpot_renamed_115 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_11_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_12")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12_rstpot_renamed_116 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_12_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12_rstpot_renamed_117 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_12_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_13")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13_rstpot_renamed_118 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_13_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13_rstpot_renamed_119 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_13_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_14")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14_rstpot_renamed_120 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_14_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14_rstpot_renamed_121 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_14_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_15")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15_rstpot_renamed_122 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_15_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15_rstpot_renamed_123 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_15_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename u_sdram_test_Mcount_wr_cnt_lut_0__INV_0 "u_sdram_test/Mcount_wr_cnt_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_rd_addr_23__GND_8_o_add_9_OUT_lut_9__INV_0 "u_sdram_top/u_sdram_fifo_ctrl/Madd_sdram_rd_addr[23]_GND_8_o_add_9_OUT_lut<9>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_wr_addr_23__GND_8_o_add_2_OUT_lut_9__INV_0 "u_sdram_top/u_sdram_fifo_ctrl/Madd_sdram_wr_addr[23]_GND_8_o_add_2_OUT_lut<9>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_lut_0__INV_0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_lut_0__INV_0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rst_n_INV_1_o1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_out_en_inv1_INV_0 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_15_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_15")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_14_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_14")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_13_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_13")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_12_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_12")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_11_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_11")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_10_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_10")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_9_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_8_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_7_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_6_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_5_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_4_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_3_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_2_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_1_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sdram_data_0_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0 "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_1_renamed_124 "u_sdram_top/u_sdram_fifo_ctrl/read_valid_r1_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo "u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo")
              (viewRef view_1 (cellRef wrfifo (libraryRef top_lib)))
              (property BUS_INFO (string "16:INPUT:din<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:dout<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "10:OUTPUT:rd_data_count<9:0>") (owner "Xilinx"))
            )
            (instance (rename u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo "u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo")
              (viewRef view_1 (cellRef rdfifo (libraryRef top_lib)))
              (property BUS_INFO (string "16:INPUT:din<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:dout<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "10:OUTPUT:wr_data_count<9:0>") (owner "Xilinx"))
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef u_pll_clk_clkin1_buf))
              )
            )
            (net rst_n_IBUF
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_rst_n_inv1))
                (portRef O (instanceRef rst_n_IBUF_renamed_42))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rst_n_rd_load_flag_OR_27_o1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0229_inv1))
                (portRef I (instanceRef rst_n_INV_1_o1_INV_0))
              )
            )
            (net clk_50m
              (joined
                (portRef O (instanceRef u_pll_clk_clkout1_buf))
                (portRef CLKFB (instanceRef u_pll_clk_dcm_sp_inst))
                (portRef C (instanceRef u_sdram_test_wr_en_renamed_3))
                (portRef C (instanceRef u_sdram_test_init_done_d0_renamed_2))
                (portRef C (instanceRef u_sdram_test_init_done_d1_renamed_1))
                (portRef C (instanceRef u_sdram_test_wr_data_0))
                (portRef C (instanceRef u_sdram_test_wr_data_1))
                (portRef C (instanceRef u_sdram_test_wr_data_2))
                (portRef C (instanceRef u_sdram_test_wr_data_3))
                (portRef C (instanceRef u_sdram_test_wr_data_4))
                (portRef C (instanceRef u_sdram_test_wr_data_5))
                (portRef C (instanceRef u_sdram_test_wr_data_6))
                (portRef C (instanceRef u_sdram_test_wr_data_7))
                (portRef C (instanceRef u_sdram_test_wr_data_8))
                (portRef C (instanceRef u_sdram_test_wr_data_9))
                (portRef C (instanceRef u_sdram_test_wr_data_10))
                (portRef C (instanceRef u_sdram_test_wr_cnt_0))
                (portRef C (instanceRef u_sdram_test_wr_cnt_1))
                (portRef C (instanceRef u_sdram_test_wr_cnt_2))
                (portRef C (instanceRef u_sdram_test_wr_cnt_3))
                (portRef C (instanceRef u_sdram_test_wr_cnt_4))
                (portRef C (instanceRef u_sdram_test_wr_cnt_5))
                (portRef C (instanceRef u_sdram_test_wr_cnt_6))
                (portRef C (instanceRef u_sdram_test_wr_cnt_7))
                (portRef C (instanceRef u_sdram_test_wr_cnt_8))
                (portRef C (instanceRef u_sdram_test_wr_cnt_9))
                (portRef C (instanceRef u_sdram_test_wr_cnt_10))
                (portRef C (instanceRef u_sdram_test_rd_en_renamed_76))
                (portRef wr_clk (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
                (portRef rd_clk (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net clk_100m
              (joined
                (portRef O (instanceRef u_pll_clk_clkout2_buf))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_out_en_renamed_0))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r1_renamed_13))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_load_r1_renamed_12))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_renamed_11))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r1_renamed_10))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r2_renamed_9))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r2_renamed_8))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_load_r2_renamed_7))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r2_renamed_6))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_req_renamed_5))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_req_renamed_4))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_0))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_1))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_2))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_3))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_0))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_2))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_4))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_5))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_6))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_7))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_8))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_9))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_10))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_11))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_12))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_wr_renamed_21))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_renamed_20))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_renamed_19))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_renamed_18))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_0))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_2))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_3))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_4))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_5))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_6))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_7))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_8))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_0))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_1))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_2))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_3))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_4))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_5))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_6))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_7))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_8))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_9))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_renamed_17))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_renamed_16))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_renamed_15))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_renamed_14))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_0))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_1))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_2))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_3))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_0))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_1))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_2))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_3))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_4))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_5))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_6))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_7))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_8))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_9))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_10))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_11))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_12))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_13))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_renamed_77))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1_1_renamed_91))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1))
                (portRef C (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0))
                (portRef C (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_1_renamed_124))
                (portRef rd_clk (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
                (portRef wr_clk (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net locked
              (joined
                (portRef LOCKED (instanceRef u_pll_clk_dcm_sp_inst))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_rst_n_inv1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rst_n_rd_load_flag_OR_27_o1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__SW0))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0229_inv1))
              )
            )
            (net rst_n_INV_1_o
              (joined
                (portRef RST (instanceRef u_pll_clk_dcm_sp_inst))
                (portRef O (instanceRef rst_n_INV_1_o1_INV_0))
              )
            )
            (net (rename u_sdram_test_wr_data_10_ "u_sdram_test/wr_data<10>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_10))
                (portRef (member din 5) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_data_9_ "u_sdram_test/wr_data<9>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_9))
                (portRef (member din 6) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_data_8_ "u_sdram_test/wr_data<8>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_8))
                (portRef (member din 7) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_data_7_ "u_sdram_test/wr_data<7>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_7))
                (portRef (member din 8) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_data_6_ "u_sdram_test/wr_data<6>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_6))
                (portRef (member din 9) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_data_5_ "u_sdram_test/wr_data<5>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_5))
                (portRef (member din 10) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_data_4_ "u_sdram_test/wr_data<4>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_4))
                (portRef (member din 11) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_data_3_ "u_sdram_test/wr_data<3>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_3))
                (portRef (member din 12) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_data_2_ "u_sdram_test/wr_data<2>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_2))
                (portRef (member din 13) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_data_1_ "u_sdram_test/wr_data<1>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_1))
                (portRef (member din 14) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_data_0_ "u_sdram_test/wr_data<0>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_data_0))
                (portRef (member din 15) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_wr_en "u_sdram_test/wr_en")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_en_renamed_3))
                (portRef wr_en (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_test_rd_en "u_sdram_test/rd_en")
              (joined
                (portRef Q (instanceRef u_sdram_test_rd_en_renamed_76))
                (portRef I2 (instanceRef u_sdram_test_rd_en_rstpot_renamed_83))
                (portRef rd_en (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_12__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<12>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_12))
                (portRef I (instanceRef sdram_ba_1_OBUF))
                (portRef I (instanceRef sdram_ba_0_OBUF))
                (portRef I (instanceRef sdram_addr_12_OBUF))
                (portRef I (instanceRef sdram_addr_3_OBUF))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38_SW1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_11__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<11>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_11))
                (portRef I (instanceRef sdram_addr_11_OBUF))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36_SW1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_10__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<10>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_10))
                (portRef I (instanceRef sdram_addr_10_OBUF))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34_SW1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_9__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<9>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_9))
                (portRef I (instanceRef sdram_addr_9_OBUF))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326_SW1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_8__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<8>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_8))
                (portRef I (instanceRef sdram_addr_8_OBUF))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324_SW1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_7__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<7>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_7))
                (portRef I (instanceRef sdram_addr_7_OBUF))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_SW1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_6__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<6>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_6))
                (portRef I (instanceRef sdram_addr_6_OBUF))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320_SW1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_4__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<4>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_4))
                (portRef I (instanceRef sdram_addr_4_OBUF))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3162_renamed_89))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_2__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<2>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_2))
                (portRef I (instanceRef sdram_addr_2_OBUF))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3122))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_5__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<5>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_5))
                (portRef I (instanceRef sdram_addr_5_OBUF))
                (portRef I (instanceRef sdram_addr_1_OBUF))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3182))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_0__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<0>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_0))
                (portRef I (instanceRef sdram_addr_0_OBUF))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT323))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_0__))
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_renamed_11))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_0__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_0__))
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_1_renamed_124))
              )
            )
            (net (rename sdram_data_15_ "sdram_data<15>")
              (joined
                (portRef (member sdram_data 0))
                (portRef IO (instanceRef sdram_data_15_IOBUF))
              )
            )
            (net (rename sdram_data_14_ "sdram_data<14>")
              (joined
                (portRef (member sdram_data 1))
                (portRef IO (instanceRef sdram_data_14_IOBUF))
              )
            )
            (net (rename sdram_data_13_ "sdram_data<13>")
              (joined
                (portRef (member sdram_data 2))
                (portRef IO (instanceRef sdram_data_13_IOBUF))
              )
            )
            (net (rename sdram_data_12_ "sdram_data<12>")
              (joined
                (portRef (member sdram_data 3))
                (portRef IO (instanceRef sdram_data_12_IOBUF))
              )
            )
            (net (rename sdram_data_11_ "sdram_data<11>")
              (joined
                (portRef (member sdram_data 4))
                (portRef IO (instanceRef sdram_data_11_IOBUF))
              )
            )
            (net (rename sdram_data_10_ "sdram_data<10>")
              (joined
                (portRef (member sdram_data 5))
                (portRef IO (instanceRef sdram_data_10_IOBUF))
              )
            )
            (net (rename sdram_data_9_ "sdram_data<9>")
              (joined
                (portRef (member sdram_data 6))
                (portRef IO (instanceRef sdram_data_9_IOBUF))
              )
            )
            (net (rename sdram_data_8_ "sdram_data<8>")
              (joined
                (portRef (member sdram_data 7))
                (portRef IO (instanceRef sdram_data_8_IOBUF))
              )
            )
            (net (rename sdram_data_7_ "sdram_data<7>")
              (joined
                (portRef (member sdram_data 8))
                (portRef IO (instanceRef sdram_data_7_IOBUF))
              )
            )
            (net (rename sdram_data_6_ "sdram_data<6>")
              (joined
                (portRef (member sdram_data 9))
                (portRef IO (instanceRef sdram_data_6_IOBUF))
              )
            )
            (net (rename sdram_data_5_ "sdram_data<5>")
              (joined
                (portRef (member sdram_data 10))
                (portRef IO (instanceRef sdram_data_5_IOBUF))
              )
            )
            (net (rename sdram_data_4_ "sdram_data<4>")
              (joined
                (portRef (member sdram_data 11))
                (portRef IO (instanceRef sdram_data_4_IOBUF))
              )
            )
            (net (rename sdram_data_3_ "sdram_data<3>")
              (joined
                (portRef (member sdram_data 12))
                (portRef IO (instanceRef sdram_data_3_IOBUF))
              )
            )
            (net (rename sdram_data_2_ "sdram_data<2>")
              (joined
                (portRef (member sdram_data 13))
                (portRef IO (instanceRef sdram_data_2_IOBUF))
              )
            )
            (net (rename sdram_data_1_ "sdram_data<1>")
              (joined
                (portRef (member sdram_data 14))
                (portRef IO (instanceRef sdram_data_1_IOBUF))
              )
            )
            (net (rename sdram_data_0_ "sdram_data<0>")
              (joined
                (portRef (member sdram_data 15))
                (portRef IO (instanceRef sdram_data_0_IOBUF))
              )
            )
            (net sdram_init_done
              (joined
                (portRef D (instanceRef u_sdram_test_init_done_d0_renamed_2))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In211))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In1_renamed_25))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In2_renamed_30))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_91))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_81))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_71))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_61))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_51))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_41))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_31))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_21))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_01))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1 "u_sdram_top/u_sdram_fifo_ctrl/read_valid_r1")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_renamed_11))
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r2_renamed_6))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_3_ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r<3>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_3))
                (portRef I (instanceRef sdram_cs_n_OBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_2_ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r<2>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_2))
                (portRef I (instanceRef sdram_ras_n_OBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_1_ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r<1>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_1))
                (portRef I (instanceRef sdram_cas_n_OBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_0_ "u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r<0>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_0))
                (portRef I (instanceRef sdram_we_n_OBUF))
              )
            )
            (net (rename u_pll_clk_clk2x "u_pll_clk/clk2x")
              (joined
                (portRef I (instanceRef u_pll_clk_clkout3_buf))
                (portRef I (instanceRef u_pll_clk_clkout2_buf))
                (portRef CLK2X (instanceRef u_pll_clk_dcm_sp_inst))
              )
            )
            (net (rename u_pll_clk_clk0 "u_pll_clk/clk0")
              (joined
                (portRef I (instanceRef u_pll_clk_clkout1_buf))
                (portRef CLK0 (instanceRef u_pll_clk_dcm_sp_inst))
              )
            )
            (net (rename u_pll_clk_clkin1 "u_pll_clk/clkin1")
              (joined
                (portRef CLKIN (instanceRef u_pll_clk_dcm_sp_inst))
                (portRef O (instanceRef u_pll_clk_clkin1_buf))
              )
            )
            (net (rename u_sdram_top_sdram_rd_ack "u_sdram_top/sdram_rd_ack")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r1_renamed_13))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack4))
                (portRef wr_en (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_sdram_wr_ack "u_sdram_top/sdram_wr_ack")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r1_renamed_10))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4))
                (portRef rd_en (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<0>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0_rstpot_renamed_92))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0))
                (portRef (member din 15) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<1>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1_rstpot_renamed_94))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1))
                (portRef (member din 14) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<2>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2_rstpot_renamed_96))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2))
                (portRef (member din 13) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<3>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3_rstpot_renamed_98))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3))
                (portRef (member din 12) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<4>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4_rstpot_renamed_100))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4))
                (portRef (member din 11) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<5>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5_rstpot_renamed_102))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5))
                (portRef (member din 10) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<6>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6_rstpot_renamed_104))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6))
                (portRef (member din 9) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<7>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7_rstpot_renamed_106))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7))
                (portRef (member din 8) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<8>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8_rstpot_renamed_108))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8))
                (portRef (member din 7) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<9>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9_rstpot_renamed_110))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9))
                (portRef (member din 6) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<10>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10_rstpot_renamed_112))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10))
                (portRef (member din 5) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<11>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11_rstpot_renamed_114))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11))
                (portRef (member din 4) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<12>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12_rstpot_renamed_116))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12))
                (portRef (member din 3) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<13>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13_rstpot_renamed_118))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13))
                (portRef (member din 2) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<14>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14_rstpot_renamed_120))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14))
                (portRef (member din 1) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r<15>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15_rstpot_renamed_122))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15))
                (portRef (member din 0) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_req "u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_req_renamed_4))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In4_renamed_29))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_req "u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_req")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_req_renamed_5))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_req_INV_144_o1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In4_renamed_29))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9_ "u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr<9>")
              (joined
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT325))
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9_rstpot_renamed_84))
                (portRef I (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_rd_addr_23__GND_8_o_add_9_OUT_lut_9__INV_0))
              )
            )
            (net (rename u_sdram_top_sdram_rd_addr_10_ "u_sdram_top/sdram_rd_addr<10>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DSSEN (instanceRef u_pll_clk_dcm_sp_inst))
                (portRef PSCLK (instanceRef u_pll_clk_dcm_sp_inst))
                (portRef PSEN (instanceRef u_pll_clk_dcm_sp_inst))
                (portRef PSINCDEC (instanceRef u_pll_clk_dcm_sp_inst))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_0__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_0__))
                (portRef DI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_1__))
                (portRef DI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_2__))
                (portRef DI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_3__))
                (portRef DI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_4__))
                (portRef DI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_5__))
                (portRef DI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_6__))
                (portRef DI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_7__))
                (portRef DI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_8__))
                (portRef DI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_9__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_wr_addr_23__GND_8_o_add_2_OUT_xor_9__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_rd_addr_23__GND_8_o_add_9_OUT_xor_9__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_3))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_0__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_1__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_2__))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_3__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_3__))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_4__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_4__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_5__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_6__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_7__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_8__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_0__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_0__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_1__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_2__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_3__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_4__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_5__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_6__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_7__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_8__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_9__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_10__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_11__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_12__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_13__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_0__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_0__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_1__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_2__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_3__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_4__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_5__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_6__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_7__))
                (portRef DI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_8__))
                (portRef I (instanceRef sdram_dqm_1_OBUF))
                (portRef I (instanceRef sdram_dqm_0_OBUF))
                (portRef I (instanceRef sdram_clk_OBUF))
                (portRef (member din 0) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
                (portRef (member din 1) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
                (portRef (member din 2) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
                (portRef (member din 3) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
                (portRef (member din 4) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_0_ "u_sdram_top/sdram_din<0>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0_rstpot_renamed_93))
                (portRef (member dout 15) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_1_ "u_sdram_top/sdram_din<1>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1_rstpot_renamed_95))
                (portRef (member dout 14) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_2_ "u_sdram_top/sdram_din<2>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2_rstpot_renamed_97))
                (portRef (member dout 13) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_3_ "u_sdram_top/sdram_din<3>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3_rstpot_renamed_99))
                (portRef (member dout 12) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_4_ "u_sdram_top/sdram_din<4>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4_rstpot_renamed_101))
                (portRef (member dout 11) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_5_ "u_sdram_top/sdram_din<5>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5_rstpot_renamed_103))
                (portRef (member dout 10) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_6_ "u_sdram_top/sdram_din<6>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6_rstpot_renamed_105))
                (portRef (member dout 9) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_7_ "u_sdram_top/sdram_din<7>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7_rstpot_renamed_107))
                (portRef (member dout 8) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_8_ "u_sdram_top/sdram_din<8>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8_rstpot_renamed_109))
                (portRef (member dout 7) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_9_ "u_sdram_top/sdram_din<9>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9_rstpot_renamed_111))
                (portRef (member dout 6) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_10_ "u_sdram_top/sdram_din<10>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10_rstpot_renamed_113))
                (portRef (member dout 5) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_11_ "u_sdram_top/sdram_din<11>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11_rstpot_renamed_115))
                (portRef (member dout 4) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_12_ "u_sdram_top/sdram_din<12>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12_rstpot_renamed_117))
                (portRef (member dout 3) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_13_ "u_sdram_top/sdram_din<13>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13_rstpot_renamed_119))
                (portRef (member dout 2) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_14_ "u_sdram_top/sdram_din<14>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14_rstpot_renamed_121))
                (portRef (member dout 1) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_sdram_din_15_ "u_sdram_top/sdram_din<15>")
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15_rstpot_renamed_123))
                (portRef (member dout 0) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9_ "u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr<9>")
              (joined
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT325))
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9_rstpot_renamed_85))
                (portRef I (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_wr_addr_23__GND_8_o_add_2_OUT_lut_9__INV_0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_wr "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_wr")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_wr_renamed_21))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT325))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In2_renamed_27))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<0>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_GND_12_o_GND_12_o_equal_60_o_3_1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_renamed_24))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In1_renamed_26))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In2_renamed_27))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_renamed_41))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_34_o_9_1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In2_renamed_79))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In1_renamed_80))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW2))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o2_renamed_82))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o6_SW4))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_SW2))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_renamed_88))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1_SW0))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0))
                (portRef I (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_lut_0__INV_0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack1_renamed_35))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack2_renamed_36))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<1>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_GND_12_o_GND_12_o_equal_60_o_3_1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In1_renamed_26))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In2_renamed_27))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o4_renamed_33))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o5_renamed_34))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack1_renamed_35))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In24))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_renamed_41))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_1__rt_renamed_59))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_34_o_9_1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In2_renamed_79))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o3_renamed_81))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o2_renamed_82))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_SW2))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_renamed_88))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327_SW0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4_SW0))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34_SW1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36_SW1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38_SW1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326_SW1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320_SW1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_SW1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324_SW1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_2_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<2>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_2))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_GND_12_o_GND_12_o_equal_60_o_3_1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_renamed_24))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In3_renamed_28))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o4_renamed_33))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack1_renamed_35))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack2_renamed_36))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_renamed_41))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_2__rt_renamed_58))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_34_o_9_1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In2_renamed_79))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In1_renamed_80))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW2))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o2_renamed_82))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o6_SW4))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_SW0))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4_SW0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1_SW0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_F))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_G))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_renamed_87))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_3_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<3>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_3))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o221))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_renamed_24))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack3))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_renamed_41))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_3__rt_renamed_57))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack2_renamed_36))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_4_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<4>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_4))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o221))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack2_renamed_36))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack3))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_4__rt_renamed_56))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_5_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<5>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_5))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o221))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_SW0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack3))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack3))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_5__rt_renamed_55))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_6_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<6>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_6))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o221))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack3))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_6__rt_renamed_54))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_SW0))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack3))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_7_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<7>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_7))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o221))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_renamed_24))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack3))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_renamed_41))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_7__rt_renamed_53))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack3))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_8_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<8>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_8))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o221))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_renamed_24))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack3))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_8__rt_renamed_52))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack3))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk<9>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_GND_12_o_GND_12_o_equal_60_o_3_1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In3_renamed_28))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack1_renamed_35))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_9__rt_renamed_74))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_34_o_9_1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW0))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW2))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW3))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o6_SW4))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_SW0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_F))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_G))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_SW0))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack3))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_renamed_87))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4_SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_renamed_17))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__GND_15_o_equal_9_o_3_1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31421))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3121_renamed_23))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT21))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In1_renamed_25))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In1_renamed_26))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In2_renamed_27))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In4_renamed_29))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In6))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In2_renamed_30))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In3_renamed_31))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o4_renamed_33))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack4))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_rstpot_renamed_78))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW0))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In2_renamed_79))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In1_renamed_80))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_renamed_87))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_renamed_88))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3122))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT323))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3182))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3162_renamed_89))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0229_inv1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In4))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o1_renamed_32))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_renamed_86))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327_SW0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3183))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3163))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34_SW1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36_SW1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38_SW1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326_SW1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320_SW1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_SW1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324_SW1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd3")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_renamed_16))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__work_state_3__OR_115_o1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__GND_15_o_equal_9_o_3_1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31421))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3121_renamed_23))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT325))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT21))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In1_renamed_25))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In3))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In1_renamed_26))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In2_renamed_27))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In4_renamed_29))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In6))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In2_renamed_30))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In4))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o1_renamed_32))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o4_renamed_33))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o5_renamed_34))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack4))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_rstpot_renamed_78))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123_SW0))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_renamed_87))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0229_inv1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34_SW1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36_SW1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38_SW1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326_SW1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320_SW1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_SW1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324_SW1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In4))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327_SW0))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3183))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3163))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_renamed_15))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__work_state_3__OR_115_o1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__GND_15_o_equal_9_o_3_1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31421))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3121_renamed_23))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT325))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT21))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In1_renamed_25))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In3))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In1_renamed_26))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In4_renamed_29))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In6))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In2_renamed_30))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In3_renamed_31))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o4_renamed_33))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack4))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o2_renamed_82))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o6_SW4))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_renamed_86))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_renamed_88))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3122))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT323))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3182))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3162_renamed_89))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0229_inv1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1_SW0))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_G))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In4))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o1_renamed_32))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3183))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3163))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_renamed_14))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__work_state_3__OR_115_o1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__GND_15_o_equal_9_o_3_1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31421))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3121_renamed_23))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT21))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT11))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In1_renamed_25))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In1_renamed_26))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In2_renamed_27))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o4_renamed_33))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_rstpot_renamed_78))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW0))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In1_renamed_80))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW3))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o6_SW4))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_renamed_86))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3183))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3163))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_renamed_88))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In5_renamed_90))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0229_inv1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1_SW0))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_F))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_G))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o1_renamed_32))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_renamed_87))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_renamed_20))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31611))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0222_inv1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In211))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_req_INV_144_o1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT22))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In24))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_In2))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT13))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o3_renamed_81))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_rdf_use_9__MUX_102_o11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_wr_length_9__MUX_101_o11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3122))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT323))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3182))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3162_renamed_89))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In5_renamed_90))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd2")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_renamed_19))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31421))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_3_11))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_1_11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0222_inv1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_2_11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In211))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_req_INV_144_o1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_0_11))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3121_renamed_23))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT22))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In21_renamed_37))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In24))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_In2))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT13))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o3_renamed_81))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW3))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_renamed_86))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_rdf_use_9__MUX_102_o11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_wr_length_9__MUX_101_o11))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In5_renamed_90))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd1")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_renamed_18))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31611))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0222_inv1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In211))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_req_INV_144_o1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3_SW0))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT22))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In24))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_In2))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o3_renamed_81))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW3))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_rdf_use_9__MUX_102_o11))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_wr_length_9__MUX_101_o11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3122))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT323))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3182))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3162_renamed_89))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In5_renamed_90))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_out_en_inv "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en_inv")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_out_en_inv1_INV_0))
                (portRef T (instanceRef sdram_data_15_IOBUF))
                (portRef T (instanceRef sdram_data_14_IOBUF))
                (portRef T (instanceRef sdram_data_13_IOBUF))
                (portRef T (instanceRef sdram_data_12_IOBUF))
                (portRef T (instanceRef sdram_data_11_IOBUF))
                (portRef T (instanceRef sdram_data_10_IOBUF))
                (portRef T (instanceRef sdram_data_9_IOBUF))
                (portRef T (instanceRef sdram_data_8_IOBUF))
                (portRef T (instanceRef sdram_data_7_IOBUF))
                (portRef T (instanceRef sdram_data_6_IOBUF))
                (portRef T (instanceRef sdram_data_5_IOBUF))
                (portRef T (instanceRef sdram_data_4_IOBUF))
                (portRef T (instanceRef sdram_data_3_IOBUF))
                (portRef T (instanceRef sdram_data_2_IOBUF))
                (portRef T (instanceRef sdram_data_1_IOBUF))
                (portRef T (instanceRef sdram_data_0_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__work_state_3__OR_115_o "u_sdram_top/u_sdram_controller/u_sdram_data/work_state[3]_work_state[3]_OR_115_o")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_out_en_renamed_0))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__work_state_3__OR_115_o1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0_rstpot_renamed_93))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1_rstpot_renamed_95))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2_rstpot_renamed_97))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3_rstpot_renamed_99))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4_rstpot_renamed_101))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5_rstpot_renamed_103))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6_rstpot_renamed_105))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7_rstpot_renamed_107))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8_rstpot_renamed_109))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9_rstpot_renamed_111))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10_rstpot_renamed_113))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11_rstpot_renamed_115))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12_rstpot_renamed_117))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13_rstpot_renamed_119))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14_rstpot_renamed_121))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15_rstpot_renamed_123))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__GND_15_o_equal_9_o "u_sdram_top/u_sdram_controller/u_sdram_data/work_state[3]_GND_15_o_equal_9_o")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_work_state_3__GND_15_o_equal_9_o_3_1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0_rstpot_renamed_92))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1_rstpot_renamed_94))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2_rstpot_renamed_96))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3_rstpot_renamed_98))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4_rstpot_renamed_100))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5_rstpot_renamed_102))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6_rstpot_renamed_104))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7_rstpot_renamed_106))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8_rstpot_renamed_108))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9_rstpot_renamed_110))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10_rstpot_renamed_112))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11_rstpot_renamed_114))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12_rstpot_renamed_116))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13_rstpot_renamed_118))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14_rstpot_renamed_120))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15_rstpot_renamed_122))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_out_en "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_out_en_renamed_0))
                (portRef I (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_out_en_inv1_INV_0))
              )
            )
            (net (rename u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1 "u_sdram_test/GND_6_o_wr_cnt[10]_AND_3_o1")
              (joined
                (portRef I1 (instanceRef u_sdram_test_init_done_d1_wr_cnt_10__AND_2_o1))
                (portRef I0 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o2))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT21))
                (portRef O (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_renamed_22))
                (portRef I0 (instanceRef u_sdram_test_rd_en_rstpot_renamed_83))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT12))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT31))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT41))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT51))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT61))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT71))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_9_ "u_sdram_test/Mcount_wr_cnt_cy<9>")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_9__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_10__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_8_ "u_sdram_test/Mcount_wr_cnt_cy<8>")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_8__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_9__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_9__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_7_ "u_sdram_test/Mcount_wr_cnt_cy<7>")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_7__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_8__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_8__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_6_ "u_sdram_test/Mcount_wr_cnt_cy<6>")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_6__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_7__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_7__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_5_ "u_sdram_test/Mcount_wr_cnt_cy<5>")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_5__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_6__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_6__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_4_ "u_sdram_test/Mcount_wr_cnt_cy<4>")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_4__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_5__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_5__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_3_ "u_sdram_test/Mcount_wr_cnt_cy<3>")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_3__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_4__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_4__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_2_ "u_sdram_test/Mcount_wr_cnt_cy<2>")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_2__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_3__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_3__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_1_ "u_sdram_test/Mcount_wr_cnt_cy<1>")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_1__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_2__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_2__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_0_ "u_sdram_test/Mcount_wr_cnt_cy<0>")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_0__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_cy_1__))
                (portRef CI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_1__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_lut_0_ "u_sdram_test/Mcount_wr_cnt_lut<0>")
              (joined
                (portRef S (instanceRef u_sdram_test_Mcount_wr_cnt_cy_0__))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_0__))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_lut_0__INV_0))
              )
            )
            (net (rename u_sdram_test_Result_10_ "u_sdram_test/Result<10>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_10))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_10__))
              )
            )
            (net (rename u_sdram_test_Result_9_ "u_sdram_test/Result<9>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_9))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_9__))
              )
            )
            (net (rename u_sdram_test_Result_8_ "u_sdram_test/Result<8>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_8))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_8__))
              )
            )
            (net (rename u_sdram_test_Result_7_ "u_sdram_test/Result<7>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_7))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_7__))
              )
            )
            (net (rename u_sdram_test_Result_6_ "u_sdram_test/Result<6>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_6))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_6__))
              )
            )
            (net (rename u_sdram_test_Result_5_ "u_sdram_test/Result<5>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_5))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_5__))
              )
            )
            (net (rename u_sdram_test_Result_4_ "u_sdram_test/Result<4>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_4))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_4__))
              )
            )
            (net (rename u_sdram_test_Result_3_ "u_sdram_test/Result<3>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_3))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_3__))
              )
            )
            (net (rename u_sdram_test_Result_2_ "u_sdram_test/Result<2>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_2))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_2__))
              )
            )
            (net (rename u_sdram_test_Result_1_ "u_sdram_test/Result<1>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_1))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_1__))
              )
            )
            (net (rename u_sdram_test_Result_0_ "u_sdram_test/Result<0>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_cnt_0))
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_0__))
              )
            )
            (net (rename u_sdram_test_rst_n_inv "u_sdram_test/rst_n_inv")
              (joined
                (portRef CLR (instanceRef u_sdram_test_wr_en_renamed_3))
                (portRef CLR (instanceRef u_sdram_test_wr_data_0))
                (portRef CLR (instanceRef u_sdram_test_wr_data_1))
                (portRef CLR (instanceRef u_sdram_test_wr_data_2))
                (portRef CLR (instanceRef u_sdram_test_wr_data_3))
                (portRef CLR (instanceRef u_sdram_test_wr_data_4))
                (portRef CLR (instanceRef u_sdram_test_wr_data_5))
                (portRef CLR (instanceRef u_sdram_test_wr_data_6))
                (portRef CLR (instanceRef u_sdram_test_wr_data_7))
                (portRef CLR (instanceRef u_sdram_test_wr_data_8))
                (portRef CLR (instanceRef u_sdram_test_wr_data_9))
                (portRef CLR (instanceRef u_sdram_test_wr_data_10))
                (portRef CLR (instanceRef u_sdram_test_init_done_d1_renamed_1))
                (portRef CLR (instanceRef u_sdram_test_init_done_d0_renamed_2))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_0))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_1))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_2))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_3))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_4))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_5))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_6))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_7))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_8))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_9))
                (portRef CLR (instanceRef u_sdram_test_wr_cnt_10))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r1_renamed_13))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r2_renamed_6))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_load_r2_renamed_7))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r2_renamed_8))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r2_renamed_9))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r1_renamed_10))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_renamed_11))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_req_renamed_4))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_req_renamed_5))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_load_r1_renamed_12))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_0))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_1))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_2))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_3))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_0))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_2))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_4))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_5))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_6))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_7))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_8))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_9))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_10))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_11))
                (portRef PRE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_12))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_renamed_16))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_renamed_17))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_renamed_18))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_renamed_19))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_renamed_20))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_0))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_1))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_2))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_3))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_0))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_1))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_2))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_3))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_4))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_5))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_6))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_7))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_8))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_9))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_10))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_11))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_12))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_13))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_0))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_1))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_2))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_3))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_4))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_5))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_6))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_7))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_8))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_9))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_renamed_14))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_renamed_15))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_0))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_2))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_3))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_4))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_5))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_6))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_7))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_8))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9))
                (portRef CLR (instanceRef u_sdram_test_rd_en_renamed_76))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_renamed_77))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_out_en_renamed_0))
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_load_r1_renamed_12))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_rst_n_inv1))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1_1_renamed_91))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0))
                (portRef CLR (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_1_renamed_124))
              )
            )
            (net (rename u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o "u_sdram_test/GND_6_o_wr_cnt[10]_AND_3_o")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_en_renamed_3))
                (portRef O (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o2))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_0_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<0>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_0))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT12))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_1_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<1>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_1))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT31))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_2_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<2>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_2))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT41))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_3_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<3>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_3))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT51))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_4_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<4>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_4))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT61))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_5_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<5>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_5))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT71))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_6_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<6>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_6))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT81))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_7_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<7>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_7))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT91))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_8_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<8>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_8))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT101))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_9_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<9>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_9))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT111))
              )
            )
            (net (rename u_sdram_test_GND_6_o_GND_6_o_mux_6_OUT_10_ "u_sdram_test/GND_6_o_GND_6_o_mux_6_OUT<10>")
              (joined
                (portRef D (instanceRef u_sdram_test_wr_data_10))
                (portRef O (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT21))
              )
            )
            (net (rename u_sdram_test_init_done_d1_wr_cnt_10__AND_2_o "u_sdram_test/init_done_d1_wr_cnt[10]_AND_2_o")
              (joined
                (portRef CE (instanceRef u_sdram_test_wr_cnt_0))
                (portRef CE (instanceRef u_sdram_test_wr_cnt_1))
                (portRef CE (instanceRef u_sdram_test_wr_cnt_2))
                (portRef CE (instanceRef u_sdram_test_wr_cnt_3))
                (portRef CE (instanceRef u_sdram_test_wr_cnt_4))
                (portRef CE (instanceRef u_sdram_test_wr_cnt_5))
                (portRef CE (instanceRef u_sdram_test_wr_cnt_6))
                (portRef CE (instanceRef u_sdram_test_wr_cnt_7))
                (portRef CE (instanceRef u_sdram_test_wr_cnt_8))
                (portRef CE (instanceRef u_sdram_test_wr_cnt_9))
                (portRef CE (instanceRef u_sdram_test_wr_cnt_10))
                (portRef O (instanceRef u_sdram_test_init_done_d1_wr_cnt_10__AND_2_o1))
              )
            )
            (net (rename u_sdram_test_wr_cnt_0_ "u_sdram_test/wr_cnt<0>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_0))
                (portRef I4 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_SW0))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT12))
                (portRef I (instanceRef u_sdram_test_Mcount_wr_cnt_lut_0__INV_0))
              )
            )
            (net (rename u_sdram_test_wr_cnt_1_ "u_sdram_test/wr_cnt<1>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_1))
                (portRef I3 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_SW0))
                (portRef I0 (instanceRef u_sdram_test_Mcount_wr_cnt_cy_1__rt_renamed_51))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT31))
              )
            )
            (net (rename u_sdram_test_wr_cnt_2_ "u_sdram_test/wr_cnt<2>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_2))
                (portRef I3 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_renamed_22))
                (portRef I0 (instanceRef u_sdram_test_Mcount_wr_cnt_cy_2__rt_renamed_50))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT41))
              )
            )
            (net (rename u_sdram_test_wr_cnt_3_ "u_sdram_test/wr_cnt<3>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_3))
                (portRef I2 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_renamed_22))
                (portRef I0 (instanceRef u_sdram_test_Mcount_wr_cnt_cy_3__rt_renamed_49))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT51))
              )
            )
            (net (rename u_sdram_test_wr_cnt_4_ "u_sdram_test/wr_cnt<4>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_4))
                (portRef I2 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_SW0))
                (portRef I0 (instanceRef u_sdram_test_Mcount_wr_cnt_cy_4__rt_renamed_48))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT61))
              )
            )
            (net (rename u_sdram_test_wr_cnt_5_ "u_sdram_test/wr_cnt<5>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_5))
                (portRef I1 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_SW0))
                (portRef I0 (instanceRef u_sdram_test_Mcount_wr_cnt_cy_5__rt_renamed_47))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT71))
              )
            )
            (net (rename u_sdram_test_wr_cnt_6_ "u_sdram_test/wr_cnt<6>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_6))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT81))
                (portRef I0 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_SW0))
                (portRef I0 (instanceRef u_sdram_test_Mcount_wr_cnt_cy_6__rt_renamed_46))
              )
            )
            (net (rename u_sdram_test_wr_cnt_7_ "u_sdram_test/wr_cnt<7>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_7))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT91))
                (portRef I4 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_renamed_22))
                (portRef I0 (instanceRef u_sdram_test_Mcount_wr_cnt_cy_7__rt_renamed_45))
              )
            )
            (net (rename u_sdram_test_wr_cnt_8_ "u_sdram_test/wr_cnt<8>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_8))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT101))
                (portRef I1 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_renamed_22))
                (portRef I0 (instanceRef u_sdram_test_Mcount_wr_cnt_cy_8__rt_renamed_44))
              )
            )
            (net (rename u_sdram_test_wr_cnt_9_ "u_sdram_test/wr_cnt<9>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_9))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT111))
                (portRef I0 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_renamed_22))
                (portRef I0 (instanceRef u_sdram_test_Mcount_wr_cnt_cy_9__rt_renamed_43))
              )
            )
            (net (rename u_sdram_test_wr_cnt_10_ "u_sdram_test/wr_cnt<10>")
              (joined
                (portRef Q (instanceRef u_sdram_test_wr_cnt_10))
                (portRef I2 (instanceRef u_sdram_test_init_done_d1_wr_cnt_10__AND_2_o1))
                (portRef I1 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o2))
                (portRef I0 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT21))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT81))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT91))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT111))
                (portRef I1 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT101))
                (portRef I0 (instanceRef u_sdram_test_Mcount_wr_cnt_xor_10__rt_renamed_73))
                (portRef I1 (instanceRef u_sdram_test_rd_en_rstpot_renamed_83))
                (portRef I2 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT12))
                (portRef I2 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT31))
                (portRef I2 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT41))
                (portRef I2 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT51))
                (portRef I2 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT61))
                (portRef I2 (instanceRef u_sdram_test_Mmux_GND_6_o_GND_6_o_mux_6_OUT71))
              )
            )
            (net (rename u_sdram_test_init_done_d0 "u_sdram_test/init_done_d0")
              (joined
                (portRef Q (instanceRef u_sdram_test_init_done_d0_renamed_2))
                (portRef D (instanceRef u_sdram_test_init_done_d1_renamed_1))
              )
            )
            (net (rename u_sdram_test_init_done_d1 "u_sdram_test/init_done_d1")
              (joined
                (portRef Q (instanceRef u_sdram_test_init_done_d1_renamed_1))
                (portRef I0 (instanceRef u_sdram_test_init_done_d1_wr_cnt_10__AND_2_o1))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_rd_addr_23__GND_8_o_add_9_OUT_lut_9_ "u_sdram_top/u_sdram_fifo_ctrl/Madd_sdram_rd_addr[23]_GND_8_o_add_9_OUT_lut<9>")
              (joined
                (portRef LI (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_rd_addr_23__GND_8_o_add_9_OUT_xor_9__))
                (portRef O (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_rd_addr_23__GND_8_o_add_9_OUT_lut_9__INV_0))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_wr_addr_23__GND_8_o_add_2_OUT_lut_9_ "u_sdram_top/u_sdram_fifo_ctrl/Madd_sdram_wr_addr[23]_GND_8_o_add_2_OUT_lut<9>")
              (joined
                (portRef LI (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_wr_addr_23__GND_8_o_add_2_OUT_xor_9__))
                (portRef O (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_wr_addr_23__GND_8_o_add_2_OUT_lut_9__INV_0))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_rst_n_rd_load_flag_OR_27_o "u_sdram_top/u_sdram_fifo_ctrl/rst_n_rd_load_flag_OR_27_o")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rst_n_rd_load_flag_OR_27_o1))
                (portRef rst (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
                (portRef rst (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_23__GND_8_o_add_9_OUT_9_ "u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr[23]_GND_8_o_add_9_OUT<9>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_rd_addr_23__GND_8_o_add_9_OUT_xor_9__))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9_rstpot_renamed_84))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_23__GND_8_o_add_2_OUT_9_ "u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr[23]_GND_8_o_add_2_OUT<9>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Madd_sdram_wr_addr_23__GND_8_o_add_2_OUT_xor_9__))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9_rstpot_renamed_85))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_GND_8_o_rdf_use_9__MUX_102_o "u_sdram_top/u_sdram_fifo_ctrl/GND_8_o_rdf_use[9]_MUX_102_o")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_req_renamed_4))
                (portRef O (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_rdf_use_9__MUX_102_o11))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_GND_8_o_wr_length_9__MUX_101_o "u_sdram_top/u_sdram_fifo_ctrl/GND_8_o_wr_length[9]_MUX_101_o")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_req_renamed_5))
                (portRef O (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_wr_length_9__MUX_101_o11))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r1 "u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r1")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r1_renamed_10))
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r2_renamed_9))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9_rstpot_renamed_85))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_read_valid_r2 "u_sdram_top/u_sdram_fifo_ctrl/read_valid_r2")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r2_renamed_6))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_rdf_use_9__MUX_102_o11))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_wr_load_r2 "u_sdram_top/u_sdram_fifo_ctrl/wr_load_r2")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_load_r2_renamed_7))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9_rstpot_renamed_84))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9_rstpot_renamed_85))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rst_n_rd_load_flag_OR_27_o1))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_wr_load_r1 "u_sdram_top/u_sdram_fifo_ctrl/wr_load_r1")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_load_r1_renamed_12))
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_load_r2_renamed_7))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9_rstpot_renamed_84))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9_rstpot_renamed_85))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rst_n_rd_load_flag_OR_27_o1))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r2 "u_sdram_top/u_sdram_fifo_ctrl/rd_ack_r2")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r2_renamed_8))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9_rstpot_renamed_84))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r1 "u_sdram_top/u_sdram_fifo_ctrl/rd_ack_r1")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r1_renamed_13))
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_rd_ack_r2_renamed_8))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9_rstpot_renamed_84))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r2 "u_sdram_top/u_sdram_fifo_ctrl/wr_ack_r2")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_wr_ack_r2_renamed_9))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9_rstpot_renamed_85))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_rdf_use_9_ "u_sdram_top/u_sdram_fifo_ctrl/rdf_use<9>")
              (joined
                (portRef I5 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_rdf_use_9__MUX_102_o11))
                (portRef (member wr_data_count 0) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_rdfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_wrf_use_9_ "u_sdram_top/u_sdram_fifo_ctrl/wrf_use<9>")
              (joined
                (portRef I3 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_rdf_use_9__MUX_102_o11))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_fifo_ctrl_Mmux_GND_8_o_wr_length_9__MUX_101_o11))
                (portRef (member rd_data_count 0) (instanceRef u_sdram_top_u_sdram_fifo_ctrl_u_wrfifo))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3161 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3161")
              (joined
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31421))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31611))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3142 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3142")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT31421))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_renamed_86))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/GND_13_o_GND_13_o_equal_4_o<9>1")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_renamed_24))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT13))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123_SW0))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327_SW0))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34_SW1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36_SW1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38_SW1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326_SW1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320_SW1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_SW1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324_SW1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_0__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<0>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_0))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_2__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<2>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_2))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_4__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<4>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_4))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3163))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_5__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<5>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_5))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3183))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_6__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<6>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_6))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_7__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<7>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_7))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_renamed_86))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_8__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<8>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_8))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_9__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<9>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_9))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_10__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<10>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_10))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_11__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<11>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_11))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_26_OUT_12__ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_OUT<12>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_addr_12))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_24_OUT_0_ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_24_OUT<0>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_0))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT13))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_24_OUT_1_ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_24_OUT<1>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_1))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT22))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_init_state_4__PWR_16_o_select_24_OUT_2_ "u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_24_OUT<2>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_sdram_cmd_r_2))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_32_o<9>1")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In24))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o23")
              (joined
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In3))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In6))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In4))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_renamed_41))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In4))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o1_renamed_32))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0226_inv1")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_renamed_39))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_rstpot_renamed_78))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o22 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o22")
              (joined
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_GND_12_o_GND_12_o_equal_60_o_3_1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o221))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In3_renamed_28))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_34_o_9_1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In2_renamed_79))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In1_renamed_80))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o3_renamed_81))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o2_renamed_82))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_SW2))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_F))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_G))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack1_renamed_35))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_8_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<8>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_8__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_7_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<7>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_7__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_8__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_8__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_6_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<6>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_6__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_7__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_7__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_5_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<5>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_5__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_6__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_6__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_4_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<4>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_4__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_5__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_5__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_3_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<3>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_3__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_4__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_4__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_2_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<2>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_2__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_3__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_3__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_1_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<1>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_1__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_2__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_2__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<0>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_0__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_1__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_1__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_lut_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_lut<0>")
              (joined
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_0__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_0__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_lut_0__INV_0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_13_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<13>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_13__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_14__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_12_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<12>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_12__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_13__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_13__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_11_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<11>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_11__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_12__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_12__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_10_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<10>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_10__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_11__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_11__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_9_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<9>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_9__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_10__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_10__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_8_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<8>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_8__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_9__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_7_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<7>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_7__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_8__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_8__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_6_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<6>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_6__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_7__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_7__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_5_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<5>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_5__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_6__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_6__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_4_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<4>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_4__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_5__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_5__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_3_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<3>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_3__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_4__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_4__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_2_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<2>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_2__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_3__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_3__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_1_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<1>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_1__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_2__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_2__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<0>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_0__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_1__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_1__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_lut_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_lut<0>")
              (joined
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_0__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_0__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_lut_0__INV_0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt3")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_3))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_3_11))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt2")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_2))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_2_11))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_1))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_1_11))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_init_ar_cnt")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_0))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_0_11))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0222_inv "u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0222_inv")
              (joined
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_0))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_1))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_2))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_3))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0222_inv1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_renamed_14))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_renamed_15))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd3-In")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_renamed_16))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In3))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_renamed_17))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In6))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_14_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<14>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_14__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_13_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<13>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_13))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_13__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_12_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<12>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_12))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_12__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_11_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<11>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_11))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_11__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_10_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<10>")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_10))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_10__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_9_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<9>1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_9))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_8_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<8>1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_8))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_8__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_7_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<7>1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_7))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_7__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_6_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<6>1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_6))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_6__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_5_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<5>1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_5))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_5__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_4_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<4>1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_4))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_4__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_3_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<3>1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_3))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_3__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_2_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<2>1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_2))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_2__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_1_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<1>1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_1))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_1__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_0_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<0>1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_0))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_0__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_9_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<9>")
              (joined
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_9__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh9 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh9")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_9__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_9))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_8_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<8>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_8__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_8_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<8>")
              (joined
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_8__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_8__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_8__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh8 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh8")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_8__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_8))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_7_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<7>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_7__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_8__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_8__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_7_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<7>")
              (joined
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_7__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_7__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_7__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh7 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh7")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_7__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_7))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_6_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<6>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_6__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_7__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_7__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_6_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<6>")
              (joined
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_6__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_6__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_6__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh6 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh6")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_6__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_6))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_5_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<5>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_5__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_6__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_6__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_5_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<5>")
              (joined
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_5__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_5__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_5__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh5 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh5")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_5__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_5))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_4_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<4>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_4__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_5__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_5__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_4_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<4>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_4__))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_4__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_4__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh4")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_4__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_3_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<3>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_3__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_4__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_4__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_3_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<3>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_3__))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_3__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_3__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh3")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_3__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_3))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_2_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<2>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_2__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_3__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_3__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_2_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<2>")
              (joined
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_2__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_2__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_2__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh2")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_2__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_2))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_1_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<1>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_1__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_2__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_2__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_1_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<1>")
              (joined
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_1__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_1__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_1__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh1")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_1__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_cy<0>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_0__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_1__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_1__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh_lut<0>")
              (joined
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_0__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_0__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_0__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_refresh")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_0__))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh[10]_GND_12_o_LessThan_17_o_inv_inv")
              (joined
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_cy_0__))
                (portRef CI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_xor_0__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh[10]_GND_12_o_LessThan_17_o_inv")
              (joined
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_3__))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_4__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_renamed_40))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_9 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_9")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_91))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_9_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<9>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_9__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_91))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_8 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_8")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_8))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_81))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_8_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<8>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_8__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_81))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_7 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_7")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_7))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_71))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_7_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<7>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_7__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_71))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_6 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_6")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_6))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_61))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_6_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<6>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_6__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_61))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_5 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_5")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_5))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_51))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_5_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<5>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_5__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_51))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_4")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_4))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_41))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_4_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<4>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_4__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_41))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_3")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_3))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_31))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_3_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<3>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_3__))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_31))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_2")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_2))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_21))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_2_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<2>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_2__))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_21))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_1")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_11))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1_1_renamed_91))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_1_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<1>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_1__))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_11))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_0 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_eqn_0")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_0))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_01))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Result_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Result<0>")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_0__))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_01))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_In "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_renamed_18))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_In2))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_renamed_19))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_renamed_20))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In24))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0229_inv "u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0229_inv")
              (joined
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_wr_renamed_21))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0229_inv1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_34_o "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk[9]_GND_12_o_equal_34_o")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_In2))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_34_o_9_1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_GND_12_o_GND_12_o_equal_60_o "u_sdram_top/u_sdram_controller/u_sdram_ctrl/GND_12_o_GND_12_o_equal_60_o")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_GND_12_o_GND_12_o_equal_60_o_3_1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In4))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o1_renamed_32))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_req_INV_144_o "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_req_INV_144_o")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_wr_renamed_21))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_req_INV_144_o1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us[14]_PWR_13_o_LessThan_13_o")
              (joined
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_0))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_1))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_2))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_3))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_4))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_5))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_6))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_7))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_8))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_9))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_10))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_11))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_12))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_13))
                (portRef CE (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o12))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/_n0208")
              (joined
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_wr_renamed_21))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_ref_req")
              (joined
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In1_renamed_25))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In4_renamed_29))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In2_renamed_30))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_renamed_77))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_rstpot_renamed_78))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<0>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_0))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In23))
                (portRef I (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_lut_0__INV_0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_1_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<1>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In23))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_1__rt_renamed_72))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_2_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<2>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_2))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In22_renamed_38))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_2__rt_renamed_71))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_3_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<3>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_3))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In22_renamed_38))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_3__rt_renamed_70))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_4_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<4>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_4))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In22_renamed_38))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_4__rt_renamed_69))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_5_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<5>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_5))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o11))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In21_renamed_37))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_5__rt_renamed_68))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_6_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<6>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_6))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In22_renamed_38))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_6__rt_renamed_67))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_7_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<7>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_7))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o11))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In22_renamed_38))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_7__rt_renamed_66))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_8_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<8>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_8))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In22_renamed_38))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_8__rt_renamed_65))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_9_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<9>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_9))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In21_renamed_37))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_9__rt_renamed_64))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_10_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<10>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_10))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o12))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In21_renamed_37))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_10__rt_renamed_63))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_11_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<11>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_11))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o11))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In21_renamed_37))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_11__rt_renamed_62))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_12_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<12>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_12))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o12))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In23))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_12__rt_renamed_61))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_13_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<13>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_13))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o12))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In23))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_13__rt_renamed_60))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us<14>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o12))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In21_renamed_37))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_14__rt_renamed_75))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_ar_cnt<0>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_3_11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_1_11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_2_11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_0_11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1_SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_1_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_ar_cnt<1>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_3_11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_1_11))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_2_11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1_SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_2_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_ar_cnt<2>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_2))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_3_11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_2_11))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1_SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_3_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_ar_cnt<3>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_ar_cnt_3))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_init_ar_cnt_xor_3_11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_In2))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_0_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh<0>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_0))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_0__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_1_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh<1>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1_SW0))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_1__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_2_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh<2>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_2))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1_SW0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_2__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_3_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh<3>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_3__))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_3))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_renamed_39))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_4_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh<4>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_4__))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_4))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1_SW0))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_renamed_39))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_5_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh<5>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_5))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_renamed_39))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_renamed_40))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_5__))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_8__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_SW0))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_6_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh<6>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_6))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_renamed_39))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_renamed_40))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_6__))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_8__))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_SW0))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_7_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh<7>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_7))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_renamed_39))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_renamed_40))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_7__))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_8__))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_0__))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_1__))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_2__))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_8_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh<8>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_8))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_renamed_40))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_5__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_6__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_7__))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_8__))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_0__))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_1__))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_2__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_9_ "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh<9>")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_9))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_SW0))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_renamed_40))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_5__))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_6__))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_7__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_8__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_0__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_1__))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_2__))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_9__))
              )
            )
            (net N0
              (joined
                (portRef O (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_SW0))
                (portRef I5 (instanceRef u_sdram_test_GND_6_o_wr_cnt_10__AND_3_o1_renamed_22))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT312 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT312")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3121_renamed_23))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3122))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT323))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3182))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3162_renamed_89))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3121 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3121")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3122))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT321 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT321")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT323))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT322")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT325))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3181 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3181")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3182))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3183))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3162 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_25_OUT3162")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3162_renamed_89))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3163))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3_SW0))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT3))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT2 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT2")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT21))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT22))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT1 "u_sdram_top/u_sdram_controller/u_sdram_cmd/Mmux_init_state[4]_PWR_16_o_select_24_OUT1")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT11))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT13))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_SW0))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_GND_13_o_GND_13_o_equal_4_o_9_1_renamed_24))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd3-In1")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In1_renamed_25))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In3))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd3-In2")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In3))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In2_renamed_79))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2-In2")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_renamed_88))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd2-In3")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_renamed_87))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In1")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In1_renamed_26))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In3_renamed_28))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In2")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In2_renamed_27))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In3_renamed_28))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In3")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In3_renamed_28))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In6))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In4")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In4_renamed_29))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In5_renamed_90))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In5 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd4-In5")
              (joined
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In6))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd4_In5_renamed_90))
              )
            )
            (net N26
              (joined
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0208_3__SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1-In1")
              (joined
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In4))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In1_renamed_80))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1-In2")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In2_renamed_30))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/work_state_FSM_FFd1-In3")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In3_renamed_31))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o1")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o1_renamed_32))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_91))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_81))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_71))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_61))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_51))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_41))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_31))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_21))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_11))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_01))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o2")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o2_renamed_82))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_91))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_81))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_71))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_61))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_51))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_41))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_31))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_21))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_11))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_01))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o3 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o3")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o3_renamed_81))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_91))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_81))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_71))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_61))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_51))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_41))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_31))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_21))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_11))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_01))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o4 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o4")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o4_renamed_33))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_F))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o5 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_135_o5")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o5_renamed_34))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_F))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_G))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_ack")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack1_renamed_35))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_ack1")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack2_renamed_36))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack3))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_ack2")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack3))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_200us[14]_PWR_13_o_LessThan_13_o1")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o11))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_200us_14__PWR_13_o_LessThan_13_o12))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In2")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In21_renamed_37))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In23))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In21 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In21")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In22_renamed_38))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In23))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In22 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state_FSM_FFd3-In22")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In23))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd3_In24))
              )
            )
            (net N28
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1_SW0))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_inv1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_renamed_40))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_8__))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_0__))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_1__))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_2__))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_9__))
              )
            )
            (net N30
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_SW0))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl__n0226_inv1_renamed_39))
              )
            )
            (net N32
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1_SW0))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd2_In1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_init_state_FSM_FFd1_In2))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack2 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_wr_ack2")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack3))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4_SW0))
              )
            )
            (net N38
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_SW0))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o23_renamed_41))
              )
            )
            (net rst_n
              (joined
                (portRef rst_n)
                (portRef I (instanceRef rst_n_IBUF_renamed_42))
              )
            )
            (net (rename sdram_ba_1_ "sdram_ba<1>")
              (joined
                (portRef (member sdram_ba 0))
                (portRef O (instanceRef sdram_ba_1_OBUF))
              )
            )
            (net (rename sdram_ba_0_ "sdram_ba<0>")
              (joined
                (portRef (member sdram_ba 1))
                (portRef O (instanceRef sdram_ba_0_OBUF))
              )
            )
            (net (rename sdram_addr_12_ "sdram_addr<12>")
              (joined
                (portRef (member sdram_addr 0))
                (portRef O (instanceRef sdram_addr_12_OBUF))
              )
            )
            (net (rename sdram_addr_11_ "sdram_addr<11>")
              (joined
                (portRef (member sdram_addr 1))
                (portRef O (instanceRef sdram_addr_11_OBUF))
              )
            )
            (net (rename sdram_addr_10_ "sdram_addr<10>")
              (joined
                (portRef (member sdram_addr 2))
                (portRef O (instanceRef sdram_addr_10_OBUF))
              )
            )
            (net (rename sdram_addr_9_ "sdram_addr<9>")
              (joined
                (portRef (member sdram_addr 3))
                (portRef O (instanceRef sdram_addr_9_OBUF))
              )
            )
            (net (rename sdram_addr_8_ "sdram_addr<8>")
              (joined
                (portRef (member sdram_addr 4))
                (portRef O (instanceRef sdram_addr_8_OBUF))
              )
            )
            (net (rename sdram_addr_7_ "sdram_addr<7>")
              (joined
                (portRef (member sdram_addr 5))
                (portRef O (instanceRef sdram_addr_7_OBUF))
              )
            )
            (net (rename sdram_addr_6_ "sdram_addr<6>")
              (joined
                (portRef (member sdram_addr 6))
                (portRef O (instanceRef sdram_addr_6_OBUF))
              )
            )
            (net (rename sdram_addr_5_ "sdram_addr<5>")
              (joined
                (portRef (member sdram_addr 7))
                (portRef O (instanceRef sdram_addr_5_OBUF))
              )
            )
            (net (rename sdram_addr_4_ "sdram_addr<4>")
              (joined
                (portRef (member sdram_addr 8))
                (portRef O (instanceRef sdram_addr_4_OBUF))
              )
            )
            (net (rename sdram_addr_3_ "sdram_addr<3>")
              (joined
                (portRef (member sdram_addr 9))
                (portRef O (instanceRef sdram_addr_3_OBUF))
              )
            )
            (net (rename sdram_addr_2_ "sdram_addr<2>")
              (joined
                (portRef (member sdram_addr 10))
                (portRef O (instanceRef sdram_addr_2_OBUF))
              )
            )
            (net (rename sdram_addr_1_ "sdram_addr<1>")
              (joined
                (portRef (member sdram_addr 11))
                (portRef O (instanceRef sdram_addr_1_OBUF))
              )
            )
            (net (rename sdram_addr_0_ "sdram_addr<0>")
              (joined
                (portRef (member sdram_addr 12))
                (portRef O (instanceRef sdram_addr_0_OBUF))
              )
            )
            (net (rename sdram_dqm_1_ "sdram_dqm<1>")
              (joined
                (portRef (member sdram_dqm 0))
                (portRef O (instanceRef sdram_dqm_1_OBUF))
              )
            )
            (net (rename sdram_dqm_0_ "sdram_dqm<0>")
              (joined
                (portRef (member sdram_dqm 1))
                (portRef O (instanceRef sdram_dqm_0_OBUF))
              )
            )
            (net sdram_clk
              (joined
                (portRef sdram_clk)
                (portRef O (instanceRef sdram_clk_OBUF))
              )
            )
            (net sdram_cke
              (joined
                (portRef sdram_cke)
                (portRef O (instanceRef sdram_cke_OBUF))
              )
            )
            (net sdram_cs_n
              (joined
                (portRef sdram_cs_n)
                (portRef O (instanceRef sdram_cs_n_OBUF))
              )
            )
            (net sdram_ras_n
              (joined
                (portRef sdram_ras_n)
                (portRef O (instanceRef sdram_ras_n_OBUF))
              )
            )
            (net sdram_cas_n
              (joined
                (portRef sdram_cas_n)
                (portRef O (instanceRef sdram_cas_n_OBUF))
              )
            )
            (net sdram_we_n
              (joined
                (portRef sdram_we_n)
                (portRef O (instanceRef sdram_we_n_OBUF))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_9__rt "u_sdram_test/Mcount_wr_cnt_cy<9>_rt")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_9__rt_renamed_43))
                (portRef S (instanceRef u_sdram_test_Mcount_wr_cnt_cy_9__))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_9__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_8__rt "u_sdram_test/Mcount_wr_cnt_cy<8>_rt")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_8__rt_renamed_44))
                (portRef S (instanceRef u_sdram_test_Mcount_wr_cnt_cy_8__))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_8__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_7__rt "u_sdram_test/Mcount_wr_cnt_cy<7>_rt")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_7__rt_renamed_45))
                (portRef S (instanceRef u_sdram_test_Mcount_wr_cnt_cy_7__))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_7__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_6__rt "u_sdram_test/Mcount_wr_cnt_cy<6>_rt")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_6__rt_renamed_46))
                (portRef S (instanceRef u_sdram_test_Mcount_wr_cnt_cy_6__))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_6__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_5__rt "u_sdram_test/Mcount_wr_cnt_cy<5>_rt")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_5__rt_renamed_47))
                (portRef S (instanceRef u_sdram_test_Mcount_wr_cnt_cy_5__))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_5__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_4__rt "u_sdram_test/Mcount_wr_cnt_cy<4>_rt")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_4__rt_renamed_48))
                (portRef S (instanceRef u_sdram_test_Mcount_wr_cnt_cy_4__))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_4__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_3__rt "u_sdram_test/Mcount_wr_cnt_cy<3>_rt")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_3__rt_renamed_49))
                (portRef S (instanceRef u_sdram_test_Mcount_wr_cnt_cy_3__))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_3__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_2__rt "u_sdram_test/Mcount_wr_cnt_cy<2>_rt")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_2__rt_renamed_50))
                (portRef S (instanceRef u_sdram_test_Mcount_wr_cnt_cy_2__))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_2__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_cy_1__rt "u_sdram_test/Mcount_wr_cnt_cy<1>_rt")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_cy_1__rt_renamed_51))
                (portRef S (instanceRef u_sdram_test_Mcount_wr_cnt_cy_1__))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_1__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_8__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<8>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_8__rt_renamed_52))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_8__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_8__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_7__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<7>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_7__rt_renamed_53))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_7__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_7__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_6__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<6>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_6__rt_renamed_54))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_6__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_6__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_5__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<5>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_5__rt_renamed_55))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_5__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_5__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_4__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<4>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_4__rt_renamed_56))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_4__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_4__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_3__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<3>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_3__rt_renamed_57))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_3__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_3__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_2__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<2>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_2__rt_renamed_58))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_2__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_2__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_1__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_cy<1>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_1__rt_renamed_59))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_cy_1__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_1__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_13__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<13>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_13__rt_renamed_60))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_13__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_13__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_12__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<12>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_12__rt_renamed_61))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_12__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_12__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_11__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<11>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_11__rt_renamed_62))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_11__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_11__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_10__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<10>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_10__rt_renamed_63))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_10__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_10__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_9__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<9>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_9__rt_renamed_64))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_9__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_8__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<8>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_8__rt_renamed_65))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_8__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_8__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_7__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<7>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_7__rt_renamed_66))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_7__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_7__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_6__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<6>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_6__rt_renamed_67))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_6__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_6__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_5__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<5>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_5__rt_renamed_68))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_5__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_5__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_4__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<4>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_4__rt_renamed_69))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_4__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_4__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_3__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<3>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_3__rt_renamed_70))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_3__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_3__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_2__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<2>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_2__rt_renamed_71))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_2__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_2__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_1__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_cy<1>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_1__rt_renamed_72))
                (portRef S (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_cy_1__))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_1__))
              )
            )
            (net (rename u_sdram_test_Mcount_wr_cnt_xor_10__rt "u_sdram_test/Mcount_wr_cnt_xor<10>_rt")
              (joined
                (portRef O (instanceRef u_sdram_test_Mcount_wr_cnt_xor_10__rt_renamed_73))
                (portRef LI (instanceRef u_sdram_test_Mcount_wr_cnt_xor_10__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_9__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_clk_xor<9>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_9__rt_renamed_74))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_xor_9__))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_14__rt "u_sdram_top/u_sdram_controller/u_sdram_ctrl/Mcount_cnt_200us_xor<14>_rt")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_14__rt_renamed_75))
                (portRef LI (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_200us_xor_14__))
              )
            )
            (net (rename u_sdram_test_rd_en_rstpot "u_sdram_test/rd_en_rstpot")
              (joined
                (portRef D (instanceRef u_sdram_test_rd_en_renamed_76))
                (portRef O (instanceRef u_sdram_test_rd_en_rstpot_renamed_83))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9_rstpot "u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_9_rstpot")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9))
                (portRef O (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_rd_addr_9_rstpot_renamed_84))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9_rstpot "u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_9_rstpot")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9))
                (portRef O (instanceRef u_sdram_top_u_sdram_fifo_ctrl_sdram_wr_addr_9_rstpot_renamed_85))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_rstpot "u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_ref_req_rstpot")
              (joined
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_renamed_77))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_ref_req_rstpot_renamed_78))
              )
            )
            (net N72
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_91))
              )
            )
            (net N74
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_81))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_71))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_61))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_51))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_41))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_31))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_21))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_11))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_clk_eqn_01))
              )
            )
            (net N92
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW0))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT13))
              )
            )
            (net N93
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT12_SW1))
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_24_OUT13))
              )
            )
            (net N95
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_refresh_10__GND_12_o_LessThan_17_o_inv_SW0))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_0__))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_1__))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_Mcount_cnt_refresh_lut_2__))
              )
            )
            (net N104
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW0))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd3_In2_renamed_79))
              )
            )
            (net N106
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd1_In1_renamed_80))
              )
            )
            (net N108
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW2))
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o3_renamed_81))
              )
            )
            (net N110
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_9__GND_12_o_equal_32_o_9_11_SW3))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o2_renamed_82))
              )
            )
            (net N150
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o6_SW4))
                (portRef I4 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1))
              )
            )
            (net N185
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34_SW1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT34))
              )
            )
            (net N187
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36_SW1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT36))
              )
            )
            (net N189
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38_SW1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT38))
              )
            )
            (net N191
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326_SW1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT326))
              )
            )
            (net N193
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320_SW1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT320))
              )
            )
            (net N195
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_SW1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT322_renamed_86))
              )
            )
            (net N197
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324_SW1))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT324))
              )
            )
            (net N199
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123_SW0))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3123))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3183))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT3163))
              )
            )
            (net N201
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327_SW0))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_cmd_Mmux_init_state_4__PWR_16_o_select_25_OUT327))
              )
            )
            (net N207
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_SW2))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In3_renamed_87))
              )
            )
            (net N209
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_SW0))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_work_state_FSM_FFd2_In2_renamed_88))
              )
            )
            (net N213
              (joined
                (portRef I3 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1))
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW1_SW0))
              )
            )
            (net N231
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4_SW0))
                (portRef I5 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_wr_ack4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1_1 "u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_1_1")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_clk_1_1_renamed_91))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_sdram_rd_ack2_renamed_36))
              )
            )
            (net N233
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_F))
                (portRef I0 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0))
              )
            )
            (net N234
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0_G))
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_ctrl_cnt_rst_n_INV_135_o8_SW0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_0_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0_rstpot_renamed_92))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_0_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0_rstpot_renamed_93))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0))
              )
            )
            (net N55
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_0_rstpot_renamed_92))
                (portRef O (instanceRef sdram_data_0_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<0>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0_rstpot_renamed_93))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_0))
                (portRef I (instanceRef sdram_data_0_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_1_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1_rstpot_renamed_94))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_1_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1_rstpot_renamed_95))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1))
              )
            )
            (net N54
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_1_rstpot_renamed_94))
                (portRef O (instanceRef sdram_data_1_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<1>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1_rstpot_renamed_95))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_1))
                (portRef I (instanceRef sdram_data_1_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_2_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2_rstpot_renamed_96))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_2_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2_rstpot_renamed_97))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2))
              )
            )
            (net N53
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_2_rstpot_renamed_96))
                (portRef O (instanceRef sdram_data_2_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<2>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2_rstpot_renamed_97))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_2))
                (portRef I (instanceRef sdram_data_2_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_3_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3_rstpot_renamed_98))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_3_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3_rstpot_renamed_99))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3))
              )
            )
            (net N52
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_3_rstpot_renamed_98))
                (portRef O (instanceRef sdram_data_3_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<3>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3_rstpot_renamed_99))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_3))
                (portRef I (instanceRef sdram_data_3_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_4_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4_rstpot_renamed_100))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_4_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4_rstpot_renamed_101))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4))
              )
            )
            (net N51
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_4_rstpot_renamed_100))
                (portRef O (instanceRef sdram_data_4_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<4>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4_rstpot_renamed_101))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_4))
                (portRef I (instanceRef sdram_data_4_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_5_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5_rstpot_renamed_102))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_5_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5_rstpot_renamed_103))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5))
              )
            )
            (net N50
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_5_rstpot_renamed_102))
                (portRef O (instanceRef sdram_data_5_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<5>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5_rstpot_renamed_103))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_5))
                (portRef I (instanceRef sdram_data_5_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_6_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6_rstpot_renamed_104))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_6_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6_rstpot_renamed_105))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6))
              )
            )
            (net N49
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_6_rstpot_renamed_104))
                (portRef O (instanceRef sdram_data_6_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<6>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6_rstpot_renamed_105))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_6))
                (portRef I (instanceRef sdram_data_6_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_7_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7_rstpot_renamed_106))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_7_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7_rstpot_renamed_107))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7))
              )
            )
            (net N48
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_7_rstpot_renamed_106))
                (portRef O (instanceRef sdram_data_7_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<7>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7_rstpot_renamed_107))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_7))
                (portRef I (instanceRef sdram_data_7_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_8_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8_rstpot_renamed_108))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_8_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8_rstpot_renamed_109))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8))
              )
            )
            (net N47
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_8_rstpot_renamed_108))
                (portRef O (instanceRef sdram_data_8_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<8>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8_rstpot_renamed_109))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_8))
                (portRef I (instanceRef sdram_data_8_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_9_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9_rstpot_renamed_110))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_9_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9_rstpot_renamed_111))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9))
              )
            )
            (net N46
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_9_rstpot_renamed_110))
                (portRef O (instanceRef sdram_data_9_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<9>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9_rstpot_renamed_111))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_9))
                (portRef I (instanceRef sdram_data_9_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_10_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10_rstpot_renamed_112))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_10_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10_rstpot_renamed_113))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10))
              )
            )
            (net N45
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_10_rstpot_renamed_112))
                (portRef O (instanceRef sdram_data_10_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<10>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10_rstpot_renamed_113))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_10))
                (portRef I (instanceRef sdram_data_10_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_11_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11_rstpot_renamed_114))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_11_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11_rstpot_renamed_115))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11))
              )
            )
            (net N44
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_11_rstpot_renamed_114))
                (portRef O (instanceRef sdram_data_11_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<11>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11_rstpot_renamed_115))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_11))
                (portRef I (instanceRef sdram_data_11_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_12_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12_rstpot_renamed_116))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_12_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12_rstpot_renamed_117))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12))
              )
            )
            (net N43
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_12_rstpot_renamed_116))
                (portRef O (instanceRef sdram_data_12_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<12>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12_rstpot_renamed_117))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_12))
                (portRef I (instanceRef sdram_data_12_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_13_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13_rstpot_renamed_118))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_13_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13_rstpot_renamed_119))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13))
              )
            )
            (net N42
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_13_rstpot_renamed_118))
                (portRef O (instanceRef sdram_data_13_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<13>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13_rstpot_renamed_119))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_13))
                (portRef I (instanceRef sdram_data_13_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_14_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14_rstpot_renamed_120))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_14_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14_rstpot_renamed_121))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14))
              )
            )
            (net N41
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_14_rstpot_renamed_120))
                (portRef O (instanceRef sdram_data_14_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<14>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14_rstpot_renamed_121))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_14))
                (portRef I (instanceRef sdram_data_14_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_dout_r_15_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15_rstpot_renamed_122))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15_rstpot "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r_15_rstpot")
              (joined
                (portRef O (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15_rstpot_renamed_123))
                (portRef D (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15))
              )
            )
            (net N40
              (joined
                (portRef I2 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_dout_r_15_rstpot_renamed_122))
                (portRef O (instanceRef sdram_data_15_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15_ "u_sdram_top/u_sdram_controller/u_sdram_data/sdram_din_r<15>")
              (joined
                (portRef I1 (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15_rstpot_renamed_123))
                (portRef Q (instanceRef u_sdram_top_u_sdram_controller_u_sdram_data_sdram_din_r_15))
                (portRef I (instanceRef sdram_data_15_IOBUF))
              )
            )
            (net (rename u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_1 "u_sdram_top/u_sdram_fifo_ctrl/read_valid_r1_1")
              (joined
                (portRef Q (instanceRef u_sdram_top_u_sdram_fifo_ctrl_read_valid_r1_1_renamed_124))
                (portRef I (instanceRef sdram_cke_OBUF))
              )
            )
          )
      )
    )
  )

  (design top
    (cellRef top
      (libraryRef top_lib)
    )
    (property PART (string "xc6slx25-2-ftg256") (owner "Xilinx"))
  )
)

