============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:09:31 pm
  Module:                 carry_select_adder_461012_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[11]
       Endpoint: (R) S[22]

                   Capture    Launch  
      Path Delay:+    1980         -  
      Drv Adjust:+       0         0  
         Arrival:=    1980            
                                      
   Required Time:=    1980            
       Data Path:-    1980            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1980            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  A[11]                                                   -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g2210_dup/X                                             -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g194/Y       -       A->Y  R     sky130_fd_sc_hd__clkinv_2      2 11.1    49    67     395    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g183__197/Y  -       B->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    38    53     448    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g181__196/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    53    55     503    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g179__2802/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54     558    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g121__7482/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     615    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g119__1881/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54     669    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g121__2346/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     726    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g119__9945/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54     780    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g121__5107/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     837    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g119__5477/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54     891    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g121__3680/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     948    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g119__5526/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54    1002    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g121__7098/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57    1059    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g119__5122/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 11.8    57    65    1124    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g121__6161/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    65    1189    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g119__7482/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1239    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g118__7410/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1296    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g116__2346/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1347    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g118__4319/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1404    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g116__5107/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 17.7    49    60    1464    (-,-) 
  g2771__2831/Y                                           -       A->Y  R     sky130_fd_sc_hd__nand2_8       2 37.4    88    86    1550    (-,-) 
  g2764__2796/Y                                           -       B->Y  F     sky130_fd_sc_hd__nand2_8      13 55.4    88    98    1648    (-,-) 
  g2757__2803/Y                                           -       B->Y  R     sky130_fd_sc_hd__nor2_1        1  6.1   134   138    1786    (-,-) 
  g2742__2802/X                                           -       B1->X R     sky130_fd_sc_hd__a21o_4        1 51.3   149   193    1980    (-,-) 
  S[22]                                                   <<<     -     R     (port)                         -    -     -     0    1980    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

