Timing Analyzer report for FPGA_Encryption
Wed Nov 11 01:33:39 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FPGA_Encryption                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6F17C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 292.57 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.418 ; -48.552            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.453 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -38.688                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                 ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.418 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.081     ; 3.338      ;
; -2.418 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.081     ; 3.338      ;
; -2.415 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.335      ;
; -2.415 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.335      ;
; -2.415 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.335      ;
; -2.415 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.335      ;
; -2.263 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.183      ;
; -2.259 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.179      ;
; -2.255 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.175      ;
; -2.251 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.171      ;
; -2.246 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.081     ; 3.166      ;
; -2.242 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.081     ; 3.162      ;
; -2.191 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.081     ; 3.111      ;
; -2.191 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.111      ;
; -2.188 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.108      ;
; -2.161 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.081     ; 3.081      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.076      ;
; -2.152 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.081     ; 3.072      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.147 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.068      ;
; -2.141 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.081     ; 3.061      ;
; -2.074 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.994      ;
; -2.071 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.991      ;
; -2.071 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.081     ; 2.991      ;
; -2.057 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.977      ;
; -2.049 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.081     ; 2.969      ;
; -2.046 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.966      ;
; -2.044 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.964      ;
; -2.036 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.081     ; 2.956      ;
; -2.027 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.947      ;
; -2.024 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.081     ; 2.944      ;
; -2.020 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.081     ; 2.940      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.939      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -2.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.935      ;
; -1.991 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.911      ;
; -1.990 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.910      ;
; -1.987 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 1.000        ; -0.081     ; 2.907      ;
; -1.978 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 1.000        ; -0.081     ; 2.898      ;
; -1.972 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 1.000        ; -0.081     ; 2.892      ;
; -1.963 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 1.000        ; -0.081     ; 2.883      ;
; -1.952 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.081     ; 2.872      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.946 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.867      ;
; -1.926 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.081     ; 2.846      ;
; -1.918 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.081     ; 2.838      ;
; -1.909 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.829      ;
; -1.864 ; uart_tx:uart_tx0|clk_counter[11] ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.576     ; 2.289      ;
; -1.862 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.574     ; 2.289      ;
; -1.862 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.574     ; 2.289      ;
; -1.862 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.574     ; 2.289      ;
; -1.862 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.574     ; 2.289      ;
; -1.862 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.574     ; 2.289      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                 ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; uart_tx:uart_tx0|tx_data[0]      ; uart_tx:uart_tx0|tx_data[0]      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx0|active          ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx0|state.STOP      ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx0|state.START     ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.640 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 1.427      ;
; 0.733 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.025      ;
; 0.745 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.751 ; uart_tx:uart_tx0|clk_counter[11] ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.064      ;
; 0.758 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.050      ;
; 0.762 ; uart_tx:uart_tx0|clk_counter[9]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 1.549      ;
; 0.767 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; uart_tx:uart_tx0|state.START     ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; uart_tx:uart_tx0|clk_counter[9]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.063      ;
; 0.773 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 1.560      ;
; 0.774 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.066      ;
; 0.803 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.096      ;
; 0.807 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.100      ;
; 0.810 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.103      ;
; 0.815 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.108      ;
; 0.816 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.109      ;
; 0.826 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.119      ;
; 0.877 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 1.664      ;
; 0.904 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 1.691      ;
; 0.952 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.101      ; 1.265      ;
; 0.967 ; uart_tx:uart_tx0|state.STOP      ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.575      ; 1.754      ;
; 1.000 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.293      ;
; 1.018 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 1.805      ;
; 1.026 ; uart_tx:uart_tx0|state.STOP      ; uart_tx:uart_tx0|state.CLEANUP   ; clk          ; clk         ; 0.000        ; 0.575      ; 1.813      ;
; 1.034 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 1.821      ;
; 1.058 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.351      ;
; 1.062 ; uart_tx:uart_tx0|tx              ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.355      ;
; 1.072 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.365      ;
; 1.072 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.365      ;
; 1.100 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.394      ;
; 1.108 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.401      ;
; 1.117 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.126 ; uart_tx:uart_tx0|clk_counter[9]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.137 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.429      ;
; 1.156 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 1.943      ;
; 1.165 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.458      ;
; 1.174 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 1.961      ;
; 1.179 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.472      ;
; 1.183 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.476      ;
; 1.197 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.490      ;
; 1.203 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.496      ;
; 1.231 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.524      ;
; 1.233 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.525      ;
; 1.240 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.533      ;
; 1.242 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.534      ;
; 1.245 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|tx_data[0]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.537      ;
; 1.248 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.541      ;
; 1.257 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.551      ;
; 1.268 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.560      ;
; 1.296 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 2.083      ;
; 1.313 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.575      ; 2.100      ;
; 1.347 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.575      ; 2.134      ;
; 1.371 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.663      ;
; 1.371 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.663      ;
; 1.373 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.665      ;
; 1.374 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.667      ;
; 1.378 ; uart_tx:uart_tx0|tx_data[0]      ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.671      ;
; 1.379 ; uart_tx:uart_tx0|state.START     ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.575      ; 2.166      ;
; 1.380 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.672      ;
; 1.381 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.674      ;
; 1.382 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.674      ;
; 1.388 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.680      ;
; 1.389 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.681      ;
; 1.389 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.681      ;
; 1.394 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.686      ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 313.87 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.186 ; -43.174           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.401 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -38.688                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                  ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.186 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.074     ; 3.114      ;
; -2.186 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.074     ; 3.114      ;
; -2.185 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.074     ; 3.113      ;
; -2.185 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.074     ; 3.113      ;
; -2.176 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.104      ;
; -2.175 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.103      ;
; -2.020 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.074     ; 2.948      ;
; -2.020 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.948      ;
; -2.015 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.074     ; 2.943      ;
; -2.015 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.943      ;
; -2.010 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.074     ; 2.938      ;
; -2.005 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.074     ; 2.933      ;
; -1.970 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.074     ; 2.898      ;
; -1.970 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.898      ;
; -1.960 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.074     ; 2.888      ;
; -1.943 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.074     ; 2.871      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.911 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.840      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.910 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.839      ;
; -1.903 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.074     ; 2.831      ;
; -1.898 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.074     ; 2.826      ;
; -1.889 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.074     ; 2.817      ;
; -1.889 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.817      ;
; -1.879 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.074     ; 2.807      ;
; -1.836 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.074     ; 2.764      ;
; -1.836 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.764      ;
; -1.826 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.074     ; 2.754      ;
; -1.805 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.074     ; 2.733      ;
; -1.805 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.733      ;
; -1.795 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.074     ; 2.723      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.785 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.714      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.783 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.712      ;
; -1.781 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.074     ; 2.709      ;
; -1.779 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.074     ; 2.707      ;
; -1.775 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.703      ;
; -1.773 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 1.000        ; -0.074     ; 2.701      ;
; -1.772 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 1.000        ; -0.074     ; 2.700      ;
; -1.768 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.696      ;
; -1.741 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.669      ;
; -1.734 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.662      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.731 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 2.660      ;
; -1.727 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.074     ; 2.655      ;
; -1.719 ; uart_tx:uart_tx0|clk_counter[11] ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.535     ; 2.186      ;
; -1.679 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.074     ; 2.607      ;
; -1.679 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.074     ; 2.607      ;
; -1.675 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.074     ; 2.603      ;
; -1.661 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.538     ; 2.125      ;
; -1.661 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.538     ; 2.125      ;
; -1.661 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.538     ; 2.125      ;
; -1.661 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.538     ; 2.125      ;
; -1.661 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.538     ; 2.125      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                  ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; uart_tx:uart_tx0|tx_data[0]      ; uart_tx:uart_tx0|tx_data[0]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx0|active          ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx0|state.STOP      ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx0|state.START     ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.577 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.306      ;
; 0.653 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.920      ;
; 0.672 ; uart_tx:uart_tx0|clk_counter[9]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.401      ;
; 0.690 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.420      ;
; 0.693 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; uart_tx:uart_tx0|clk_counter[11] ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.982      ;
; 0.697 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.706 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.712 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; uart_tx:uart_tx0|state.START     ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; uart_tx:uart_tx0|clk_counter[9]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.719 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.988      ;
; 0.750 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.018      ;
; 0.754 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.022      ;
; 0.758 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.026      ;
; 0.762 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.030      ;
; 0.763 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.031      ;
; 0.776 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.044      ;
; 0.777 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.506      ;
; 0.808 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.537      ;
; 0.852 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.091      ; 1.138      ;
; 0.880 ; uart_tx:uart_tx0|state.STOP      ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.539      ; 1.614      ;
; 0.899 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.628      ;
; 0.919 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.648      ;
; 0.937 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.205      ;
; 0.943 ; uart_tx:uart_tx0|state.STOP      ; uart_tx:uart_tx0|state.CLEANUP   ; clk          ; clk         ; 0.000        ; 0.539      ; 1.677      ;
; 0.986 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.254      ;
; 0.995 ; uart_tx:uart_tx0|tx              ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.073      ; 1.263      ;
; 1.002 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.270      ;
; 1.004 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.272      ;
; 1.012 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.280      ;
; 1.014 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.745      ;
; 1.019 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.025 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.293      ;
; 1.029 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.299      ;
; 1.036 ; uart_tx:uart_tx0|clk_counter[9]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.304      ;
; 1.040 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.308      ;
; 1.043 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.772      ;
; 1.046 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.314      ;
; 1.064 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.332      ;
; 1.082 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.350      ;
; 1.100 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.368      ;
; 1.102 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.370      ;
; 1.103 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|tx_data[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.370      ;
; 1.107 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.375      ;
; 1.111 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.379      ;
; 1.114 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.382      ;
; 1.116 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.384      ;
; 1.116 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.384      ;
; 1.120 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.388      ;
; 1.134 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.402      ;
; 1.134 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.863      ;
; 1.136 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.406      ;
; 1.141 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.409      ;
; 1.141 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.409      ;
; 1.147 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.415      ;
; 1.151 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.421      ;
; 1.162 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.430      ;
; 1.164 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.534      ; 1.893      ;
; 1.170 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.539      ; 1.904      ;
; 1.194 ; uart_tx:uart_tx0|state.START     ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.539      ; 1.928      ;
; 1.227 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.495      ;
; 1.229 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.497      ;
; 1.233 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.501      ;
; 1.238 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.506      ;
; 1.247 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.514      ;
; 1.256 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.524      ;
; 1.257 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.525      ;
; 1.258 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.526      ;
; 1.259 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.527      ;
; 1.259 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.527      ;
; 1.260 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.528      ;
; 1.263 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.531      ;
; 1.273 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.541      ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.455 ; -6.572            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.187 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -34.222                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                  ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.455 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.405      ;
; -0.452 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.402      ;
; -0.452 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.402      ;
; -0.449 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.399      ;
; -0.446 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.396      ;
; -0.446 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.396      ;
; -0.406 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.356      ;
; -0.403 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.353      ;
; -0.403 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.353      ;
; -0.402 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.352      ;
; -0.399 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.349      ;
; -0.399 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.349      ;
; -0.353 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.303      ;
; -0.350 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.300      ;
; -0.350 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.300      ;
; -0.335 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.285      ;
; -0.327 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.277      ;
; -0.325 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.275      ;
; -0.324 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.274      ;
; -0.319 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.269      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.305 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.255      ;
; -0.302 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.252      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.249      ;
; -0.293 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.243      ;
; -0.290 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.240      ;
; -0.290 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.240      ;
; -0.276 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.226      ;
; -0.272 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.222      ;
; -0.272 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.222      ;
; -0.266 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.216      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.256 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.206      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.202      ;
; -0.249 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.199      ;
; -0.246 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.196      ;
; -0.246 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.196      ;
; -0.242 ; uart_tx:uart_tx0|clk_counter[11] ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.236     ; 0.993      ;
; -0.239 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.189      ;
; -0.237 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.187      ;
; -0.237 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.187      ;
; -0.233 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.183      ;
; -0.226 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.176      ;
; -0.223 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.173      ;
; -0.219 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.169      ;
; -0.217 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 1.000        ; -0.236     ; 0.968      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.212 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.162      ;
; -0.197 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.147      ;
; -0.197 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.147      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                  ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; uart_tx:uart_tx0|tx_data[0]      ; uart_tx:uart_tx0|tx_data[0]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx0|active          ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx0|state.STOP      ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx0|state.START     ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.270 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.590      ;
; 0.279 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.398      ;
; 0.296 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; uart_tx:uart_tx0|clk_counter[11] ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.429      ;
; 0.303 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.307 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[0]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; uart_tx:uart_tx0|clk_counter[9]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; uart_tx:uart_tx0|state.START     ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.322 ; uart_tx:uart_tx0|clk_counter[9]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.642      ;
; 0.330 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.652      ;
; 0.333 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.453      ;
; 0.333 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.453      ;
; 0.334 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.454      ;
; 0.336 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.456      ;
; 0.338 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.458      ;
; 0.367 ; uart_tx:uart_tx0|state.STOP      ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.235      ; 0.686      ;
; 0.369 ; uart_tx:uart_tx0|state.CLEANUP   ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.045      ; 0.498      ;
; 0.378 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.698      ;
; 0.382 ; uart_tx:uart_tx0|state.STOP      ; uart_tx:uart_tx0|state.CLEANUP   ; clk          ; clk         ; 0.000        ; 0.235      ; 0.701      ;
; 0.390 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.510      ;
; 0.394 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.714      ;
; 0.414 ; uart_tx:uart_tx0|tx              ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.534      ;
; 0.421 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.541      ;
; 0.428 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.548      ;
; 0.431 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|bit_index[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.551      ;
; 0.443 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.763      ;
; 0.445 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.569      ;
; 0.456 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[1]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.776      ;
; 0.457 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; uart_tx:uart_tx0|clk_counter[9]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[2]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.582      ;
; 0.464 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; uart_tx:uart_tx0|clk_counter[8]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.589      ;
; 0.473 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|state.STOP      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.595      ;
; 0.481 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|bit_index[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.601      ;
; 0.482 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|state.TRANSMIT  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.602      ;
; 0.499 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|tx_data[0]      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.618      ;
; 0.508 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.828      ;
; 0.508 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; uart_tx:uart_tx0|state.IDLE      ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; uart_tx:uart_tx0|clk_counter[7]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.635      ;
; 0.522 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.842      ;
; 0.522 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[3]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; uart_tx:uart_tx0|clk_counter[2]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; uart_tx:uart_tx0|clk_counter[4]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.648      ;
; 0.530 ; uart_tx:uart_tx0|clk_counter[6]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; uart_tx:uart_tx0|state.TRANSMIT  ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.235      ; 0.850      ;
; 0.532 ; uart_tx:uart_tx0|bit_index[1]    ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.652      ;
; 0.538 ; uart_tx:uart_tx0|bit_index[2]    ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.657      ;
; 0.543 ; uart_tx:uart_tx0|bit_index[0]    ; uart_tx:uart_tx0|bit_index[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.663      ;
; 0.544 ; uart_tx:uart_tx0|state.START     ; uart_tx:uart_tx0|done            ; clk          ; clk         ; 0.000        ; 0.235      ; 0.863      ;
; 0.549 ; uart_tx:uart_tx0|tx_data[0]      ; uart_tx:uart_tx0|tx              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.669      ;
; 0.572 ; uart_tx:uart_tx0|state.STOP      ; uart_tx:uart_tx0|active          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.692      ;
; 0.573 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.893      ;
; 0.574 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.696      ;
; 0.576 ; uart_tx:uart_tx0|clk_counter[9]  ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.697      ;
; 0.576 ; uart_tx:uart_tx0|clk_counter[10] ; uart_tx:uart_tx0|state.START     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.577 ; uart_tx:uart_tx0|clk_counter[1]  ; uart_tx:uart_tx0|clk_counter[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.698      ;
; 0.578 ; uart_tx:uart_tx0|clk_counter[3]  ; uart_tx:uart_tx0|clk_counter[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; uart_tx:uart_tx0|clk_counter[5]  ; uart_tx:uart_tx0|clk_counter[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.700      ;
; 0.587 ; uart_tx:uart_tx0|clk_counter[0]  ; uart_tx:uart_tx0|clk_counter[11] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.907      ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.418  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.418  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -48.552 ; 0.0   ; 0.0      ; 0.0     ; -38.688             ;
;  clk             ; -48.552 ; 0.000 ; N/A      ; N/A     ; -38.688             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; active        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; done          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; activate                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; active        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; done          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; active        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; done          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; active        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; done          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 449      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 449      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; activate   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; active      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; activate   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; active      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 11 01:33:38 2020
Info: Command: quartus_sta FPGA_Encryption -c FPGA_Encryption
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_Encryption.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.418             -48.552 clk 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.688 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.186             -43.174 clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.688 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.455              -6.572 clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -34.222 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Wed Nov 11 01:33:39 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


