{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543344407363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 13:46:47 2018 " "Processing started: Tue Nov 27 13:46:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543344407363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344407363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rocketchip --do_report_timing " "Command: quartus_sta rocketchip --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344407364 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1543344407393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344407655 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 0.9V " "Core supply voltage operating condition is not set. Assuming a default value of '0.9V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344407697 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344407698 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344407698 ""}
{ "Info" "ISTA_SDC_FOUND" "rocketchip.sdc " "Reading SDC File: 'rocketchip.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417089 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417125 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417140 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1543344417189 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543344417195 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543344417221 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.599 " "Worst-case setup slack is -0.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599             -60.240 clk  " "   -0.599             -60.240 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.058 " "Worst-case hold slack is 0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 clk  " "    0.058               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.581 " "Worst-case minimum pulse width slack is 0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 clk  " "    0.581               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417239 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.599 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.599" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417264 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.599 (VIOLATED) " "Path #1: Setup slack is -0.599 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : D_E_Register:__module6__\|reg1247 " "From Node    : D_E_Register:__module6__\|reg1247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : E_M_Register:__module8__\|reg1899\[1\] " "To Node      : E_M_Register:__module8__\|reg1899\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.373      4.373  R                    clock network delay " "     4.373      4.373  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.373      0.000                       D_E_Register:__module6__\|reg1247 " "     4.373      0.000                       D_E_Register:__module6__\|reg1247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.588      0.215 RR  uTco              __module6__\|reg1247\|q " "     4.588      0.215 RR  uTco              __module6__\|reg1247\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.714      0.126 RR  CELL  High Speed  D_E_Register:__module6__\|reg1247~la_lab/laboutb\[13\] " "     4.714      0.126 RR  CELL  High Speed  D_E_Register:__module6__\|reg1247~la_lab/laboutb\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.202      0.488 RR    IC  High Speed  __module7__\|sel1598\[31\]~1\|datac " "     5.202      0.488 RR    IC  High Speed  __module7__\|sel1598\[31\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.362      0.160 RR  CELL  High Speed  __module7__\|sel1598\[31\]~1\|combout " "     5.362      0.160 RR  CELL  High Speed  __module7__\|sel1598\[31\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.368      0.006 RR  CELL  High Speed  Execute:__module7__\|sel1598\[31\]~1~la_mlab/laboutb\[16\] " "     5.368      0.006 RR  CELL  High Speed  Execute:__module7__\|sel1598\[31\]~1~la_mlab/laboutb\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.565      0.197 RR    IC  High Speed  __module7__\|LessThan1~35\|datae " "     5.565      0.197 RR    IC  High Speed  __module7__\|LessThan1~35\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.700      0.135 RF  CELL  High Speed  __module7__\|LessThan1~35\|combout " "     5.700      0.135 RF  CELL  High Speed  __module7__\|LessThan1~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.704      0.004 FF  CELL  High Speed  Execute:__module7__\|LessThan1~35~la_lab/laboutb\[4\] " "     5.704      0.004 FF  CELL  High Speed  Execute:__module7__\|LessThan1~35~la_lab/laboutb\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.890      0.186 FF    IC  High Speed  __module7__\|LessThan1~38\|datad " "     5.890      0.186 FF    IC  High Speed  __module7__\|LessThan1~38\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.043      0.153 FR  CELL  High Speed  __module7__\|LessThan1~38\|combout " "     6.043      0.153 FR  CELL  High Speed  __module7__\|LessThan1~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.048      0.005 RR  CELL  High Speed  Execute:__module7__\|LessThan1~38~la_lab/laboutt\[11\] " "     6.048      0.005 RR  CELL  High Speed  Execute:__module7__\|LessThan1~38~la_lab/laboutt\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.349      0.301 RR    IC  High Speed  __module7__\|LessThan1~47\|datae " "     6.349      0.301 RR    IC  High Speed  __module7__\|LessThan1~47\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.450      0.101 RR  CELL  High Speed  __module7__\|LessThan1~47\|combout " "     6.450      0.101 RR  CELL  High Speed  __module7__\|LessThan1~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.455      0.005 RR  CELL  High Speed  Execute:__module7__\|LessThan1~47~la_mlab/laboutt\[2\] " "     6.455      0.005 RR  CELL  High Speed  Execute:__module7__\|LessThan1~47~la_mlab/laboutt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.663      0.208 RR    IC  High Speed  __module7__\|LessThan1~41\|datae " "     6.663      0.208 RR    IC  High Speed  __module7__\|LessThan1~41\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.803      0.140 RR  CELL  High Speed  __module7__\|LessThan1~41\|combout " "     6.803      0.140 RR  CELL  High Speed  __module7__\|LessThan1~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.809      0.006 RR  CELL  High Speed  Execute:__module7__\|LessThan1~41~la_mlab/laboutb\[17\] " "     6.809      0.006 RR  CELL  High Speed  Execute:__module7__\|LessThan1~41~la_mlab/laboutb\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.158      0.349 RR    IC  High Speed  __module8__\|reg1899~227\|datab " "     7.158      0.349 RR    IC  High Speed  __module8__\|reg1899~227\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.427      0.269 RR  CELL  High Speed  __module8__\|reg1899~227\|combout " "     7.427      0.269 RR  CELL  High Speed  __module8__\|reg1899~227\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.432      0.005 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899~227~la_lab/laboutt\[9\] " "     7.432      0.005 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899~227~la_lab/laboutt\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.635      0.203 RR    IC  High Speed  __module8__\|reg1899~14\|dataf " "     7.635      0.203 RR    IC  High Speed  __module8__\|reg1899~14\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.681      0.046 RR  CELL  High Speed  __module8__\|reg1899~14\|combout " "     7.681      0.046 RR  CELL  High Speed  __module8__\|reg1899~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.681      0.000 RR  CELL  High Speed  __module8__\|reg1899\[1\]\|d " "     7.681      0.000 RR  CELL  High Speed  __module8__\|reg1899\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.681      0.000 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899\[1\] " "     7.681      0.000 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500                       latch edge time " "     2.500      2.500                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.560      4.060  R                    clock network delay " "     6.560      4.060  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.830      0.270                       clock pessimism removed " "     6.830      0.270                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.800     -0.030                       clock uncertainty " "     6.800     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.082      0.282     uTsu              E_M_Register:__module8__\|reg1899\[1\] " "     7.082      0.282     uTsu              E_M_Register:__module8__\|reg1899\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.681 " "Data Arrival Time  :     7.681" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.082 " "Data Required Time :     7.082" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.599 (VIOLATED) " "Slack              :    -0.599 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417264 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417264 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.058 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.058" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417271 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417271 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.058  " "Path #1: Hold slack is 0.058 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : F_D_Register:__module3__\|reg299\[19\] " "From Node    : F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : F_D_Register:__module3__\|reg299\[19\] " "To Node      : F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.054      4.054  R                    clock network delay " "     4.054      4.054  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.054      0.000                       F_D_Register:__module3__\|reg299\[19\] " "     4.054      0.000                       F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.240      0.186 FF  uTco              __module3__\|reg299\[19\]\|q " "     4.240      0.186 FF  uTco              __module3__\|reg299\[19\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.240      0.000 FF  CELL  High Speed  __module3__\|reg299~1\|datad " "     4.240      0.000 FF  CELL  High Speed  __module3__\|reg299~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.549      0.309 FF  CELL  High Speed  __module3__\|reg299~1\|combout " "     4.549      0.309 FF  CELL  High Speed  __module3__\|reg299~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.549      0.000 FF  CELL  High Speed  __module3__\|reg299\[19\]\|d " "     4.549      0.000 FF  CELL  High Speed  __module3__\|reg299\[19\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.549      0.000 FF  CELL  High Speed  F_D_Register:__module3__\|reg299\[19\] " "     4.549      0.000 FF  CELL  High Speed  F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.380      4.380  R                    clock network delay " "     4.380      4.380  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.055     -0.325                       clock pessimism removed " "     4.055     -0.325                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.055      0.000                       clock uncertainty " "     4.055      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.491      0.436      uTh              F_D_Register:__module3__\|reg299\[19\] " "     4.491      0.436      uTh              F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.549 " "Data Arrival Time  :     4.549" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.491 " "Data Required Time :     4.491" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.058  " "Slack              :     0.058 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417272 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417272 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543344417273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.615 " "Worst-case setup slack is -0.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615             -40.178 clk  " "   -0.615             -40.178 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.052 " "Worst-case hold slack is 0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 clk  " "    0.052               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.466 " "Worst-case minimum pulse width slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clk  " "    0.466               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.615 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.615" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.615 (VIOLATED) " "Path #1: Setup slack is -0.615 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : CSR_Handler:__module17__\|altsyncram:mem3543_rtl_0\|altsyncram_7li1:auto_generated\|ram_block1a2~reg1 " "From Node    : CSR_Handler:__module17__\|altsyncram:mem3543_rtl_0\|altsyncram_7li1:auto_generated\|ram_block1a2~reg1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : E_M_Register:__module8__\|reg1899\[2\] " "To Node      : E_M_Register:__module8__\|reg1899\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.564      4.564  R                    clock network delay " "     4.564      4.564  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.564      0.000                       CSR_Handler:__module17__\|altsyncram:mem3543_rtl_0\|altsyncram_7li1:auto_generated\|ram_block1a2~reg1 " "     4.564      0.000                       CSR_Handler:__module17__\|altsyncram:mem3543_rtl_0\|altsyncram_7li1:auto_generated\|ram_block1a2~reg1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.653      2.089 FF  uTco              __module17__\|mem3543_rtl_0\|auto_generated\|ram_block1a2\|portbdataout\[0\] " "     6.653      2.089 FF  uTco              __module17__\|mem3543_rtl_0\|auto_generated\|ram_block1a2\|portbdataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.148      0.495 FF    IC  High Speed  __module17__\|mem3543~9\|dataf " "     7.148      0.495 FF    IC  High Speed  __module17__\|mem3543~9\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.192      0.044 FF  CELL  High Speed  __module17__\|mem3543~9\|combout " "     7.192      0.044 FF  CELL  High Speed  __module17__\|mem3543~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.197      0.005 FF  CELL  High Speed  CSR_Handler:__module17__\|mem3543~9~la_mlab/laboutb\[19\] " "     7.197      0.005 FF  CELL  High Speed  CSR_Handler:__module17__\|mem3543~9~la_mlab/laboutb\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.483      0.286 FF    IC  High Speed  __module8__\|reg1899~223\|datad " "     7.483      0.286 FF    IC  High Speed  __module8__\|reg1899~223\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.652      0.169 FF  CELL  High Speed  __module8__\|reg1899~223\|combout " "     7.652      0.169 FF  CELL  High Speed  __module8__\|reg1899~223\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.656      0.004 FF  CELL  High Speed  E_M_Register:__module8__\|reg1899~223~la_lab/laboutb\[8\] " "     7.656      0.004 FF  CELL  High Speed  E_M_Register:__module8__\|reg1899~223~la_lab/laboutb\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.813      0.157 FF    IC  High Speed  __module8__\|reg1899~19\|dataf " "     7.813      0.157 FF    IC  High Speed  __module8__\|reg1899~19\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.857      0.044 FF  CELL  High Speed  __module8__\|reg1899~19\|combout " "     7.857      0.044 FF  CELL  High Speed  __module8__\|reg1899~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.857      0.000 FF  CELL  High Speed  __module8__\|reg1899\[2\]\|d " "     7.857      0.000 FF  CELL  High Speed  __module8__\|reg1899\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.857      0.000 FF  CELL  High Speed  E_M_Register:__module8__\|reg1899\[2\] " "     7.857      0.000 FF  CELL  High Speed  E_M_Register:__module8__\|reg1899\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500                       latch edge time " "     2.500      2.500                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.702      4.202  R                    clock network delay " "     6.702      4.202  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.994      0.292                       clock pessimism removed " "     6.994      0.292                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.964     -0.030                       clock uncertainty " "     6.964     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.242      0.278     uTsu              E_M_Register:__module8__\|reg1899\[2\] " "     7.242      0.278     uTsu              E_M_Register:__module8__\|reg1899\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.857 " "Data Arrival Time  :     7.857" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.242 " "Data Required Time :     7.242" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.615 (VIOLATED) " "Slack              :    -0.615 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417330 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.052 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.052" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417338 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.052  " "Path #1: Hold slack is 0.052 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : E_M_Register:__module8__\|reg1953\[0\] " "From Node    : E_M_Register:__module8__\|reg1953\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : M_W_Register:__module11__\|reg2631\[11\] " "To Node      : M_W_Register:__module11__\|reg2631\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.175      4.175  R                    clock network delay " "     4.175      4.175  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.175      0.000                       E_M_Register:__module8__\|reg1953\[0\] " "     4.175      0.000                       E_M_Register:__module8__\|reg1953\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.364      0.189 FF  uTco              __module8__\|reg1953\[0\]\|q " "     4.364      0.189 FF  uTco              __module8__\|reg1953\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.427      0.063 FF  CELL  High Speed  E_M_Register:__module8__\|reg1953\[0\]~la_lab/laboutb\[9\] " "     4.427      0.063 FF  CELL  High Speed  E_M_Register:__module8__\|reg1953\[0\]~la_lab/laboutb\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.808      0.381 FF    IC       Mixed  __module11__\|reg2631~10\|dataf " "     4.808      0.381 FF    IC       Mixed  __module11__\|reg2631~10\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.850      0.042 FF  CELL   Low Power  __module11__\|reg2631~10\|combout " "     4.850      0.042 FF  CELL   Low Power  __module11__\|reg2631~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.850      0.000 FF  CELL   Low Power  __module11__\|reg2631\[11\]\|d " "     4.850      0.000 FF  CELL   Low Power  __module11__\|reg2631\[11\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.850      0.000 FF  CELL   Low Power  M_W_Register:__module11__\|reg2631\[11\] " "     4.850      0.000 FF  CELL   Low Power  M_W_Register:__module11__\|reg2631\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.551      4.551  R                    clock network delay " "     4.551      4.551  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.259     -0.292                       clock pessimism removed " "     4.259     -0.292                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.259      0.000                       clock uncertainty " "     4.259      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.798      0.539      uTh              M_W_Register:__module11__\|reg2631\[11\] " "     4.798      0.539      uTh              M_W_Register:__module11__\|reg2631\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.850 " "Data Arrival Time  :     4.850" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.798 " "Data Required Time :     4.798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.052  " "Slack              :     0.052 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417338 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417338 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 100C Model" {  } {  } 0 0 "Analyzing Fast 900mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543344417339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.458 " "Worst-case setup slack is 0.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 clk  " "    0.458               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 clk  " "    0.023               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.780 " "Worst-case minimum pulse width slack is 0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 clk  " "    0.780               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.458 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.458" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417385 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417385 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.458  " "Path #1: Setup slack is 0.458 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : D_E_Register:__module6__\|reg1247 " "From Node    : D_E_Register:__module6__\|reg1247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : E_M_Register:__module8__\|reg1899\[3\] " "To Node      : E_M_Register:__module8__\|reg1899\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.769      2.769  R                    clock network delay " "     2.769      2.769  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.769      0.000                       D_E_Register:__module6__\|reg1247 " "     2.769      0.000                       D_E_Register:__module6__\|reg1247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.890      0.121 RR  uTco              __module6__\|reg1247\|q " "     2.890      0.121 RR  uTco              __module6__\|reg1247\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.956      0.066 RR  CELL  High Speed  D_E_Register:__module6__\|reg1247~la_lab/laboutb\[13\] " "     2.956      0.066 RR  CELL  High Speed  D_E_Register:__module6__\|reg1247~la_lab/laboutb\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.235      0.279 RR    IC  High Speed  __module7__\|sel1598\[5\]~15\|dataf " "     3.235      0.279 RR    IC  High Speed  __module7__\|sel1598\[5\]~15\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.261      0.026 RR  CELL  High Speed  __module7__\|sel1598\[5\]~15\|combout " "     3.261      0.026 RR  CELL  High Speed  __module7__\|sel1598\[5\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.266      0.005 RR  CELL  High Speed  Execute:__module7__\|sel1598\[5\]~15~la_lab/laboutt\[15\] " "     3.266      0.005 RR  CELL  High Speed  Execute:__module7__\|sel1598\[5\]~15~la_lab/laboutt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      0.233 RR    IC  High Speed  __module7__\|ShiftLeft0~9\|datac " "     3.499      0.233 RR    IC  High Speed  __module7__\|ShiftLeft0~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.589      0.090 RF  CELL  High Speed  __module7__\|ShiftLeft0~9\|combout " "     3.589      0.090 RF  CELL  High Speed  __module7__\|ShiftLeft0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.595      0.006 FF  CELL  High Speed  Execute:__module7__\|ShiftLeft0~9~la_mlab/laboutt\[11\] " "     3.595      0.006 FF  CELL  High Speed  Execute:__module7__\|ShiftLeft0~9~la_mlab/laboutt\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.831      0.236 FF    IC  High Speed  __module7__\|ShiftLeft0~10\|datac " "     3.831      0.236 FF    IC  High Speed  __module7__\|ShiftLeft0~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.913      0.082 FF  CELL  High Speed  __module7__\|ShiftLeft0~10\|combout " "     3.913      0.082 FF  CELL  High Speed  __module7__\|ShiftLeft0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.917      0.004 FF  CELL  High Speed  Execute:__module7__\|ShiftLeft0~10~la_lab/laboutb\[12\] " "     3.917      0.004 FF  CELL  High Speed  Execute:__module7__\|ShiftLeft0~10~la_lab/laboutb\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.051      0.134 FF    IC  High Speed  __module8__\|reg1899\[2\]~0\|dataf " "     4.051      0.134 FF    IC  High Speed  __module8__\|reg1899\[2\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.078      0.027 FF  CELL  High Speed  __module8__\|reg1899\[2\]~0\|combout " "     4.078      0.027 FF  CELL  High Speed  __module8__\|reg1899\[2\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082      0.004 FF  CELL  High Speed  E_M_Register:__module8__\|reg1899\[2\]~0~la_lab/laboutt\[2\] " "     4.082      0.004 FF  CELL  High Speed  E_M_Register:__module8__\|reg1899\[2\]~0~la_lab/laboutt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.444      0.362 FF    IC  High Speed  __module8__\|reg1899\[2\]~5\|dataf " "     4.444      0.362 FF    IC  High Speed  __module8__\|reg1899\[2\]~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.472      0.028 FR  CELL  High Speed  __module8__\|reg1899\[2\]~5\|combout " "     4.472      0.028 FR  CELL  High Speed  __module8__\|reg1899\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.477      0.005 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899\[2\]~5~la_lab/laboutt\[15\] " "     4.477      0.005 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899\[2\]~5~la_lab/laboutt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.585      0.108 RR    IC  High Speed  __module8__\|reg1899~219\|datab " "     4.585      0.108 RR    IC  High Speed  __module8__\|reg1899~219\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.719      0.134 RR  CELL  High Speed  __module8__\|reg1899~219\|combout " "     4.719      0.134 RR  CELL  High Speed  __module8__\|reg1899~219\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.724      0.005 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899~219~la_lab/laboutt\[5\] " "     4.724      0.005 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899~219~la_lab/laboutt\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.843      0.119 RR    IC  High Speed  __module8__\|reg1899~24\|datad " "     4.843      0.119 RR    IC  High Speed  __module8__\|reg1899~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.915      0.072 RR  CELL  High Speed  __module8__\|reg1899~24\|combout " "     4.915      0.072 RR  CELL  High Speed  __module8__\|reg1899~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.915      0.000 RR  CELL  High Speed  __module8__\|reg1899\[3\]\|d " "     4.915      0.000 RR  CELL  High Speed  __module8__\|reg1899\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.915      0.000 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899\[3\] " "     4.915      0.000 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500                       latch edge time " "     2.500      2.500                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.065      2.565  R                    clock network delay " "     5.065      2.565  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.242      0.177                       clock pessimism removed " "     5.242      0.177                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.212     -0.030                       clock uncertainty " "     5.212     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.373      0.161     uTsu              E_M_Register:__module8__\|reg1899\[3\] " "     5.373      0.161     uTsu              E_M_Register:__module8__\|reg1899\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.915 " "Data Arrival Time  :     4.915" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.373 " "Data Required Time :     5.373" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.458  " "Slack              :     0.458 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417386 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417386 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417392 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.023  " "Path #1: Hold slack is 0.023 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : F_D_Register:__module3__\|reg299\[19\] " "From Node    : F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : F_D_Register:__module3__\|reg299\[19\] " "To Node      : F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.556      2.556  R                    clock network delay " "     2.556      2.556  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.556      0.000                       F_D_Register:__module3__\|reg299\[19\] " "     2.556      0.000                       F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.662      0.106 FF  uTco              __module3__\|reg299\[19\]\|q " "     2.662      0.106 FF  uTco              __module3__\|reg299\[19\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.662      0.000 FF  CELL  High Speed  __module3__\|reg299~1\|datad " "     2.662      0.000 FF  CELL  High Speed  __module3__\|reg299~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.820      0.158 FF  CELL  High Speed  __module3__\|reg299~1\|combout " "     2.820      0.158 FF  CELL  High Speed  __module3__\|reg299~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.820      0.000 FF  CELL  High Speed  __module3__\|reg299\[19\]\|d " "     2.820      0.000 FF  CELL  High Speed  __module3__\|reg299\[19\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.820      0.000 FF  CELL  High Speed  F_D_Register:__module3__\|reg299\[19\] " "     2.820      0.000 FF  CELL  High Speed  F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.764      2.764  R                    clock network delay " "     2.764      2.764  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.555     -0.209                       clock pessimism removed " "     2.555     -0.209                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.555      0.000                       clock uncertainty " "     2.555      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.797      0.242      uTh              F_D_Register:__module3__\|reg299\[19\] " "     2.797      0.242      uTh              F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.820 " "Data Arrival Time  :     2.820" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.797 " "Data Required Time :     2.797" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.023  " "Slack              :     0.023 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417392 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417392 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543344417393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.781 " "Worst-case setup slack is 0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 clk  " "    0.781               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 clk  " "    0.020               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.780 " "Worst-case minimum pulse width slack is 0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 clk  " "    0.780               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543344417420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417420 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.781 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.781" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.781  " "Path #1: Setup slack is 0.781 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : D_E_Register:__module6__\|reg1247 " "From Node    : D_E_Register:__module6__\|reg1247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : E_M_Register:__module8__\|reg1899\[3\] " "To Node      : E_M_Register:__module8__\|reg1899\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      2.524  R                    clock network delay " "     2.524      2.524  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      0.000                       D_E_Register:__module6__\|reg1247 " "     2.524      0.000                       D_E_Register:__module6__\|reg1247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.117 RR  uTco              __module6__\|reg1247\|q " "     2.641      0.117 RR  uTco              __module6__\|reg1247\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.705      0.064 RR  CELL  High Speed  D_E_Register:__module6__\|reg1247~la_lab/laboutb\[13\] " "     2.705      0.064 RR  CELL  High Speed  D_E_Register:__module6__\|reg1247~la_lab/laboutb\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.919      0.214 RR    IC  High Speed  __module7__\|sel1598\[5\]~15\|dataf " "     2.919      0.214 RR    IC  High Speed  __module7__\|sel1598\[5\]~15\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      0.025 RR  CELL  High Speed  __module7__\|sel1598\[5\]~15\|combout " "     2.944      0.025 RR  CELL  High Speed  __module7__\|sel1598\[5\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.948      0.004 RR  CELL  High Speed  Execute:__module7__\|sel1598\[5\]~15~la_lab/laboutt\[15\] " "     2.948      0.004 RR  CELL  High Speed  Execute:__module7__\|sel1598\[5\]~15~la_lab/laboutt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.127      0.179 RR    IC  High Speed  __module7__\|ShiftLeft0~9\|datac " "     3.127      0.179 RR    IC  High Speed  __module7__\|ShiftLeft0~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.213      0.086 RF  CELL  High Speed  __module7__\|ShiftLeft0~9\|combout " "     3.213      0.086 RF  CELL  High Speed  __module7__\|ShiftLeft0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.218      0.005 FF  CELL  High Speed  Execute:__module7__\|ShiftLeft0~9~la_mlab/laboutt\[11\] " "     3.218      0.005 FF  CELL  High Speed  Execute:__module7__\|ShiftLeft0~9~la_mlab/laboutt\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      0.192 FF    IC  High Speed  __module7__\|ShiftLeft0~10\|datac " "     3.410      0.192 FF    IC  High Speed  __module7__\|ShiftLeft0~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.490      0.080 FF  CELL  High Speed  __module7__\|ShiftLeft0~10\|combout " "     3.490      0.080 FF  CELL  High Speed  __module7__\|ShiftLeft0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.494      0.004 FF  CELL  High Speed  Execute:__module7__\|ShiftLeft0~10~la_lab/laboutb\[12\] " "     3.494      0.004 FF  CELL  High Speed  Execute:__module7__\|ShiftLeft0~10~la_lab/laboutb\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.604      0.110 FF    IC  High Speed  __module8__\|reg1899\[2\]~0\|dataf " "     3.604      0.110 FF    IC  High Speed  __module8__\|reg1899\[2\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.630      0.026 FF  CELL  High Speed  __module8__\|reg1899\[2\]~0\|combout " "     3.630      0.026 FF  CELL  High Speed  __module8__\|reg1899\[2\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.004 FF  CELL  High Speed  E_M_Register:__module8__\|reg1899\[2\]~0~la_lab/laboutt\[2\] " "     3.634      0.004 FF  CELL  High Speed  E_M_Register:__module8__\|reg1899\[2\]~0~la_lab/laboutt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      0.298 FF    IC  High Speed  __module8__\|reg1899\[2\]~5\|dataf " "     3.932      0.298 FF    IC  High Speed  __module8__\|reg1899\[2\]~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.958      0.026 FR  CELL  High Speed  __module8__\|reg1899\[2\]~5\|combout " "     3.958      0.026 FR  CELL  High Speed  __module8__\|reg1899\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.962      0.004 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899\[2\]~5~la_lab/laboutt\[15\] " "     3.962      0.004 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899\[2\]~5~la_lab/laboutt\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.047      0.085 RR    IC  High Speed  __module8__\|reg1899~219\|datab " "     4.047      0.085 RR    IC  High Speed  __module8__\|reg1899~219\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.180      0.133 RR  CELL  High Speed  __module8__\|reg1899~219\|combout " "     4.180      0.133 RR  CELL  High Speed  __module8__\|reg1899~219\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.184      0.004 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899~219~la_lab/laboutt\[5\] " "     4.184      0.004 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899~219~la_lab/laboutt\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.277      0.093 RR    IC  High Speed  __module8__\|reg1899~24\|datad " "     4.277      0.093 RR    IC  High Speed  __module8__\|reg1899~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.347      0.070 RR  CELL  High Speed  __module8__\|reg1899~24\|combout " "     4.347      0.070 RR  CELL  High Speed  __module8__\|reg1899~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.347      0.000 RR  CELL  High Speed  __module8__\|reg1899\[3\]\|d " "     4.347      0.000 RR  CELL  High Speed  __module8__\|reg1899\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.347      0.000 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899\[3\] " "     4.347      0.000 RR  CELL  High Speed  E_M_Register:__module8__\|reg1899\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500                       latch edge time " "     2.500      2.500                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.835      2.335  R                    clock network delay " "     4.835      2.335  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.165                       clock pessimism removed " "     5.000      0.165                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.970     -0.030                       clock uncertainty " "     4.970     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.128      0.158     uTsu              E_M_Register:__module8__\|reg1899\[3\] " "     5.128      0.158     uTsu              E_M_Register:__module8__\|reg1899\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.347 " "Data Arrival Time  :     4.347" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.128 " "Data Required Time :     5.128" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.781  " "Slack              :     0.781 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417441 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.020 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.020" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417449 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.020  " "Path #1: Hold slack is 0.020 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : F_D_Register:__module3__\|reg299\[19\] " "From Node    : F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : F_D_Register:__module3__\|reg299\[19\] " "To Node      : F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322      2.322  R                    clock network delay " "     2.322      2.322  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322      0.000                       F_D_Register:__module3__\|reg299\[19\] " "     2.322      0.000                       F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425      0.103 FF  uTco              __module3__\|reg299\[19\]\|q " "     2.425      0.103 FF  uTco              __module3__\|reg299\[19\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425      0.000 FF  CELL  High Speed  __module3__\|reg299~1\|datad " "     2.425      0.000 FF  CELL  High Speed  __module3__\|reg299~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.580      0.155 FF  CELL  High Speed  __module3__\|reg299~1\|combout " "     2.580      0.155 FF  CELL  High Speed  __module3__\|reg299~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.580      0.000 FF  CELL  High Speed  __module3__\|reg299\[19\]\|d " "     2.580      0.000 FF  CELL  High Speed  __module3__\|reg299\[19\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.580      0.000 FF  CELL  High Speed  F_D_Register:__module3__\|reg299\[19\] " "     2.580      0.000 FF  CELL  High Speed  F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.516      2.516  R                    clock network delay " "     2.516      2.516  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322     -0.194                       clock pessimism removed " "     2.322     -0.194                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322      0.000                       clock uncertainty " "     2.322      0.000                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.560      0.238      uTh              F_D_Register:__module3__\|reg299\[19\] " "     2.560      0.238      uTh              F_D_Register:__module3__\|reg299\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.580 " "Data Arrival Time  :     2.580" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.560 " "Data Required Time :     2.560" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.020  " "Slack              :     0.020 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1543344417449 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417449 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417550 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2945 " "Peak virtual memory: 2945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543344417737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 13:46:57 2018 " "Processing ended: Tue Nov 27 13:46:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543344417737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543344417737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543344417737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543344417737 ""}
