{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479980065641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479980065643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 09:34:25 2016 " "Processing started: Thu Nov 24 09:34:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479980065643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980065643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX7_top -c EX7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX7_top -c EX7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980065643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479980066172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479980066172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_to_7seg " "Found entity 1: dec_to_7seg" {  } { { "dec_to_7seg.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/dec_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479980074986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980074986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr7 " "Found entity 1: lfsr7" {  } { { "LFSR.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/LFSR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479980074990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980074990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex7_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX7_top " "Found entity 1: EX7_top" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479980074994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980074994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980074998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980074999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980074999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980074999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980074999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980074999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980074999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980074999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980074999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980074999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980075000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980075000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file b_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_to_bcd " "Found entity 1: b_to_bcd" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479980075000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980075000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "add3_ge5.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/add3_ge5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479980075004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980075004 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(8) " "Verilog HDL Instantiation warning at EX7_top.v(8): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980075004 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(10) " "Verilog HDL Instantiation warning at EX7_top.v(10): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980075005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(12) " "Verilog HDL Instantiation warning at EX7_top.v(12): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980075005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(13) " "Verilog HDL Instantiation warning at EX7_top.v(13): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980075005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(14) " "Verilog HDL Instantiation warning at EX7_top.v(14): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980075005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(15) " "Verilog HDL Instantiation warning at EX7_top.v(15): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980075006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EX7_top " "Elaborating entity \"EX7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479980075092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr7 lfsr7:comb_3 " "Elaborating entity \"lfsr7\" for hierarchy \"lfsr7:comb_3\"" {  } { { "EX7_top.v" "comb_3" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479980075151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_to_bcd b_to_bcd:comb_4 " "Elaborating entity \"b_to_bcd\" for hierarchy \"b_to_bcd:comb_4\"" {  } { { "EX7_top.v" "comb_4" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479980075175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 b_to_bcd:comb_4\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"b_to_bcd:comb_4\|add3_ge5:A1\"" {  } { { "b_to_bcd.v" "A1" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479980075193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_7seg dec_to_7seg:comb_5 " "Elaborating entity \"dec_to_7seg\" for hierarchy \"dec_to_7seg:comb_5\"" {  } { { "EX7_top.v" "comb_5" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479980075220 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479980075888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[1\] GND " "Pin \"BCD2\[1\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|BCD2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[2\] GND " "Pin \"BCD2\[2\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|BCD2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[3\] GND " "Pin \"BCD2\[3\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|BCD2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD3\[0\] GND " "Pin \"BCD3\[0\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|BCD3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD3\[1\] GND " "Pin \"BCD3\[1\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|BCD3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD3\[2\] GND " "Pin \"BCD3\[2\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|BCD3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD3\[3\] GND " "Pin \"BCD3\[3\]\" is stuck at GND" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479980075950 "|EX7_top|BCD3[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1479980075950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479980076038 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.map.smsg " "Generated suppressed messages file //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980076364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479980076592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479980076592 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479980076997 "|EX7_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479980076997 "|EX7_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479980076997 "|EX7_top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1479980076997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479980076999 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479980076999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479980076999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479980076999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479980077059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 09:34:37 2016 " "Processing ended: Thu Nov 24 09:34:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479980077059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479980077059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479980077059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980077059 ""}
