// Seed: 3357228182
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    input wand id_8,
    input wand id_9,
    output tri0 id_10,
    input wire id_11,
    output supply0 id_12
);
  assign id_3 = (1) ? -1 != id_11 : -1 ? -1 : id_11;
endmodule
module module_1 #(
    parameter id_3 = 32'd72
) (
    input supply0 id_0,
    output uwire id_1,
    output wire id_2,
    input tri0 _id_3,
    input tri id_4,
    output wand id_5,
    input tri0 id_6,
    output uwire id_7,
    input wand id_8,
    output supply0 id_9
);
  logic [-1 : 1  +  id_3] id_11;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_8,
      id_9,
      id_6,
      id_6,
      id_7,
      id_6,
      id_8,
      id_6,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
