<?xml version="1.0"?>
<technology>
  <library>
    <name>STD_FU</name>
    <cell>
      <name>checksum</name>
      <operation operation_name="checksum" bounded="0" cycles="0" execution_time="0"/>
      <circuit>
        <component_o id="checksum">
          <description>This component is automatically generated by bambu</description>
          <copyright>Copyright (C) 2017-2020 Politecnico di Milano</copyright>
          <authors>none</authors>
          <license>LGPLv3</license>
          <structural_type_descriptor id_type="checksum"/>
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="in_val1" dir="IN">
            <structural_type_descriptor type="UINT" size="64"/>
          </port_o>
          <port_o id="in_val2" dir="IN">
            <structural_type_descriptor type="UINT" size="64"/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="out_val" dir="OUT">
            <structural_type_descriptor type="UINT" size="8"/>
          </port_o>
          <NP_functionality LIBRARY="checksum " VERILOG_FILE_PROVIDED="checksum.v"/>
        </component_o>
      </circuit>
    </cell>
  </library>
</technology>
