// Seed: 1039834955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd27
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout reg id_1;
  always @(posedge 1 or(1)) id_1 = id_2;
  assign id_1 = -1'h0;
  assign id_1 = id_2;
  wire _id_4;
  wire id_5;
  logic [7:0] id_6;
  always @(posedge id_6) id_6[id_4] = id_1;
  wire [-1 'b0 : id_4] id_7;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_5,
      id_7,
      id_5
  );
  logic id_9;
  ;
  logic [1 : -1  +  1] id_10 = -1;
endmodule
