// Seed: 2978727736
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_6;
  type_13 id_7 (
      .id_0(id_2),
      .id_1(id_6 - id_1)
  );
  logic id_8, id_9, id_10, id_11;
endmodule
