#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar  8 16:07:23 2025
# Process ID: 3116
# Current directory: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10032 D:\FPGA_Learning_Journey\Pro\OV5640_ETH_udp___\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.dcp' for cell 'eth_udp_send_inst/eth_dcfifor_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1356.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1965.035 ; gain = 534.152
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2010.066 ; gain = 916.918
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7a35t (JTAG device index = 0) and the probes file(s) D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx.
 The core at location uuid_3B505A030738513C98471D25F5B1F848 has different widths for ILA input port 0. Port width in the device core is 14, but port width in the probes file is 8.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/impl_1/ov5640_eth_udp.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq16'u224 [get_hw_probes h_cnt -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Mar-08 16:11:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Mar-08 16:11:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  8 16:43:39 2025...
