{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706040819151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706040819151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 01:43:39 2024 " "Processing started: Wed Jan 24 01:43:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706040819151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040819151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040819151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706040819608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706040819620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828691 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg16BIT-Behave " "Found design unit 1: tb_Reg16BIT-Behave" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828691 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg16BIT " "Found entity 1: tb_Reg16BIT" {  } { { "tb_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Reg16BIT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828706 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828706 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828706 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-testbench " "Found design unit 1: tb_Memory-testbench" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828706 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-Behave " "Found design unit 1: tb_ALU-Behave" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828706 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828722 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828722 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828722 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828722 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828738 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_reg16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_reg16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_Reg16BIT-DutWrap " "Found design unit 1: DUT_Reg16BIT-DutWrap" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828738 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_Reg16BIT " "Found entity 1: DUT_Reg16BIT" {  } { { "DUT_Reg16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_Reg16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT_ALU-DutWrap " "Found design unit 1: DUT_ALU-DutWrap" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828738 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT_ALU " "Found entity 1: DUT_ALU" {  } { { "DUT_ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/DUT_ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828748 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828748 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828755 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706040828755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(186) " "VHDL Process Statement warning at CPU.vhdl(186): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BM8 CPU.vhdl(296) " "VHDL Process Statement warning at CPU.vhdl(296): inferring latch(es) for signal or variable \"BM8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(608) " "VHDL Process Statement warning at CPU.vhdl(608): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(617) " "VHDL Process Statement warning at CPU.vhdl(617): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(626) " "VHDL Process Statement warning at CPU.vhdl(626): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(645) " "VHDL Process Statement warning at CPU.vhdl(645): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(654) " "VHDL Process Statement warning at CPU.vhdl(654): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(664) " "VHDL Process Statement warning at CPU.vhdl(664): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(677) " "VHDL Process Statement warning at CPU.vhdl(677): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(692) " "VHDL Process Statement warning at CPU.vhdl(692): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(713) " "VHDL Process Statement warning at CPU.vhdl(713): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(715) " "VHDL Process Statement warning at CPU.vhdl(715): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(717) " "VHDL Process Statement warning at CPU.vhdl(717): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM4 CPU.vhdl(719) " "VHDL Process Statement warning at CPU.vhdl(719): signal \"BM4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_datatemp CPU.vhdl(720) " "VHDL Process Statement warning at CPU.vhdl(720): signal \"R7_datatemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(711) " "VHDL Process Statement warning at CPU.vhdl(711): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_data CPU.vhdl(751) " "VHDL Process Statement warning at CPU.vhdl(751): signal \"T4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(726) " "VHDL Process Statement warning at CPU.vhdl(726): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(757) " "VHDL Process Statement warning at CPU.vhdl(757): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(768) " "VHDL Process Statement warning at CPU.vhdl(768): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(781) " "VHDL Process Statement warning at CPU.vhdl(781): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(783) " "VHDL Process Statement warning at CPU.vhdl(783): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(785) " "VHDL Process Statement warning at CPU.vhdl(785): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BM8 CPU.vhdl(787) " "VHDL Process Statement warning at CPU.vhdl(787): signal \"BM8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_update CPU.vhdl(788) " "VHDL Process Statement warning at CPU.vhdl(788): signal \"R7_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(779) " "VHDL Process Statement warning at CPU.vhdl(779): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(794) " "VHDL Process Statement warning at CPU.vhdl(794): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(805) " "VHDL Process Statement warning at CPU.vhdl(805): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(805) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(805) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(805) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(805)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(794) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(794) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(794) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(794)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(779) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(779) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(779) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(779) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(779) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(779) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(779) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(779) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(779) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(779) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(779) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(779) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(779) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(779) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(779) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(779) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(779)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(768) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(768) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(768) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(768) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(768) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(768) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(768) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(768) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(768) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(768) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(768) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(768) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(768) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(768) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(768) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(768) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(768)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(757) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(757) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(757) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(757) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(757) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(757) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(757) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(757) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(757) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(757) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(757) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(757) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(757) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(757) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(757) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(757) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(757)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(726) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(726) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(726) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(726) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(726) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(726) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(726) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(726) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(726) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(726) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(726) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(726) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(726) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(726) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(726) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(726) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(726)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(711) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(711) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(711) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(711) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(711) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(711) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(711) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(711) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(711) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(711) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(711) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(711) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(711) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(711) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(711) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(711) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(711)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(692) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(692) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(692) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828785 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(692) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(692) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(692) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(692) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(692) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(692) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(692) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(692) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(692) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(692) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(692) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(692) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(692) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(692)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(677) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(677) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(677) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(677)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(664) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(664) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(664) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(664) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(664)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(654) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(654)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 654 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(645) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(645)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(626) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(626)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 626 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(617) " "Inferred latch for \"Z_flag\" at CPU.vhdl(617)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 617 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(608) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(608)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 608 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BM8 CPU.vhdl(296) " "Inferred latch for \"BM8\" at CPU.vhdl(296)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 296 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sy CPU.vhdl(186) " "Inferred latch for \"state_next.Sy\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.Sx CPU.vhdl(186) " "Inferred latch for \"state_next.Sx\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(186) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(186) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(186) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(186) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(186) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(186) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(186) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(186) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(186) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(186) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(186) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(186) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(186) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(186) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(186) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(186) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(186) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(186) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(186) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(186)" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040828800 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(44) " "VHDL Process Statement warning at Memory.vhdl(44): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(44) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(44) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(44) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(44) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(44) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(44) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(44) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(44) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(44) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(44) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(44) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(44) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(44) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(44) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(44) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(44) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(44)" {  } { { "Memory.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Memory.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040828816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040828831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040828831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3350 " "Latch state_next.S11_3350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 805 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3435 " "Latch state_next.S6_3435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3520 " "Latch state_next.S1_3520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_3231 " "Latch state_next.S1delay_3231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr22 " "Ports D and ENA on the latch are fed by the same signal WideOr22" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 677 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3503 " "Latch state_next.S2_3503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_3248 " "Latch state_next.S17_3248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3452 " "Latch state_next.S5_3452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3401 " "Latch state_next.S8_3401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832397 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr14 " "Ports ENA and PRE on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr24 " "Ports ENA and PRE on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr24 " "Ports ENA and CLR on the latch are fed by the same signal WideOr24" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 664 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_3299 " "Latch state_next.S14_3299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.Sx_3214 " "Latch state_next.Sx_3214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr9 " "Ports D and ENA on the latch are fed by the same signal WideOr9" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[8\] " "Latch M6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[9\] " "Latch M6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[10\] " "Latch M6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[11\] " "Latch M6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 757 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3486 " "Latch state_next.S3_3486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_3282 " "Latch state_next.S15_3282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr14 " "Ports D and ENA on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr14 " "Ports ENA and CLR on the latch are fed by the same signal WideOr14" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 726 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.Sx " "Ports D and ENA on the latch are fed by the same signal state_present.Sx" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3384 " "Latch state_next.S9_3384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3367 " "Latch state_next.S10_3367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3469 " "Latch state_next.S4_3469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3418 " "Latch state_next.S7_3418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_3265 " "Latch state_next.S16_3265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3333 " "Latch state_next.S12_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 186 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 768 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr13 " "Ports D and ENA on the latch are fed by the same signal WideOr13" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 779 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 309 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 692 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706040832413 ""}  } { { "CPU.vhdl" "" { Text "C:/Users/ASUS/Downloads/Codes/Codes_new/CPU.vhdl" 645 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706040832413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706040833635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706040838108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706040838108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8226 " "Implemented 8226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706040838433 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706040838433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8208 " "Implemented 8208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706040838433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706040838433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 326 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706040838456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 01:43:58 2024 " "Processing ended: Wed Jan 24 01:43:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706040838456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706040838456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706040838456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706040838456 ""}
