/*
 * Diag team: vdc_diag@apm.com
 * $Id: apm88xxxx_serdes_koolchip.h,v 1.6 2013/04/07 02:48:46 hknguyen Exp $
 **
 * apm88xxxx_serdes_koolchip.h
 *
 *  Created on: Jan 22, 2013
 *      Author: hknguyen
 */

#ifndef APM88XXXX_SERDES_KOOLCHIP_H_
#define APM88XXXX_SERDES_KOOLCHIP_H_
/****** CMU_reg39 Start *****/

#define KC_SERDES_CMU_REGS_CMU_REG0__ADDR                  0x0
#define KC_SERDES_CMU_REGS_CMU_REG1__ADDR                  0x2
#define KC_SERDES_CMU_REGS_CMU_REG2__ADDR                  0x4
#define KC_SERDES_CMU_REGS_CMU_REG3__ADDR                  0x6
#define KC_SERDES_CMU_REGS_CMU_REG4__ADDR                  0x8
#define KC_SERDES_CMU_REGS_CMU_REG5__ADDR                  0xa
#define KC_SERDES_CMU_REGS_CMU_REG6__ADDR                  0xc
#define KC_SERDES_CMU_REGS_CMU_REG7__ADDR                  0xe
#define KC_SERDES_CMU_REGS_CMU_REG8__ADDR                  0x10
#define KC_SERDES_CMU_REGS_CMU_REG9__ADDR                  0x12
#define KC_SERDES_CMU_REGS_CMU_REG10__ADDR                 0x14
#define KC_SERDES_CMU_REGS_CMU_REG11__ADDR                 0x16
#define KC_SERDES_CMU_REGS_CMU_REG12__ADDR                 0x18
#define KC_SERDES_CMU_REGS_CMU_REG13__ADDR                 0x1a
#define KC_SERDES_CMU_REGS_CMU_REG14__ADDR                 0x1c
#define KC_SERDES_CMU_REGS_CMU_REG15__ADDR                 0x1e
#define KC_SERDES_CMU_REGS_CMU_REG16__ADDR                 0x20
#define KC_SERDES_CMU_REGS_CMU_REG17__ADDR                 0x22
#define KC_SERDES_CMU_REGS_CMU_REG18__ADDR                 0x24
#define KC_SERDES_CMU_REGS_CMU_REG19__ADDR                 0x26
#define KC_SERDES_CMU_REGS_CMU_REG20__ADDR                 0x28
#define KC_SERDES_CMU_REGS_CMU_REG21__ADDR                 0x2a
#define KC_SERDES_CMU_REGS_CMU_REG22__ADDR                 0x2c
#define KC_SERDES_CMU_REGS_CMU_REG23__ADDR                 0x2e
#define KC_SERDES_CMU_REGS_CMU_REG24__ADDR                 0x30
#define KC_SERDES_CMU_REGS_CMU_REG25__ADDR                 0x32
#define KC_SERDES_CMU_REGS_CMU_REG26__ADDR                 0x34
#define KC_SERDES_CMU_REGS_CMU_REG27__ADDR                 0x36
#define KC_SERDES_CMU_REGS_CMU_REG28__ADDR                 0x38
#define KC_SERDES_CMU_REGS_CMU_REG29__ADDR                 0x3a
#define KC_SERDES_CMU_REGS_CMU_REG30__ADDR                 0x3c
#define KC_SERDES_CMU_REGS_CMU_REG31__ADDR                 0x3e
#define KC_SERDES_CMU_REGS_CMU_REG32__ADDR                 0x40
#define KC_SERDES_CMU_REGS_CMU_REG33__ADDR                 0x42
#define KC_SERDES_CMU_REGS_CMU_REG34__ADDR                 0x44
#define KC_SERDES_CMU_REGS_CMU_REG35__ADDR                 0x46
#define KC_SERDES_CMU_REGS_CMU_REG36__ADDR                 0x48
#define KC_SERDES_CMU_REGS_CMU_REG37__ADDR                 0x4a
#define KC_SERDES_CMU_REGS_CMU_REG38__ADDR                 0x4c
#define KC_SERDES_CMU_REGS_CMU_REG39__ADDR                 0x4e
/****** CMU_reg39 END *****/

//Serdes2 CMU
#define KC_SERDES2_CMU_REGS_CMU_REG0__ADDR                 0x30000
#define KC_SERDES2_CMU_REGS_CMU_REG1__ADDR                 0x30002
#define KC_SERDES2_CMU_REGS_CMU_REG2__ADDR                 0x30004
#define KC_SERDES2_CMU_REGS_CMU_REG3__ADDR                 0x30006
#define KC_SERDES2_CMU_REGS_CMU_REG4__ADDR                 0x30008
#define KC_SERDES2_CMU_REGS_CMU_REG5__ADDR                 0x3000a
#define KC_SERDES2_CMU_REGS_CMU_REG6__ADDR                 0x3000c
#define KC_SERDES2_CMU_REGS_CMU_REG7__ADDR                 0x3000e
#define KC_SERDES2_CMU_REGS_CMU_REG8__ADDR                 0x30010
#define KC_SERDES2_CMU_REGS_CMU_REG9__ADDR                 0x30012
#define KC_SERDES2_CMU_REGS_CMU_REG10__ADDR                0x30014
#define KC_SERDES2_CMU_REGS_CMU_REG11__ADDR                0x30016
#define KC_SERDES2_CMU_REGS_CMU_REG12__ADDR                0x30018
#define KC_SERDES2_CMU_REGS_CMU_REG13__ADDR                0x3001a
#define KC_SERDES2_CMU_REGS_CMU_REG14__ADDR                0x3001c
#define KC_SERDES2_CMU_REGS_CMU_REG15__ADDR                0x3001e
#define KC_SERDES2_CMU_REGS_CMU_REG16__ADDR                0x30020
#define KC_SERDES2_CMU_REGS_CMU_REG17__ADDR                0x30022

/*****CMU_reg0 START *****/
#define FIELD_CMU_REG0_RESETB_LSB		15
#define FIELD_CMU_REG0_RESETB_MSB		15
#define FIELD_CMU_REG0_RESETB_WIDTH		1
#define FIELD_CMU_REG0_RESETB_MASK		0x00008000
#define FIELD_CMU_REG0_RESETB_SHIFT_MASK		0xf
#define FIELD_CMU_REG0_RESETB_RD(src)	((FIELD_CMU_REG0_RESETB_MASK & (uint32_t)(src)) >> FIELD_CMU_REG0_RESETB_SHIFT_MASK)
#define FIELD_CMU_REG0_RESETB_WR(dst)	(FIELD_CMU_REG0_RESETB_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_RESETB_SHIFT_MASK))
#define FIELD_CMU_REG0_RESETB_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_RESETB_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_RESETB_SHIFT_MASK) & FIELD_CMU_REG0_RESETB_MASK))

#define FIELD_CMU_REG0_PDOWN_LSB		14
#define FIELD_CMU_REG0_PDOWN_MSB		14
#define FIELD_CMU_REG0_PDOWN_WIDTH		1
#define FIELD_CMU_REG0_PDOWN_MASK		0x00004000
#define FIELD_CMU_REG0_PDOWN_SHIFT_MASK		0xe
#define FIELD_CMU_REG0_PDOWN_RD(src)	((FIELD_CMU_REG0_PDOWN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG0_PDOWN_SHIFT_MASK)
#define FIELD_CMU_REG0_PDOWN_WR(dst)	(FIELD_CMU_REG0_PDOWN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_PDOWN_SHIFT_MASK))
#define FIELD_CMU_REG0_PDOWN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_PDOWN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_PDOWN_SHIFT_MASK) & FIELD_CMU_REG0_PDOWN_MASK))

#define FIELD_CMU_REG0_PLL_REF_SEL_LSB		13
#define FIELD_CMU_REG0_PLL_REF_SEL_MSB		13
#define FIELD_CMU_REG0_PLL_REF_SEL_WIDTH		1
#define FIELD_CMU_REG0_PLL_REF_SEL_MASK		0x00002000
#define FIELD_CMU_REG0_PLL_REF_SEL_SHIFT_MASK		0xd
#define FIELD_CMU_REG0_PLL_REF_SEL_RD(src)	((FIELD_CMU_REG0_PLL_REF_SEL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG0_PLL_REF_SEL_SHIFT_MASK)
#define FIELD_CMU_REG0_PLL_REF_SEL_WR(dst)	(FIELD_CMU_REG0_PLL_REF_SEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_PLL_REF_SEL_SHIFT_MASK))
#define FIELD_CMU_REG0_PLL_REF_SEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_PLL_REF_SEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_PLL_REF_SEL_SHIFT_MASK) & FIELD_CMU_REG0_PLL_REF_SEL_MASK))

#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_LSB		12
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_MSB		12
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_WIDTH		1
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_MASK		0x00001000
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_SHIFT_MASK		0xc
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_RD(src)	((FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_SHIFT_MASK)
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_WR(dst)	(FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_SHIFT_MASK))
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_SHIFT_MASK) & FIELD_CMU_REG0_REF_CLKBUF_PDOWN1_MASK))

#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_LSB		11
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_MSB		11
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_WIDTH		1
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_MASK		0x00000800
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_SHIFT_MASK		0xb
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_RD(src)	((FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_SHIFT_MASK)
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_WR(dst)	(FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_SHIFT_MASK))
#define FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_SHIFT_MASK) & FIELD_CMU_REG0_REF_CLKBUF_PDOWN0_MASK))

#define FIELD_CMU_REG0_REF_CLKBUF_STREN_LSB		8
#define FIELD_CMU_REG0_REF_CLKBUF_STREN_MSB		10
#define FIELD_CMU_REG0_REF_CLKBUF_STREN_WIDTH		3
#define FIELD_CMU_REG0_REF_CLKBUF_STREN_MASK		0x00000700
#define FIELD_CMU_REG0_REF_CLKBUF_STREN_SHIFT_MASK		0x8
#define FIELD_CMU_REG0_REF_CLKBUF_STREN_RD(src)	((FIELD_CMU_REG0_REF_CLKBUF_STREN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG0_REF_CLKBUF_STREN_SHIFT_MASK)
#define FIELD_CMU_REG0_REF_CLKBUF_STREN_WR(dst)	(FIELD_CMU_REG0_REF_CLKBUF_STREN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_REF_CLKBUF_STREN_SHIFT_MASK))
#define FIELD_CMU_REG0_REF_CLKBUF_STREN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_REF_CLKBUF_STREN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_REF_CLKBUF_STREN_SHIFT_MASK) & FIELD_CMU_REG0_REF_CLKBUF_STREN_MASK))

#define FIELD_CMU_REG0_CAL_COUNT_RESOL_LSB		5
#define FIELD_CMU_REG0_CAL_COUNT_RESOL_MSB		7
#define FIELD_CMU_REG0_CAL_COUNT_RESOL_WIDTH		3
#define FIELD_CMU_REG0_CAL_COUNT_RESOL_MASK		0x000000e0
#define FIELD_CMU_REG0_CAL_COUNT_RESOL_SHIFT_MASK		0x5
#define FIELD_CMU_REG0_CAL_COUNT_RESOL_RD(src)	((FIELD_CMU_REG0_CAL_COUNT_RESOL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG0_CAL_COUNT_RESOL_SHIFT_MASK)
#define FIELD_CMU_REG0_CAL_COUNT_RESOL_WR(dst)	(FIELD_CMU_REG0_CAL_COUNT_RESOL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_CAL_COUNT_RESOL_SHIFT_MASK))
#define FIELD_CMU_REG0_CAL_COUNT_RESOL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_CAL_COUNT_RESOL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_CAL_COUNT_RESOL_SHIFT_MASK) & FIELD_CMU_REG0_CAL_COUNT_RESOL_MASK))

#define FIELD_CMU_REG0_PDOWN_VCO_LSB		4
#define FIELD_CMU_REG0_PDOWN_VCO_MSB		4
#define FIELD_CMU_REG0_PDOWN_VCO_WIDTH		1
#define FIELD_CMU_REG0_PDOWN_VCO_MASK		0x00000010
#define FIELD_CMU_REG0_PDOWN_VCO_SHIFT_MASK		0x4
#define FIELD_CMU_REG0_PDOWN_VCO_RD(src)	((FIELD_CMU_REG0_PDOWN_VCO_MASK & (uint32_t)(src)) >> FIELD_CMU_REG0_PDOWN_VCO_SHIFT_MASK)
#define FIELD_CMU_REG0_PDOWN_VCO_WR(dst)	(FIELD_CMU_REG0_PDOWN_VCO_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_PDOWN_VCO_SHIFT_MASK))
#define FIELD_CMU_REG0_PDOWN_VCO_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_PDOWN_VCO_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_PDOWN_VCO_SHIFT_MASK) & FIELD_CMU_REG0_PDOWN_VCO_MASK))

#define FIELD_CMU_REG0_PDOWN_DIV_LSB		3
#define FIELD_CMU_REG0_PDOWN_DIV_MSB		3
#define FIELD_CMU_REG0_PDOWN_DIV_WIDTH		1
#define FIELD_CMU_REG0_PDOWN_DIV_MASK		0x00000008
#define FIELD_CMU_REG0_PDOWN_DIV_SHIFT_MASK		0x3
#define FIELD_CMU_REG0_PDOWN_DIV_RD(src)	((FIELD_CMU_REG0_PDOWN_DIV_MASK & (uint32_t)(src)) >> FIELD_CMU_REG0_PDOWN_DIV_SHIFT_MASK)
#define FIELD_CMU_REG0_PDOWN_DIV_WR(dst)	(FIELD_CMU_REG0_PDOWN_DIV_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_PDOWN_DIV_SHIFT_MASK))
#define FIELD_CMU_REG0_PDOWN_DIV_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_PDOWN_DIV_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_PDOWN_DIV_SHIFT_MASK) & FIELD_CMU_REG0_PDOWN_DIV_MASK))

#define FIELD_CMU_REG0_REFCLK_RPT_PDOWN_LSB		1
#define FIELD_CMU_REG0_REFCLK_RPT_PDOWN_MSB		2
#define FIELD_CMU_REG0_REFCLK_RPT_PDOWN_WIDTH		2
#define FIELD_CMU_REG0_REFCLK_RPT_PDOWN_MASK		0x00000006
#define FIELD_CMU_REG0_REFCLK_RPT_PDOWN_SHIFT_MASK		0x1
#define FIELD_CMU_REG0_REFCLK_RPT_PDOWN_RD(src)	((FIELD_CMU_REG0_REFCLK_RPT_PDOWN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG0_REFCLK_RPT_PDOWN_SHIFT_MASK)
#define FIELD_CMU_REG0_REFCLK_RPT_PDOWN_WR(dst)	(FIELD_CMU_REG0_REFCLK_RPT_PDOWN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_REFCLK_RPT_PDOWN_SHIFT_MASK))
#define FIELD_CMU_REG0_REFCLK_RPT_PDOWN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_REFCLK_RPT_PDOWN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_REFCLK_RPT_PDOWN_SHIFT_MASK) & FIELD_CMU_REG0_REFCLK_RPT_PDOWN_MASK))

#define FIELD_CMU_REG0_PCIEGEN3_LSB		0
#define FIELD_CMU_REG0_PCIEGEN3_MSB		0
#define FIELD_CMU_REG0_PCIEGEN3_WIDTH		1
#define FIELD_CMU_REG0_PCIEGEN3_MASK		0x00000001
#define FIELD_CMU_REG0_PCIEGEN3_SHIFT_MASK		0x0
#define FIELD_CMU_REG0_PCIEGEN3_RD(src)	((FIELD_CMU_REG0_PCIEGEN3_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG0_PCIEGEN3_WR(dst)	(FIELD_CMU_REG0_PCIEGEN3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG0_PCIEGEN3_SHIFT_MASK))
#define FIELD_CMU_REG0_PCIEGEN3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG0_PCIEGEN3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG0_PCIEGEN3_SHIFT_MASK) & FIELD_CMU_REG0_PCIEGEN3_MASK))

#define RESERVE_BITS_CMU_REG0 0x00000000
#define SELF_CLEAR_BITS_CMU_REG0 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG0 0x00000000
#define READ_ONLY_BITS_CMU_REG0 0x00000000
/****** CMU_reg0 END *****/

/*****CMU_reg1 START *****/
#define FIELD_CMU_REG1_PLL_PDOWN_LSB		15
#define FIELD_CMU_REG1_PLL_PDOWN_MSB		15
#define FIELD_CMU_REG1_PLL_PDOWN_WIDTH		1
#define FIELD_CMU_REG1_PLL_PDOWN_MASK		0x00008000
#define FIELD_CMU_REG1_PLL_PDOWN_SHIFT_MASK		0xf
#define FIELD_CMU_REG1_PLL_PDOWN_RD(src)	((FIELD_CMU_REG1_PLL_PDOWN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG1_PLL_PDOWN_SHIFT_MASK)
#define FIELD_CMU_REG1_PLL_PDOWN_WR(dst)	(FIELD_CMU_REG1_PLL_PDOWN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG1_PLL_PDOWN_SHIFT_MASK))
#define FIELD_CMU_REG1_PLL_PDOWN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG1_PLL_PDOWN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG1_PLL_PDOWN_SHIFT_MASK) & FIELD_CMU_REG1_PLL_PDOWN_MASK))

#define FIELD_CMU_REG1_PLL_BYPASS_LSB		14
#define FIELD_CMU_REG1_PLL_BYPASS_MSB		14
#define FIELD_CMU_REG1_PLL_BYPASS_WIDTH		1
#define FIELD_CMU_REG1_PLL_BYPASS_MASK		0x00004000
#define FIELD_CMU_REG1_PLL_BYPASS_SHIFT_MASK		0xe
#define FIELD_CMU_REG1_PLL_BYPASS_RD(src)	((FIELD_CMU_REG1_PLL_BYPASS_MASK & (uint32_t)(src)) >> FIELD_CMU_REG1_PLL_BYPASS_SHIFT_MASK)
#define FIELD_CMU_REG1_PLL_BYPASS_WR(dst)	(FIELD_CMU_REG1_PLL_BYPASS_MASK & ((uint32_t)(dst) << FIELD_CMU_REG1_PLL_BYPASS_SHIFT_MASK))
#define FIELD_CMU_REG1_PLL_BYPASS_SET(dst, src)	(((dst) & ~FIELD_CMU_REG1_PLL_BYPASS_MASK) | (((uint32_t)(src) << FIELD_CMU_REG1_PLL_BYPASS_SHIFT_MASK) & FIELD_CMU_REG1_PLL_BYPASS_MASK))

#define FIELD_CMU_REG1_PLL_CP_LSB		10
#define FIELD_CMU_REG1_PLL_CP_MSB		13
#define FIELD_CMU_REG1_PLL_CP_WIDTH		4
#define FIELD_CMU_REG1_PLL_CP_MASK		0x00003c00
#define FIELD_CMU_REG1_PLL_CP_SHIFT_MASK		0xa
#define FIELD_CMU_REG1_PLL_CP_RD(src)	((FIELD_CMU_REG1_PLL_CP_MASK & (uint32_t)(src)) >> FIELD_CMU_REG1_PLL_CP_SHIFT_MASK)
#define FIELD_CMU_REG1_PLL_CP_WR(dst)	(FIELD_CMU_REG1_PLL_CP_MASK & ((uint32_t)(dst) << FIELD_CMU_REG1_PLL_CP_SHIFT_MASK))
#define FIELD_CMU_REG1_PLL_CP_SET(dst, src)	(((dst) & ~FIELD_CMU_REG1_PLL_CP_MASK) | (((uint32_t)(src) << FIELD_CMU_REG1_PLL_CP_SHIFT_MASK) & FIELD_CMU_REG1_PLL_CP_MASK))

#define FIELD_CMU_REG1_PLL_CP_SEL_LSB		5
#define FIELD_CMU_REG1_PLL_CP_SEL_MSB		9
#define FIELD_CMU_REG1_PLL_CP_SEL_WIDTH		5
#define FIELD_CMU_REG1_PLL_CP_SEL_MASK		0x000003e0
#define FIELD_CMU_REG1_PLL_CP_SEL_SHIFT_MASK		0x5
#define FIELD_CMU_REG1_PLL_CP_SEL_RD(src)	((FIELD_CMU_REG1_PLL_CP_SEL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG1_PLL_CP_SEL_SHIFT_MASK)
#define FIELD_CMU_REG1_PLL_CP_SEL_WR(dst)	(FIELD_CMU_REG1_PLL_CP_SEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG1_PLL_CP_SEL_SHIFT_MASK))
#define FIELD_CMU_REG1_PLL_CP_SEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG1_PLL_CP_SEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG1_PLL_CP_SEL_SHIFT_MASK) & FIELD_CMU_REG1_PLL_CP_SEL_MASK))

#define FIELD_CMU_REG1_PLL_TESTCLK_SEL_LSB		4
#define FIELD_CMU_REG1_PLL_TESTCLK_SEL_MSB		4
#define FIELD_CMU_REG1_PLL_TESTCLK_SEL_WIDTH		1
#define FIELD_CMU_REG1_PLL_TESTCLK_SEL_MASK		0x00000010
#define FIELD_CMU_REG1_PLL_TESTCLK_SEL_SHIFT_MASK		0x4
#define FIELD_CMU_REG1_PLL_TESTCLK_SEL_RD(src)	((FIELD_CMU_REG1_PLL_TESTCLK_SEL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG1_PLL_TESTCLK_SEL_SHIFT_MASK)
#define FIELD_CMU_REG1_PLL_TESTCLK_SEL_WR(dst)	(FIELD_CMU_REG1_PLL_TESTCLK_SEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG1_PLL_TESTCLK_SEL_SHIFT_MASK))
#define FIELD_CMU_REG1_PLL_TESTCLK_SEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG1_PLL_TESTCLK_SEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG1_PLL_TESTCLK_SEL_SHIFT_MASK) & FIELD_CMU_REG1_PLL_TESTCLK_SEL_MASK))

#define FIELD_CMU_REG1_PLL_MANUALCAL_LSB		3
#define FIELD_CMU_REG1_PLL_MANUALCAL_MSB		3
#define FIELD_CMU_REG1_PLL_MANUALCAL_WIDTH		1
#define FIELD_CMU_REG1_PLL_MANUALCAL_MASK		0x00000008
#define FIELD_CMU_REG1_PLL_MANUALCAL_SHIFT_MASK		0x3
#define FIELD_CMU_REG1_PLL_MANUALCAL_RD(src)	((FIELD_CMU_REG1_PLL_MANUALCAL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG1_PLL_MANUALCAL_SHIFT_MASK)
#define FIELD_CMU_REG1_PLL_MANUALCAL_WR(dst)	(FIELD_CMU_REG1_PLL_MANUALCAL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG1_PLL_MANUALCAL_SHIFT_MASK))
#define FIELD_CMU_REG1_PLL_MANUALCAL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG1_PLL_MANUALCAL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG1_PLL_MANUALCAL_SHIFT_MASK) & FIELD_CMU_REG1_PLL_MANUALCAL_MASK))

#define FIELD_CMU_REG1_PLL_ENA_VCO_LSB		2
#define FIELD_CMU_REG1_PLL_ENA_VCO_MSB		2
#define FIELD_CMU_REG1_PLL_ENA_VCO_WIDTH		1
#define FIELD_CMU_REG1_PLL_ENA_VCO_MASK		0x00000004
#define FIELD_CMU_REG1_PLL_ENA_VCO_SHIFT_MASK		0x2
#define FIELD_CMU_REG1_PLL_ENA_VCO_RD(src)	((FIELD_CMU_REG1_PLL_ENA_VCO_MASK & (uint32_t)(src)) >> FIELD_CMU_REG1_PLL_ENA_VCO_SHIFT_MASK)
#define FIELD_CMU_REG1_PLL_ENA_VCO_WR(dst)	(FIELD_CMU_REG1_PLL_ENA_VCO_MASK & ((uint32_t)(dst) << FIELD_CMU_REG1_PLL_ENA_VCO_SHIFT_MASK))
#define FIELD_CMU_REG1_PLL_ENA_VCO_SET(dst, src)	(((dst) & ~FIELD_CMU_REG1_PLL_ENA_VCO_MASK) | (((uint32_t)(src) << FIELD_CMU_REG1_PLL_ENA_VCO_SHIFT_MASK) & FIELD_CMU_REG1_PLL_ENA_VCO_MASK))

#define FIELD_CMU_REG1_PLL_ENA_VCO_AAC_LSB		1
#define FIELD_CMU_REG1_PLL_ENA_VCO_AAC_MSB		1
#define FIELD_CMU_REG1_PLL_ENA_VCO_AAC_WIDTH		1
#define FIELD_CMU_REG1_PLL_ENA_VCO_AAC_MASK		0x00000002
#define FIELD_CMU_REG1_PLL_ENA_VCO_AAC_SHIFT_MASK		0x1
#define FIELD_CMU_REG1_PLL_ENA_VCO_AAC_RD(src)	((FIELD_CMU_REG1_PLL_ENA_VCO_AAC_MASK & (uint32_t)(src)) >> FIELD_CMU_REG1_PLL_ENA_VCO_AAC_SHIFT_MASK)
#define FIELD_CMU_REG1_PLL_ENA_VCO_AAC_WR(dst)	(FIELD_CMU_REG1_PLL_ENA_VCO_AAC_MASK & ((uint32_t)(dst) << FIELD_CMU_REG1_PLL_ENA_VCO_AAC_SHIFT_MASK))
#define FIELD_CMU_REG1_PLL_ENA_VCO_AAC_SET(dst, src)	(((dst) & ~FIELD_CMU_REG1_PLL_ENA_VCO_AAC_MASK) | (((uint32_t)(src) << FIELD_CMU_REG1_PLL_ENA_VCO_AAC_SHIFT_MASK) & FIELD_CMU_REG1_PLL_ENA_VCO_AAC_MASK))

#define FIELD_CMU_REG1_REFCLK_CMOS_SEL_LSB		0
#define FIELD_CMU_REG1_REFCLK_CMOS_SEL_MSB		0
#define FIELD_CMU_REG1_REFCLK_CMOS_SEL_WIDTH		1
#define FIELD_CMU_REG1_REFCLK_CMOS_SEL_MASK		0x00000001
#define FIELD_CMU_REG1_REFCLK_CMOS_SEL_SHIFT_MASK		0x0
#define FIELD_CMU_REG1_REFCLK_CMOS_SEL_RD(src)	((FIELD_CMU_REG1_REFCLK_CMOS_SEL_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG1_REFCLK_CMOS_SEL_WR(dst)	(FIELD_CMU_REG1_REFCLK_CMOS_SEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG1_REFCLK_CMOS_SEL_SHIFT_MASK))
#define FIELD_CMU_REG1_REFCLK_CMOS_SEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG1_REFCLK_CMOS_SEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG1_REFCLK_CMOS_SEL_SHIFT_MASK) & FIELD_CMU_REG1_REFCLK_CMOS_SEL_MASK))

#define RESERVE_BITS_CMU_REG1 0x00000000
#define SELF_CLEAR_BITS_CMU_REG1 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG1 0x00000000
#define READ_ONLY_BITS_CMU_REG1 0x00000000
/****** CMU_reg1 END *****/

/*****CMU_reg2 START *****/
#define FIELD_CMU_REG2_PLL_REFDIV_LSB		14
#define FIELD_CMU_REG2_PLL_REFDIV_MSB		15
#define FIELD_CMU_REG2_PLL_REFDIV_WIDTH		2
#define FIELD_CMU_REG2_PLL_REFDIV_MASK		0x0000c000
#define FIELD_CMU_REG2_PLL_REFDIV_SHIFT_MASK		0xe
#define FIELD_CMU_REG2_PLL_REFDIV_RD(src)	((FIELD_CMU_REG2_PLL_REFDIV_MASK & (uint32_t)(src)) >> FIELD_CMU_REG2_PLL_REFDIV_SHIFT_MASK)
#define FIELD_CMU_REG2_PLL_REFDIV_WR(dst)	(FIELD_CMU_REG2_PLL_REFDIV_MASK & ((uint32_t)(dst) << FIELD_CMU_REG2_PLL_REFDIV_SHIFT_MASK))
#define FIELD_CMU_REG2_PLL_REFDIV_SET(dst, src)	(((dst) & ~FIELD_CMU_REG2_PLL_REFDIV_MASK) | (((uint32_t)(src) << FIELD_CMU_REG2_PLL_REFDIV_SHIFT_MASK) & FIELD_CMU_REG2_PLL_REFDIV_MASK))

#define FIELD_CMU_REG2_PLL_FBDIV_LSB		5
#define FIELD_CMU_REG2_PLL_FBDIV_MSB		13
#define FIELD_CMU_REG2_PLL_FBDIV_WIDTH		9
#define FIELD_CMU_REG2_PLL_FBDIV_MASK		0x00003fe0
#define FIELD_CMU_REG2_PLL_FBDIV_SHIFT_MASK		0x5
#define FIELD_CMU_REG2_PLL_FBDIV_RD(src)	((FIELD_CMU_REG2_PLL_FBDIV_MASK & (uint32_t)(src)) >> FIELD_CMU_REG2_PLL_FBDIV_SHIFT_MASK)
#define FIELD_CMU_REG2_PLL_FBDIV_WR(dst)	(FIELD_CMU_REG2_PLL_FBDIV_MASK & ((uint32_t)(dst) << FIELD_CMU_REG2_PLL_FBDIV_SHIFT_MASK))
#define FIELD_CMU_REG2_PLL_FBDIV_SET(dst, src)	(((dst) & ~FIELD_CMU_REG2_PLL_FBDIV_MASK) | (((uint32_t)(src) << FIELD_CMU_REG2_PLL_FBDIV_SHIFT_MASK) & FIELD_CMU_REG2_PLL_FBDIV_MASK))

#define FIELD_CMU_REG2_PLL_LFRES_LSB		1
#define FIELD_CMU_REG2_PLL_LFRES_MSB		4
#define FIELD_CMU_REG2_PLL_LFRES_WIDTH		4
#define FIELD_CMU_REG2_PLL_LFRES_MASK		0x0000001e
#define FIELD_CMU_REG2_PLL_LFRES_SHIFT_MASK		0x1
#define FIELD_CMU_REG2_PLL_LFRES_RD(src)	((FIELD_CMU_REG2_PLL_LFRES_MASK & (uint32_t)(src)) >> FIELD_CMU_REG2_PLL_LFRES_SHIFT_MASK)
#define FIELD_CMU_REG2_PLL_LFRES_WR(dst)	(FIELD_CMU_REG2_PLL_LFRES_MASK & ((uint32_t)(dst) << FIELD_CMU_REG2_PLL_LFRES_SHIFT_MASK))
#define FIELD_CMU_REG2_PLL_LFRES_SET(dst, src)	(((dst) & ~FIELD_CMU_REG2_PLL_LFRES_MASK) | (((uint32_t)(src) << FIELD_CMU_REG2_PLL_LFRES_SHIFT_MASK) & FIELD_CMU_REG2_PLL_LFRES_MASK))

#define FIELD_CMU_REG2_PLL_BND_SEL_LSB		0
#define FIELD_CMU_REG2_PLL_BND_SEL_MSB		0
#define FIELD_CMU_REG2_PLL_BND_SEL_WIDTH		1
#define FIELD_CMU_REG2_PLL_BND_SEL_MASK		0x00000001
#define FIELD_CMU_REG2_PLL_BND_SEL_SHIFT_MASK		0x0
#define FIELD_CMU_REG2_PLL_BND_SEL_RD(src)	((FIELD_CMU_REG2_PLL_BND_SEL_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG2_PLL_BND_SEL_WR(dst)	(FIELD_CMU_REG2_PLL_BND_SEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG2_PLL_BND_SEL_SHIFT_MASK))
#define FIELD_CMU_REG2_PLL_BND_SEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG2_PLL_BND_SEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG2_PLL_BND_SEL_SHIFT_MASK) & FIELD_CMU_REG2_PLL_BND_SEL_MASK))

#define RESERVE_BITS_CMU_REG2 0x00000000
#define SELF_CLEAR_BITS_CMU_REG2 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG2 0x00000000
#define READ_ONLY_BITS_CMU_REG2 0x00000000
/****** CMU_reg2 END *****/

/*****CMU_reg3 START *****/
#define FIELD_CMU_REG3_VCO_MANMOMSEL_LSB		10
#define FIELD_CMU_REG3_VCO_MANMOMSEL_MSB		15
#define FIELD_CMU_REG3_VCO_MANMOMSEL_WIDTH		6
#define FIELD_CMU_REG3_VCO_MANMOMSEL_MASK		0x0000fc00
#define FIELD_CMU_REG3_VCO_MANMOMSEL_SHIFT_MASK		0xa
#define FIELD_CMU_REG3_VCO_MANMOMSEL_RD(src)	((FIELD_CMU_REG3_VCO_MANMOMSEL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG3_VCO_MANMOMSEL_SHIFT_MASK)
#define FIELD_CMU_REG3_VCO_MANMOMSEL_WR(dst)	(FIELD_CMU_REG3_VCO_MANMOMSEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG3_VCO_MANMOMSEL_SHIFT_MASK))
#define FIELD_CMU_REG3_VCO_MANMOMSEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG3_VCO_MANMOMSEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG3_VCO_MANMOMSEL_SHIFT_MASK) & FIELD_CMU_REG3_VCO_MANMOMSEL_MASK))

#define FIELD_CMU_REG3_VCO_MOMSEL_INIT_LSB		4
#define FIELD_CMU_REG3_VCO_MOMSEL_INIT_MSB		9
#define FIELD_CMU_REG3_VCO_MOMSEL_INIT_WIDTH		6
#define FIELD_CMU_REG3_VCO_MOMSEL_INIT_MASK		0x000003f0
#define FIELD_CMU_REG3_VCO_MOMSEL_INIT_SHIFT_MASK		0x4
#define FIELD_CMU_REG3_VCO_MOMSEL_INIT_RD(src)	((FIELD_CMU_REG3_VCO_MOMSEL_INIT_MASK & (uint32_t)(src)) >> FIELD_CMU_REG3_VCO_MOMSEL_INIT_SHIFT_MASK)
#define FIELD_CMU_REG3_VCO_MOMSEL_INIT_WR(dst)	(FIELD_CMU_REG3_VCO_MOMSEL_INIT_MASK & ((uint32_t)(dst) << FIELD_CMU_REG3_VCO_MOMSEL_INIT_SHIFT_MASK))
#define FIELD_CMU_REG3_VCO_MOMSEL_INIT_SET(dst, src)	(((dst) & ~FIELD_CMU_REG3_VCO_MOMSEL_INIT_MASK) | (((uint32_t)(src) << FIELD_CMU_REG3_VCO_MOMSEL_INIT_SHIFT_MASK) & FIELD_CMU_REG3_VCO_MOMSEL_INIT_MASK))

#define FIELD_CMU_REG3_VCOVARSEL_LSB		0
#define FIELD_CMU_REG3_VCOVARSEL_MSB		3
#define FIELD_CMU_REG3_VCOVARSEL_WIDTH		4
#define FIELD_CMU_REG3_VCOVARSEL_MASK		0x0000000f
#define FIELD_CMU_REG3_VCOVARSEL_SHIFT_MASK		0x0
#define FIELD_CMU_REG3_VCOVARSEL_RD(src)	((FIELD_CMU_REG3_VCOVARSEL_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG3_VCOVARSEL_WR(dst)	(FIELD_CMU_REG3_VCOVARSEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG3_VCOVARSEL_SHIFT_MASK))
#define FIELD_CMU_REG3_VCOVARSEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG3_VCOVARSEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG3_VCOVARSEL_SHIFT_MASK) & FIELD_CMU_REG3_VCOVARSEL_MASK))

#define RESERVE_BITS_CMU_REG3 0x00000000
#define SELF_CLEAR_BITS_CMU_REG3 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG3 0x00000000
#define READ_ONLY_BITS_CMU_REG3 0x00000000
/****** CMU_reg3 END *****/

/*****CMU_reg4 START *****/
#define FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_LSB		10
#define FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_MSB		15
#define FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_WIDTH		6
#define FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_MASK		0x0000fc00
#define FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_SHIFT_MASK		0xa
#define FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_RD(src)	((FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_SHIFT_MASK)
#define FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_WR(dst)	(FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_SHIFT_MASK))
#define FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_SHIFT_MASK) & FIELD_CMU_REG4_VCO_MANMOMSEL_PCIE_MASK))

#define FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_LSB		4
#define FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_MSB		9
#define FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_WIDTH		6
#define FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_MASK		0x000003f0
#define FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_SHIFT_MASK		0x4
#define FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_RD(src)	((FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_SHIFT_MASK)
#define FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_WR(dst)	(FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_SHIFT_MASK))
#define FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_SHIFT_MASK) & FIELD_CMU_REG4_VCO_MOMSEL_INIT_PCIE_MASK))

#define FIELD_CMU_REG4_VCOVARSEL_PCIE_LSB		0
#define FIELD_CMU_REG4_VCOVARSEL_PCIE_MSB		3
#define FIELD_CMU_REG4_VCOVARSEL_PCIE_WIDTH		4
#define FIELD_CMU_REG4_VCOVARSEL_PCIE_MASK		0x0000000f
#define FIELD_CMU_REG4_VCOVARSEL_PCIE_SHIFT_MASK		0x0
#define FIELD_CMU_REG4_VCOVARSEL_PCIE_RD(src)	((FIELD_CMU_REG4_VCOVARSEL_PCIE_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG4_VCOVARSEL_PCIE_WR(dst)	(FIELD_CMU_REG4_VCOVARSEL_PCIE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG4_VCOVARSEL_PCIE_SHIFT_MASK))
#define FIELD_CMU_REG4_VCOVARSEL_PCIE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG4_VCOVARSEL_PCIE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG4_VCOVARSEL_PCIE_SHIFT_MASK) & FIELD_CMU_REG4_VCOVARSEL_PCIE_MASK))

#define RESERVE_BITS_CMU_REG4 0x00000000
#define SELF_CLEAR_BITS_CMU_REG4 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG4 0x00000000
#define READ_ONLY_BITS_CMU_REG4 0x00000000
/****** CMU_reg4 END *****/

/*****CMU_reg5 START *****/
#define FIELD_CMU_REG5_PLL_LFSMCAP_LSB		14
#define FIELD_CMU_REG5_PLL_LFSMCAP_MSB		15
#define FIELD_CMU_REG5_PLL_LFSMCAP_WIDTH		2
#define FIELD_CMU_REG5_PLL_LFSMCAP_MASK		0x0000c000
#define FIELD_CMU_REG5_PLL_LFSMCAP_SHIFT_MASK		0xe
#define FIELD_CMU_REG5_PLL_LFSMCAP_RD(src)	((FIELD_CMU_REG5_PLL_LFSMCAP_MASK & (uint32_t)(src)) >> FIELD_CMU_REG5_PLL_LFSMCAP_SHIFT_MASK)
#define FIELD_CMU_REG5_PLL_LFSMCAP_WR(dst)	(FIELD_CMU_REG5_PLL_LFSMCAP_MASK & ((uint32_t)(dst) << FIELD_CMU_REG5_PLL_LFSMCAP_SHIFT_MASK))
#define FIELD_CMU_REG5_PLL_LFSMCAP_SET(dst, src)	(((dst) & ~FIELD_CMU_REG5_PLL_LFSMCAP_MASK) | (((uint32_t)(src) << FIELD_CMU_REG5_PLL_LFSMCAP_SHIFT_MASK) & FIELD_CMU_REG5_PLL_LFSMCAP_MASK))

#define FIELD_CMU_REG5_PLL_LFCAP_LSB		12
#define FIELD_CMU_REG5_PLL_LFCAP_MSB		13
#define FIELD_CMU_REG5_PLL_LFCAP_WIDTH		2
#define FIELD_CMU_REG5_PLL_LFCAP_MASK		0x00003000
#define FIELD_CMU_REG5_PLL_LFCAP_SHIFT_MASK		0xc
#define FIELD_CMU_REG5_PLL_LFCAP_RD(src)	((FIELD_CMU_REG5_PLL_LFCAP_MASK & (uint32_t)(src)) >> FIELD_CMU_REG5_PLL_LFCAP_SHIFT_MASK)
#define FIELD_CMU_REG5_PLL_LFCAP_WR(dst)	(FIELD_CMU_REG5_PLL_LFCAP_MASK & ((uint32_t)(dst) << FIELD_CMU_REG5_PLL_LFCAP_SHIFT_MASK))
#define FIELD_CMU_REG5_PLL_LFCAP_SET(dst, src)	(((dst) & ~FIELD_CMU_REG5_PLL_LFCAP_MASK) | (((uint32_t)(src) << FIELD_CMU_REG5_PLL_LFCAP_SHIFT_MASK) & FIELD_CMU_REG5_PLL_LFCAP_MASK))

#define FIELD_CMU_REG5_TERM_CAL_OS_LSB		8
#define FIELD_CMU_REG5_TERM_CAL_OS_MSB		11
#define FIELD_CMU_REG5_TERM_CAL_OS_WIDTH		4
#define FIELD_CMU_REG5_TERM_CAL_OS_MASK		0x00000f00
#define FIELD_CMU_REG5_TERM_CAL_OS_SHIFT_MASK		0x8
#define FIELD_CMU_REG5_TERM_CAL_OS_RD(src)	((FIELD_CMU_REG5_TERM_CAL_OS_MASK & (uint32_t)(src)) >> FIELD_CMU_REG5_TERM_CAL_OS_SHIFT_MASK)
#define FIELD_CMU_REG5_TERM_CAL_OS_WR(dst)	(FIELD_CMU_REG5_TERM_CAL_OS_MASK & ((uint32_t)(dst) << FIELD_CMU_REG5_TERM_CAL_OS_SHIFT_MASK))
#define FIELD_CMU_REG5_TERM_CAL_OS_SET(dst, src)	(((dst) & ~FIELD_CMU_REG5_TERM_CAL_OS_MASK) | (((uint32_t)(src) << FIELD_CMU_REG5_TERM_CAL_OS_SHIFT_MASK) & FIELD_CMU_REG5_TERM_CAL_OS_MASK))

#define FIELD_CMU_REG5_RESERVED_7_LSB		4
#define FIELD_CMU_REG5_RESERVED_7_MSB		7
#define FIELD_CMU_REG5_RESERVED_7_WIDTH		4
#define FIELD_CMU_REG5_RESERVED_7_MASK		0x000000f0
#define FIELD_CMU_REG5_RESERVED_7_SHIFT_MASK		0x4
#define FIELD_CMU_REG5_RESERVED_7_RD(src)	((FIELD_CMU_REG5_RESERVED_7_MASK & (uint32_t)(src)) >> FIELD_CMU_REG5_RESERVED_7_SHIFT_MASK)
#define FIELD_CMU_REG5_RESERVED_7_WR(dst)	(FIELD_CMU_REG5_RESERVED_7_MASK & ((uint32_t)(dst) << FIELD_CMU_REG5_RESERVED_7_SHIFT_MASK))
#define FIELD_CMU_REG5_RESERVED_7_SET(dst, src)	(((dst) & ~FIELD_CMU_REG5_RESERVED_7_MASK) | (((uint32_t)(src) << FIELD_CMU_REG5_RESERVED_7_SHIFT_MASK) & FIELD_CMU_REG5_RESERVED_7_MASK))

#define FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_LSB		1
#define FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_MSB		3
#define FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_WIDTH		3
#define FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_MASK		0x0000000e
#define FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_SHIFT_MASK		0x1
#define FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_RD(src)	((FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_MASK & (uint32_t)(src)) >> FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_SHIFT_MASK)
#define FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_WR(dst)	(FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_MASK & ((uint32_t)(dst) << FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_SHIFT_MASK))
#define FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_SET(dst, src)	(((dst) & ~FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_MASK) | (((uint32_t)(src) << FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_SHIFT_MASK) & FIELD_CMU_REG5_PLL_LOCK_RESOLUTION_MASK))

#define FIELD_CMU_REG5_PLL_RESETB_LSB		0
#define FIELD_CMU_REG5_PLL_RESETB_MSB		0
#define FIELD_CMU_REG5_PLL_RESETB_WIDTH		1
#define FIELD_CMU_REG5_PLL_RESETB_MASK		0x00000001
#define FIELD_CMU_REG5_PLL_RESETB_SHIFT_MASK		0x0
#define FIELD_CMU_REG5_PLL_RESETB_RD(src)	((FIELD_CMU_REG5_PLL_RESETB_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG5_PLL_RESETB_WR(dst)	(FIELD_CMU_REG5_PLL_RESETB_MASK & ((uint32_t)(dst) << FIELD_CMU_REG5_PLL_RESETB_SHIFT_MASK))
#define FIELD_CMU_REG5_PLL_RESETB_SET(dst, src)	(((dst) & ~FIELD_CMU_REG5_PLL_RESETB_MASK) | (((uint32_t)(src) << FIELD_CMU_REG5_PLL_RESETB_SHIFT_MASK) & FIELD_CMU_REG5_PLL_RESETB_MASK))

#define RESERVE_BITS_CMU_REG5 0x000000f0
#define SELF_CLEAR_BITS_CMU_REG5 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG5 0x00000000
#define READ_ONLY_BITS_CMU_REG5 0x00000000
/****** CMU_reg5 END *****/

/*****CMU_reg6 START *****/
#define FIELD_CMU_REG6_VCO_CALIB_ENA_LSB		15
#define FIELD_CMU_REG6_VCO_CALIB_ENA_MSB		15
#define FIELD_CMU_REG6_VCO_CALIB_ENA_WIDTH		1
#define FIELD_CMU_REG6_VCO_CALIB_ENA_MASK		0x00008000
#define FIELD_CMU_REG6_VCO_CALIB_ENA_SHIFT_MASK		0xf
#define FIELD_CMU_REG6_VCO_CALIB_ENA_RD(src)	((FIELD_CMU_REG6_VCO_CALIB_ENA_MASK & (uint32_t)(src)) >> FIELD_CMU_REG6_VCO_CALIB_ENA_SHIFT_MASK)
#define FIELD_CMU_REG6_VCO_CALIB_ENA_WR(dst)	(FIELD_CMU_REG6_VCO_CALIB_ENA_MASK & ((uint32_t)(dst) << FIELD_CMU_REG6_VCO_CALIB_ENA_SHIFT_MASK))
#define FIELD_CMU_REG6_VCO_CALIB_ENA_SET(dst, src)	(((dst) & ~FIELD_CMU_REG6_VCO_CALIB_ENA_MASK) | (((uint32_t)(src) << FIELD_CMU_REG6_VCO_CALIB_ENA_SHIFT_MASK) & FIELD_CMU_REG6_VCO_CALIB_ENA_MASK))

#define FIELD_CMU_REG6_PLL_VCOCALSEL_LSB		11
#define FIELD_CMU_REG6_PLL_VCOCALSEL_MSB		14
#define FIELD_CMU_REG6_PLL_VCOCALSEL_WIDTH		4
#define FIELD_CMU_REG6_PLL_VCOCALSEL_MASK		0x00007800
#define FIELD_CMU_REG6_PLL_VCOCALSEL_SHIFT_MASK		0xb
#define FIELD_CMU_REG6_PLL_VCOCALSEL_RD(src)	((FIELD_CMU_REG6_PLL_VCOCALSEL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG6_PLL_VCOCALSEL_SHIFT_MASK)
#define FIELD_CMU_REG6_PLL_VCOCALSEL_WR(dst)	(FIELD_CMU_REG6_PLL_VCOCALSEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG6_PLL_VCOCALSEL_SHIFT_MASK))
#define FIELD_CMU_REG6_PLL_VCOCALSEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG6_PLL_VCOCALSEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG6_PLL_VCOCALSEL_SHIFT_MASK) & FIELD_CMU_REG6_PLL_VCOCALSEL_MASK))

#define FIELD_CMU_REG6_PLL_VREGTRIM_LSB		9
#define FIELD_CMU_REG6_PLL_VREGTRIM_MSB		10
#define FIELD_CMU_REG6_PLL_VREGTRIM_WIDTH		2
#define FIELD_CMU_REG6_PLL_VREGTRIM_MASK		0x00000600
#define FIELD_CMU_REG6_PLL_VREGTRIM_SHIFT_MASK		0x9
#define FIELD_CMU_REG6_PLL_VREGTRIM_RD(src)	((FIELD_CMU_REG6_PLL_VREGTRIM_MASK & (uint32_t)(src)) >> FIELD_CMU_REG6_PLL_VREGTRIM_SHIFT_MASK)
#define FIELD_CMU_REG6_PLL_VREGTRIM_WR(dst)	(FIELD_CMU_REG6_PLL_VREGTRIM_MASK & ((uint32_t)(dst) << FIELD_CMU_REG6_PLL_VREGTRIM_SHIFT_MASK))
#define FIELD_CMU_REG6_PLL_VREGTRIM_SET(dst, src)	(((dst) & ~FIELD_CMU_REG6_PLL_VREGTRIM_MASK) | (((uint32_t)(src) << FIELD_CMU_REG6_PLL_VREGTRIM_SHIFT_MASK) & FIELD_CMU_REG6_PLL_VREGTRIM_MASK))

#define FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_LSB		4
#define FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_MSB		8
#define FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_WIDTH		5
#define FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_MASK		0x000001f0
#define FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_SHIFT_MASK		0x4
#define FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_RD(src)	((FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_MASK & (uint32_t)(src)) >> FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_SHIFT_MASK)
#define FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_WR(dst)	(FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_MASK & ((uint32_t)(dst) << FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_SHIFT_MASK))
#define FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_SET(dst, src)	(((dst) & ~FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_MASK) | (((uint32_t)(src) << FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_SHIFT_MASK) & FIELD_CMU_REG6_PLL_VCOBIAS_TRIM_MASK))

#define FIELD_CMU_REG6_USR_CLK_BUF_ENA_LSB		3
#define FIELD_CMU_REG6_USR_CLK_BUF_ENA_MSB		3
#define FIELD_CMU_REG6_USR_CLK_BUF_ENA_WIDTH		1
#define FIELD_CMU_REG6_USR_CLK_BUF_ENA_MASK		0x00000008
#define FIELD_CMU_REG6_USR_CLK_BUF_ENA_SHIFT_MASK		0x3
#define FIELD_CMU_REG6_USR_CLK_BUF_ENA_RD(src)	((FIELD_CMU_REG6_USR_CLK_BUF_ENA_MASK & (uint32_t)(src)) >> FIELD_CMU_REG6_USR_CLK_BUF_ENA_SHIFT_MASK)
#define FIELD_CMU_REG6_USR_CLK_BUF_ENA_WR(dst)	(FIELD_CMU_REG6_USR_CLK_BUF_ENA_MASK & ((uint32_t)(dst) << FIELD_CMU_REG6_USR_CLK_BUF_ENA_SHIFT_MASK))
#define FIELD_CMU_REG6_USR_CLK_BUF_ENA_SET(dst, src)	(((dst) & ~FIELD_CMU_REG6_USR_CLK_BUF_ENA_MASK) | (((uint32_t)(src) << FIELD_CMU_REG6_USR_CLK_BUF_ENA_SHIFT_MASK) & FIELD_CMU_REG6_USR_CLK_BUF_ENA_MASK))

#define FIELD_CMU_REG6_MAN_PVT_CAL_LSB		2
#define FIELD_CMU_REG6_MAN_PVT_CAL_MSB		2
#define FIELD_CMU_REG6_MAN_PVT_CAL_WIDTH		1
#define FIELD_CMU_REG6_MAN_PVT_CAL_MASK		0x00000004
#define FIELD_CMU_REG6_MAN_PVT_CAL_SHIFT_MASK		0x2
#define FIELD_CMU_REG6_MAN_PVT_CAL_RD(src)	((FIELD_CMU_REG6_MAN_PVT_CAL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG6_MAN_PVT_CAL_SHIFT_MASK)
#define FIELD_CMU_REG6_MAN_PVT_CAL_WR(dst)	(FIELD_CMU_REG6_MAN_PVT_CAL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG6_MAN_PVT_CAL_SHIFT_MASK))
#define FIELD_CMU_REG6_MAN_PVT_CAL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG6_MAN_PVT_CAL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG6_MAN_PVT_CAL_SHIFT_MASK) & FIELD_CMU_REG6_MAN_PVT_CAL_MASK))

#define FIELD_CMU_REG6_SER_CLKBUF_PDOWN_LSB		1
#define FIELD_CMU_REG6_SER_CLKBUF_PDOWN_MSB		1
#define FIELD_CMU_REG6_SER_CLKBUF_PDOWN_WIDTH		1
#define FIELD_CMU_REG6_SER_CLKBUF_PDOWN_MASK		0x00000002
#define FIELD_CMU_REG6_SER_CLKBUF_PDOWN_SHIFT_MASK		0x1
#define FIELD_CMU_REG6_SER_CLKBUF_PDOWN_RD(src)	((FIELD_CMU_REG6_SER_CLKBUF_PDOWN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG6_SER_CLKBUF_PDOWN_SHIFT_MASK)
#define FIELD_CMU_REG6_SER_CLKBUF_PDOWN_WR(dst)	(FIELD_CMU_REG6_SER_CLKBUF_PDOWN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG6_SER_CLKBUF_PDOWN_SHIFT_MASK))
#define FIELD_CMU_REG6_SER_CLKBUF_PDOWN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG6_SER_CLKBUF_PDOWN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG6_SER_CLKBUF_PDOWN_SHIFT_MASK) & FIELD_CMU_REG6_SER_CLKBUF_PDOWN_MASK))

#define FIELD_CMU_REG6_USR_CLKBY2_BYPASS_LSB		0
#define FIELD_CMU_REG6_USR_CLKBY2_BYPASS_MSB		0
#define FIELD_CMU_REG6_USR_CLKBY2_BYPASS_WIDTH		1
#define FIELD_CMU_REG6_USR_CLKBY2_BYPASS_MASK		0x00000001
#define FIELD_CMU_REG6_USR_CLKBY2_BYPASS_SHIFT_MASK		0x0
#define FIELD_CMU_REG6_USR_CLKBY2_BYPASS_RD(src)	((FIELD_CMU_REG6_USR_CLKBY2_BYPASS_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG6_USR_CLKBY2_BYPASS_WR(dst)	(FIELD_CMU_REG6_USR_CLKBY2_BYPASS_MASK & ((uint32_t)(dst) << FIELD_CMU_REG6_USR_CLKBY2_BYPASS_SHIFT_MASK))
#define FIELD_CMU_REG6_USR_CLKBY2_BYPASS_SET(dst, src)	(((dst) & ~FIELD_CMU_REG6_USR_CLKBY2_BYPASS_MASK) | (((uint32_t)(src) << FIELD_CMU_REG6_USR_CLKBY2_BYPASS_SHIFT_MASK) & FIELD_CMU_REG6_USR_CLKBY2_BYPASS_MASK))

#define RESERVE_BITS_CMU_REG6 0x00000000
#define SELF_CLEAR_BITS_CMU_REG6 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG6 0x00000000
#define READ_ONLY_BITS_CMU_REG6 0x00000000
/****** CMU_reg6 END *****/

/*****CMU_reg7 START *****/
#define FIELD_CMU_REG7_PLL_LOCK_LSB		15
#define FIELD_CMU_REG7_PLL_LOCK_MSB		15
#define FIELD_CMU_REG7_PLL_LOCK_WIDTH		1
#define FIELD_CMU_REG7_PLL_LOCK_MASK		0x00008000
#define FIELD_CMU_REG7_PLL_LOCK_SHIFT_MASK		0xf
#define FIELD_CMU_REG7_PLL_LOCK_RD(src)	((FIELD_CMU_REG7_PLL_LOCK_MASK & (uint32_t)(src)) >> FIELD_CMU_REG7_PLL_LOCK_SHIFT_MASK)
#define FIELD_CMU_REG7_PLL_LOCK_WR(dst)	(FIELD_CMU_REG7_PLL_LOCK_MASK & ((uint32_t)(dst) << FIELD_CMU_REG7_PLL_LOCK_SHIFT_MASK))
#define FIELD_CMU_REG7_PLL_LOCK_SET(dst, src)	(((dst) & ~FIELD_CMU_REG7_PLL_LOCK_MASK) | (((uint32_t)(src) << FIELD_CMU_REG7_PLL_LOCK_SHIFT_MASK) & FIELD_CMU_REG7_PLL_LOCK_MASK))

#define FIELD_CMU_REG7_PLL_CALIB_DONE_LSB		14
#define FIELD_CMU_REG7_PLL_CALIB_DONE_MSB		14
#define FIELD_CMU_REG7_PLL_CALIB_DONE_WIDTH		1
#define FIELD_CMU_REG7_PLL_CALIB_DONE_MASK		0x00004000
#define FIELD_CMU_REG7_PLL_CALIB_DONE_SHIFT_MASK		0xe
#define FIELD_CMU_REG7_PLL_CALIB_DONE_RD(src)	((FIELD_CMU_REG7_PLL_CALIB_DONE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG7_PLL_CALIB_DONE_SHIFT_MASK)
#define FIELD_CMU_REG7_PLL_CALIB_DONE_WR(dst)	(FIELD_CMU_REG7_PLL_CALIB_DONE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG7_PLL_CALIB_DONE_SHIFT_MASK))
#define FIELD_CMU_REG7_PLL_CALIB_DONE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG7_PLL_CALIB_DONE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG7_PLL_CALIB_DONE_SHIFT_MASK) & FIELD_CMU_REG7_PLL_CALIB_DONE_MASK))

#define FIELD_CMU_REG7_PLL_DET_LSB		12
#define FIELD_CMU_REG7_PLL_DET_MSB		13
#define FIELD_CMU_REG7_PLL_DET_WIDTH		2
#define FIELD_CMU_REG7_PLL_DET_MASK		0x00003000
#define FIELD_CMU_REG7_PLL_DET_SHIFT_MASK		0xc
#define FIELD_CMU_REG7_PLL_DET_RD(src)	((FIELD_CMU_REG7_PLL_DET_MASK & (uint32_t)(src)) >> FIELD_CMU_REG7_PLL_DET_SHIFT_MASK)
#define FIELD_CMU_REG7_PLL_DET_WR(dst)	(FIELD_CMU_REG7_PLL_DET_MASK & ((uint32_t)(dst) << FIELD_CMU_REG7_PLL_DET_SHIFT_MASK))
#define FIELD_CMU_REG7_PLL_DET_SET(dst, src)	(((dst) & ~FIELD_CMU_REG7_PLL_DET_MASK) | (((uint32_t)(src) << FIELD_CMU_REG7_PLL_DET_SHIFT_MASK) & FIELD_CMU_REG7_PLL_DET_MASK))

#define FIELD_CMU_REG7_VCO_CAL_FAIL_LSB		10
#define FIELD_CMU_REG7_VCO_CAL_FAIL_MSB		11
#define FIELD_CMU_REG7_VCO_CAL_FAIL_WIDTH		2
#define FIELD_CMU_REG7_VCO_CAL_FAIL_MASK		0x00000c00
#define FIELD_CMU_REG7_VCO_CAL_FAIL_SHIFT_MASK		0xa
#define FIELD_CMU_REG7_VCO_CAL_FAIL_RD(src)	((FIELD_CMU_REG7_VCO_CAL_FAIL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG7_VCO_CAL_FAIL_SHIFT_MASK)
#define FIELD_CMU_REG7_VCO_CAL_FAIL_WR(dst)	(FIELD_CMU_REG7_VCO_CAL_FAIL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG7_VCO_CAL_FAIL_SHIFT_MASK))
#define FIELD_CMU_REG7_VCO_CAL_FAIL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG7_VCO_CAL_FAIL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG7_VCO_CAL_FAIL_SHIFT_MASK) & FIELD_CMU_REG7_VCO_CAL_FAIL_MASK))

#define FIELD_CMU_REG7_PVT_CAL_UP_OS_LSB		5
#define FIELD_CMU_REG7_PVT_CAL_UP_OS_MSB		9
#define FIELD_CMU_REG7_PVT_CAL_UP_OS_WIDTH		5
#define FIELD_CMU_REG7_PVT_CAL_UP_OS_MASK		0x000003e0
#define FIELD_CMU_REG7_PVT_CAL_UP_OS_SHIFT_MASK		0x5
#define FIELD_CMU_REG7_PVT_CAL_UP_OS_RD(src)	((FIELD_CMU_REG7_PVT_CAL_UP_OS_MASK & (uint32_t)(src)) >> FIELD_CMU_REG7_PVT_CAL_UP_OS_SHIFT_MASK)
#define FIELD_CMU_REG7_PVT_CAL_UP_OS_WR(dst)	(FIELD_CMU_REG7_PVT_CAL_UP_OS_MASK & ((uint32_t)(dst) << FIELD_CMU_REG7_PVT_CAL_UP_OS_SHIFT_MASK))
#define FIELD_CMU_REG7_PVT_CAL_UP_OS_SET(dst, src)	(((dst) & ~FIELD_CMU_REG7_PVT_CAL_UP_OS_MASK) | (((uint32_t)(src) << FIELD_CMU_REG7_PVT_CAL_UP_OS_SHIFT_MASK) & FIELD_CMU_REG7_PVT_CAL_UP_OS_MASK))

#define FIELD_CMU_REG7_PVT_CAL_DN_OS_LSB		0
#define FIELD_CMU_REG7_PVT_CAL_DN_OS_MSB		4
#define FIELD_CMU_REG7_PVT_CAL_DN_OS_WIDTH		5
#define FIELD_CMU_REG7_PVT_CAL_DN_OS_MASK		0x0000001f
#define FIELD_CMU_REG7_PVT_CAL_DN_OS_SHIFT_MASK		0x0
#define FIELD_CMU_REG7_PVT_CAL_DN_OS_RD(src)	((FIELD_CMU_REG7_PVT_CAL_DN_OS_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG7_PVT_CAL_DN_OS_WR(dst)	(FIELD_CMU_REG7_PVT_CAL_DN_OS_MASK & ((uint32_t)(dst) << FIELD_CMU_REG7_PVT_CAL_DN_OS_SHIFT_MASK))
#define FIELD_CMU_REG7_PVT_CAL_DN_OS_SET(dst, src)	(((dst) & ~FIELD_CMU_REG7_PVT_CAL_DN_OS_MASK) | (((uint32_t)(src) << FIELD_CMU_REG7_PVT_CAL_DN_OS_SHIFT_MASK) & FIELD_CMU_REG7_PVT_CAL_DN_OS_MASK))

#define RESERVE_BITS_CMU_REG7 0x00000000
#define SELF_CLEAR_BITS_CMU_REG7 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG7 0x00000000
#define READ_ONLY_BITS_CMU_REG7 0x0000fc00
/****** CMU_reg7 END *****/

/*****CMU_reg8 START *****/
#define FIELD_CMU_REG8_TX_DATA_RATE_CH3_LSB		14
#define FIELD_CMU_REG8_TX_DATA_RATE_CH3_MSB		15
#define FIELD_CMU_REG8_TX_DATA_RATE_CH3_WIDTH		2
#define FIELD_CMU_REG8_TX_DATA_RATE_CH3_MASK		0x0000c000
#define FIELD_CMU_REG8_TX_DATA_RATE_CH3_SHIFT_MASK		0xe
#define FIELD_CMU_REG8_TX_DATA_RATE_CH3_RD(src)	((FIELD_CMU_REG8_TX_DATA_RATE_CH3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG8_TX_DATA_RATE_CH3_SHIFT_MASK)
#define FIELD_CMU_REG8_TX_DATA_RATE_CH3_WR(dst)	(FIELD_CMU_REG8_TX_DATA_RATE_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG8_TX_DATA_RATE_CH3_SHIFT_MASK))
#define FIELD_CMU_REG8_TX_DATA_RATE_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG8_TX_DATA_RATE_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG8_TX_DATA_RATE_CH3_SHIFT_MASK) & FIELD_CMU_REG8_TX_DATA_RATE_CH3_MASK))

#define FIELD_CMU_REG8_TX_DATA_RATE_CH2_LSB		12
#define FIELD_CMU_REG8_TX_DATA_RATE_CH2_MSB		13
#define FIELD_CMU_REG8_TX_DATA_RATE_CH2_WIDTH		2
#define FIELD_CMU_REG8_TX_DATA_RATE_CH2_MASK		0x00003000
#define FIELD_CMU_REG8_TX_DATA_RATE_CH2_SHIFT_MASK		0xc
#define FIELD_CMU_REG8_TX_DATA_RATE_CH2_RD(src)	((FIELD_CMU_REG8_TX_DATA_RATE_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG8_TX_DATA_RATE_CH2_SHIFT_MASK)
#define FIELD_CMU_REG8_TX_DATA_RATE_CH2_WR(dst)	(FIELD_CMU_REG8_TX_DATA_RATE_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG8_TX_DATA_RATE_CH2_SHIFT_MASK))
#define FIELD_CMU_REG8_TX_DATA_RATE_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG8_TX_DATA_RATE_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG8_TX_DATA_RATE_CH2_SHIFT_MASK) & FIELD_CMU_REG8_TX_DATA_RATE_CH2_MASK))

#define FIELD_CMU_REG8_TX_DATA_RATE_CH1_LSB		10
#define FIELD_CMU_REG8_TX_DATA_RATE_CH1_MSB		11
#define FIELD_CMU_REG8_TX_DATA_RATE_CH1_WIDTH		2
#define FIELD_CMU_REG8_TX_DATA_RATE_CH1_MASK		0x00000c00
#define FIELD_CMU_REG8_TX_DATA_RATE_CH1_SHIFT_MASK		0xa
#define FIELD_CMU_REG8_TX_DATA_RATE_CH1_RD(src)	((FIELD_CMU_REG8_TX_DATA_RATE_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG8_TX_DATA_RATE_CH1_SHIFT_MASK)
#define FIELD_CMU_REG8_TX_DATA_RATE_CH1_WR(dst)	(FIELD_CMU_REG8_TX_DATA_RATE_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG8_TX_DATA_RATE_CH1_SHIFT_MASK))
#define FIELD_CMU_REG8_TX_DATA_RATE_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG8_TX_DATA_RATE_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG8_TX_DATA_RATE_CH1_SHIFT_MASK) & FIELD_CMU_REG8_TX_DATA_RATE_CH1_MASK))

#define FIELD_CMU_REG8_TX_DATA_RATE_CH0_LSB		8
#define FIELD_CMU_REG8_TX_DATA_RATE_CH0_MSB		9
#define FIELD_CMU_REG8_TX_DATA_RATE_CH0_WIDTH		2
#define FIELD_CMU_REG8_TX_DATA_RATE_CH0_MASK		0x00000300
#define FIELD_CMU_REG8_TX_DATA_RATE_CH0_SHIFT_MASK		0x8
#define FIELD_CMU_REG8_TX_DATA_RATE_CH0_RD(src)	((FIELD_CMU_REG8_TX_DATA_RATE_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG8_TX_DATA_RATE_CH0_SHIFT_MASK)
#define FIELD_CMU_REG8_TX_DATA_RATE_CH0_WR(dst)	(FIELD_CMU_REG8_TX_DATA_RATE_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG8_TX_DATA_RATE_CH0_SHIFT_MASK))
#define FIELD_CMU_REG8_TX_DATA_RATE_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG8_TX_DATA_RATE_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG8_TX_DATA_RATE_CH0_SHIFT_MASK) & FIELD_CMU_REG8_TX_DATA_RATE_CH0_MASK))

#define FIELD_CMU_REG8_PLL_UCDIV_LSB		5
#define FIELD_CMU_REG8_PLL_UCDIV_MSB		7
#define FIELD_CMU_REG8_PLL_UCDIV_WIDTH		3
#define FIELD_CMU_REG8_PLL_UCDIV_MASK		0x000000e0
#define FIELD_CMU_REG8_PLL_UCDIV_SHIFT_MASK		0x5
#define FIELD_CMU_REG8_PLL_UCDIV_RD(src)	((FIELD_CMU_REG8_PLL_UCDIV_MASK & (uint32_t)(src)) >> FIELD_CMU_REG8_PLL_UCDIV_SHIFT_MASK)
#define FIELD_CMU_REG8_PLL_UCDIV_WR(dst)	(FIELD_CMU_REG8_PLL_UCDIV_MASK & ((uint32_t)(dst) << FIELD_CMU_REG8_PLL_UCDIV_SHIFT_MASK))
#define FIELD_CMU_REG8_PLL_UCDIV_SET(dst, src)	(((dst) & ~FIELD_CMU_REG8_PLL_UCDIV_MASK) | (((uint32_t)(src) << FIELD_CMU_REG8_PLL_UCDIV_SHIFT_MASK) & FIELD_CMU_REG8_PLL_UCDIV_MASK))

#define FIELD_CMU_REG8_RESERVED_4_LSB		0
#define FIELD_CMU_REG8_RESERVED_4_MSB		4
#define FIELD_CMU_REG8_RESERVED_4_WIDTH		5
#define FIELD_CMU_REG8_RESERVED_4_MASK		0x0000001f
#define FIELD_CMU_REG8_RESERVED_4_SHIFT_MASK		0x0
#define FIELD_CMU_REG8_RESERVED_4_RD(src)	((FIELD_CMU_REG8_RESERVED_4_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG8_RESERVED_4_WR(dst)	(FIELD_CMU_REG8_RESERVED_4_MASK & ((uint32_t)(dst) << FIELD_CMU_REG8_RESERVED_4_SHIFT_MASK))
#define FIELD_CMU_REG8_RESERVED_4_SET(dst, src)	(((dst) & ~FIELD_CMU_REG8_RESERVED_4_MASK) | (((uint32_t)(src) << FIELD_CMU_REG8_RESERVED_4_SHIFT_MASK) & FIELD_CMU_REG8_RESERVED_4_MASK))

#define RESERVE_BITS_CMU_REG8 0x0000001f
#define SELF_CLEAR_BITS_CMU_REG8 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG8 0x00000000
#define READ_ONLY_BITS_CMU_REG8 0x0000001f
/****** CMU_reg8 END *****/

/*****CMU_reg9 START *****/
#define FIELD_CMU_REG9_TX_WORD_MODE_CH3_LSB		13
#define FIELD_CMU_REG9_TX_WORD_MODE_CH3_MSB		15
#define FIELD_CMU_REG9_TX_WORD_MODE_CH3_WIDTH		3
#define FIELD_CMU_REG9_TX_WORD_MODE_CH3_MASK		0x0000e000
#define FIELD_CMU_REG9_TX_WORD_MODE_CH3_SHIFT_MASK		0xd
#define FIELD_CMU_REG9_TX_WORD_MODE_CH3_RD(src)	((FIELD_CMU_REG9_TX_WORD_MODE_CH3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG9_TX_WORD_MODE_CH3_SHIFT_MASK)
#define FIELD_CMU_REG9_TX_WORD_MODE_CH3_WR(dst)	(FIELD_CMU_REG9_TX_WORD_MODE_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG9_TX_WORD_MODE_CH3_SHIFT_MASK))
#define FIELD_CMU_REG9_TX_WORD_MODE_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG9_TX_WORD_MODE_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG9_TX_WORD_MODE_CH3_SHIFT_MASK) & FIELD_CMU_REG9_TX_WORD_MODE_CH3_MASK))

#define FIELD_CMU_REG9_TX_WORD_MODE_CH2_LSB		10
#define FIELD_CMU_REG9_TX_WORD_MODE_CH2_MSB		12
#define FIELD_CMU_REG9_TX_WORD_MODE_CH2_WIDTH		3
#define FIELD_CMU_REG9_TX_WORD_MODE_CH2_MASK		0x00001c00
#define FIELD_CMU_REG9_TX_WORD_MODE_CH2_SHIFT_MASK		0xa
#define FIELD_CMU_REG9_TX_WORD_MODE_CH2_RD(src)	((FIELD_CMU_REG9_TX_WORD_MODE_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG9_TX_WORD_MODE_CH2_SHIFT_MASK)
#define FIELD_CMU_REG9_TX_WORD_MODE_CH2_WR(dst)	(FIELD_CMU_REG9_TX_WORD_MODE_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG9_TX_WORD_MODE_CH2_SHIFT_MASK))
#define FIELD_CMU_REG9_TX_WORD_MODE_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG9_TX_WORD_MODE_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG9_TX_WORD_MODE_CH2_SHIFT_MASK) & FIELD_CMU_REG9_TX_WORD_MODE_CH2_MASK))

#define FIELD_CMU_REG9_TX_WORD_MODE_CH1_LSB		7
#define FIELD_CMU_REG9_TX_WORD_MODE_CH1_MSB		9
#define FIELD_CMU_REG9_TX_WORD_MODE_CH1_WIDTH		3
#define FIELD_CMU_REG9_TX_WORD_MODE_CH1_MASK		0x00000380
#define FIELD_CMU_REG9_TX_WORD_MODE_CH1_SHIFT_MASK		0x7
#define FIELD_CMU_REG9_TX_WORD_MODE_CH1_RD(src)	((FIELD_CMU_REG9_TX_WORD_MODE_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG9_TX_WORD_MODE_CH1_SHIFT_MASK)
#define FIELD_CMU_REG9_TX_WORD_MODE_CH1_WR(dst)	(FIELD_CMU_REG9_TX_WORD_MODE_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG9_TX_WORD_MODE_CH1_SHIFT_MASK))
#define FIELD_CMU_REG9_TX_WORD_MODE_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG9_TX_WORD_MODE_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG9_TX_WORD_MODE_CH1_SHIFT_MASK) & FIELD_CMU_REG9_TX_WORD_MODE_CH1_MASK))

#define FIELD_CMU_REG9_TX_WORD_MODE_CH0_LSB		4
#define FIELD_CMU_REG9_TX_WORD_MODE_CH0_MSB		6
#define FIELD_CMU_REG9_TX_WORD_MODE_CH0_WIDTH		3
#define FIELD_CMU_REG9_TX_WORD_MODE_CH0_MASK		0x00000070
#define FIELD_CMU_REG9_TX_WORD_MODE_CH0_SHIFT_MASK		0x4
#define FIELD_CMU_REG9_TX_WORD_MODE_CH0_RD(src)	((FIELD_CMU_REG9_TX_WORD_MODE_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG9_TX_WORD_MODE_CH0_SHIFT_MASK)
#define FIELD_CMU_REG9_TX_WORD_MODE_CH0_WR(dst)	(FIELD_CMU_REG9_TX_WORD_MODE_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG9_TX_WORD_MODE_CH0_SHIFT_MASK))
#define FIELD_CMU_REG9_TX_WORD_MODE_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG9_TX_WORD_MODE_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG9_TX_WORD_MODE_CH0_SHIFT_MASK) & FIELD_CMU_REG9_TX_WORD_MODE_CH0_MASK))

#define FIELD_CMU_REG9_PLL_POST_DIVBY2_LSB		3
#define FIELD_CMU_REG9_PLL_POST_DIVBY2_MSB		3
#define FIELD_CMU_REG9_PLL_POST_DIVBY2_WIDTH		1
#define FIELD_CMU_REG9_PLL_POST_DIVBY2_MASK		0x00000008
#define FIELD_CMU_REG9_PLL_POST_DIVBY2_SHIFT_MASK		0x3
#define FIELD_CMU_REG9_PLL_POST_DIVBY2_RD(src)	((FIELD_CMU_REG9_PLL_POST_DIVBY2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG9_PLL_POST_DIVBY2_SHIFT_MASK)
#define FIELD_CMU_REG9_PLL_POST_DIVBY2_WR(dst)	(FIELD_CMU_REG9_PLL_POST_DIVBY2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG9_PLL_POST_DIVBY2_SHIFT_MASK))
#define FIELD_CMU_REG9_PLL_POST_DIVBY2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG9_PLL_POST_DIVBY2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG9_PLL_POST_DIVBY2_SHIFT_MASK) & FIELD_CMU_REG9_PLL_POST_DIVBY2_MASK))

#define FIELD_CMU_REG9_VBG_BYPASSB_LSB		2
#define FIELD_CMU_REG9_VBG_BYPASSB_MSB		2
#define FIELD_CMU_REG9_VBG_BYPASSB_WIDTH		1
#define FIELD_CMU_REG9_VBG_BYPASSB_MASK		0x00000004
#define FIELD_CMU_REG9_VBG_BYPASSB_SHIFT_MASK		0x2
#define FIELD_CMU_REG9_VBG_BYPASSB_RD(src)	((FIELD_CMU_REG9_VBG_BYPASSB_MASK & (uint32_t)(src)) >> FIELD_CMU_REG9_VBG_BYPASSB_SHIFT_MASK)
#define FIELD_CMU_REG9_VBG_BYPASSB_WR(dst)	(FIELD_CMU_REG9_VBG_BYPASSB_MASK & ((uint32_t)(dst) << FIELD_CMU_REG9_VBG_BYPASSB_SHIFT_MASK))
#define FIELD_CMU_REG9_VBG_BYPASSB_SET(dst, src)	(((dst) & ~FIELD_CMU_REG9_VBG_BYPASSB_MASK) | (((uint32_t)(src) << FIELD_CMU_REG9_VBG_BYPASSB_SHIFT_MASK) & FIELD_CMU_REG9_VBG_BYPASSB_MASK))

#define FIELD_CMU_REG9_IGEN_BYPASS_LSB		1
#define FIELD_CMU_REG9_IGEN_BYPASS_MSB		1
#define FIELD_CMU_REG9_IGEN_BYPASS_WIDTH		1
#define FIELD_CMU_REG9_IGEN_BYPASS_MASK		0x00000002
#define FIELD_CMU_REG9_IGEN_BYPASS_SHIFT_MASK		0x1
#define FIELD_CMU_REG9_IGEN_BYPASS_RD(src)	((FIELD_CMU_REG9_IGEN_BYPASS_MASK & (uint32_t)(src)) >> FIELD_CMU_REG9_IGEN_BYPASS_SHIFT_MASK)
#define FIELD_CMU_REG9_IGEN_BYPASS_WR(dst)	(FIELD_CMU_REG9_IGEN_BYPASS_MASK & ((uint32_t)(dst) << FIELD_CMU_REG9_IGEN_BYPASS_SHIFT_MASK))
#define FIELD_CMU_REG9_IGEN_BYPASS_SET(dst, src)	(((dst) & ~FIELD_CMU_REG9_IGEN_BYPASS_MASK) | (((uint32_t)(src) << FIELD_CMU_REG9_IGEN_BYPASS_SHIFT_MASK) & FIELD_CMU_REG9_IGEN_BYPASS_MASK))

#define FIELD_CMU_REG9_I_HSCLKBUF_PD_LSB		0
#define FIELD_CMU_REG9_I_HSCLKBUF_PD_MSB		0
#define FIELD_CMU_REG9_I_HSCLKBUF_PD_WIDTH		1
#define FIELD_CMU_REG9_I_HSCLKBUF_PD_MASK		0x00000001
#define FIELD_CMU_REG9_I_HSCLKBUF_PD_SHIFT_MASK		0x0
#define FIELD_CMU_REG9_I_HSCLKBUF_PD_RD(src)	((FIELD_CMU_REG9_I_HSCLKBUF_PD_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG9_I_HSCLKBUF_PD_WR(dst)	(FIELD_CMU_REG9_I_HSCLKBUF_PD_MASK & ((uint32_t)(dst) << FIELD_CMU_REG9_I_HSCLKBUF_PD_SHIFT_MASK))
#define FIELD_CMU_REG9_I_HSCLKBUF_PD_SET(dst, src)	(((dst) & ~FIELD_CMU_REG9_I_HSCLKBUF_PD_MASK) | (((uint32_t)(src) << FIELD_CMU_REG9_I_HSCLKBUF_PD_SHIFT_MASK) & FIELD_CMU_REG9_I_HSCLKBUF_PD_MASK))

#define RESERVE_BITS_CMU_REG9 0x00000000
#define SELF_CLEAR_BITS_CMU_REG9 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG9 0x00000000
#define READ_ONLY_BITS_CMU_REG9 0x00000000
/****** CMU_reg9 END *****/

/*****CMU_reg10 START *****/
#define FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_LSB		12
#define FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_MSB		15
#define FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_WIDTH		4
#define FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_MASK		0x0000f000
#define FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_SHIFT_MASK		0xc
#define FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_RD(src)	((FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_SHIFT_MASK)
#define FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_WR(dst)	(FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_SHIFT_MASK))
#define FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_SHIFT_MASK) & FIELD_CMU_REG10_TX_PAR_CLKBUF_PDOWN_MASK))

#define FIELD_CMU_REG10_ATO_ENA_LSB		11
#define FIELD_CMU_REG10_ATO_ENA_MSB		11
#define FIELD_CMU_REG10_ATO_ENA_WIDTH		1
#define FIELD_CMU_REG10_ATO_ENA_MASK		0x00000800
#define FIELD_CMU_REG10_ATO_ENA_SHIFT_MASK		0xb
#define FIELD_CMU_REG10_ATO_ENA_RD(src)	((FIELD_CMU_REG10_ATO_ENA_MASK & (uint32_t)(src)) >> FIELD_CMU_REG10_ATO_ENA_SHIFT_MASK)
#define FIELD_CMU_REG10_ATO_ENA_WR(dst)	(FIELD_CMU_REG10_ATO_ENA_MASK & ((uint32_t)(dst) << FIELD_CMU_REG10_ATO_ENA_SHIFT_MASK))
#define FIELD_CMU_REG10_ATO_ENA_SET(dst, src)	(((dst) & ~FIELD_CMU_REG10_ATO_ENA_MASK) | (((uint32_t)(src) << FIELD_CMU_REG10_ATO_ENA_SHIFT_MASK) & FIELD_CMU_REG10_ATO_ENA_MASK))

#define FIELD_CMU_REG10_ATO_SEL_LSB		5
#define FIELD_CMU_REG10_ATO_SEL_MSB		10
#define FIELD_CMU_REG10_ATO_SEL_WIDTH		6
#define FIELD_CMU_REG10_ATO_SEL_MASK		0x000007e0
#define FIELD_CMU_REG10_ATO_SEL_SHIFT_MASK		0x5
#define FIELD_CMU_REG10_ATO_SEL_RD(src)	((FIELD_CMU_REG10_ATO_SEL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG10_ATO_SEL_SHIFT_MASK)
#define FIELD_CMU_REG10_ATO_SEL_WR(dst)	(FIELD_CMU_REG10_ATO_SEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG10_ATO_SEL_SHIFT_MASK))
#define FIELD_CMU_REG10_ATO_SEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG10_ATO_SEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG10_ATO_SEL_SHIFT_MASK) & FIELD_CMU_REG10_ATO_SEL_MASK))

#define FIELD_CMU_REG10_PLL_AMUX_SEL_LSB		2
#define FIELD_CMU_REG10_PLL_AMUX_SEL_MSB		4
#define FIELD_CMU_REG10_PLL_AMUX_SEL_WIDTH		3
#define FIELD_CMU_REG10_PLL_AMUX_SEL_MASK		0x0000001c
#define FIELD_CMU_REG10_PLL_AMUX_SEL_SHIFT_MASK		0x2
#define FIELD_CMU_REG10_PLL_AMUX_SEL_RD(src)	((FIELD_CMU_REG10_PLL_AMUX_SEL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG10_PLL_AMUX_SEL_SHIFT_MASK)
#define FIELD_CMU_REG10_PLL_AMUX_SEL_WR(dst)	(FIELD_CMU_REG10_PLL_AMUX_SEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG10_PLL_AMUX_SEL_SHIFT_MASK))
#define FIELD_CMU_REG10_PLL_AMUX_SEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG10_PLL_AMUX_SEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG10_PLL_AMUX_SEL_SHIFT_MASK) & FIELD_CMU_REG10_PLL_AMUX_SEL_MASK))

#define FIELD_CMU_REG10_PLL_AMUX_EN_LSB		1
#define FIELD_CMU_REG10_PLL_AMUX_EN_MSB		1
#define FIELD_CMU_REG10_PLL_AMUX_EN_WIDTH		1
#define FIELD_CMU_REG10_PLL_AMUX_EN_MASK		0x00000002
#define FIELD_CMU_REG10_PLL_AMUX_EN_SHIFT_MASK		0x1
#define FIELD_CMU_REG10_PLL_AMUX_EN_RD(src)	((FIELD_CMU_REG10_PLL_AMUX_EN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG10_PLL_AMUX_EN_SHIFT_MASK)
#define FIELD_CMU_REG10_PLL_AMUX_EN_WR(dst)	(FIELD_CMU_REG10_PLL_AMUX_EN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG10_PLL_AMUX_EN_SHIFT_MASK))
#define FIELD_CMU_REG10_PLL_AMUX_EN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG10_PLL_AMUX_EN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG10_PLL_AMUX_EN_SHIFT_MASK) & FIELD_CMU_REG10_PLL_AMUX_EN_MASK))

#define FIELD_CMU_REG10_VREG_REFSEL_LSB		0
#define FIELD_CMU_REG10_VREG_REFSEL_MSB		0
#define FIELD_CMU_REG10_VREG_REFSEL_WIDTH		1
#define FIELD_CMU_REG10_VREG_REFSEL_MASK		0x00000001
#define FIELD_CMU_REG10_VREG_REFSEL_SHIFT_MASK		0x0
#define FIELD_CMU_REG10_VREG_REFSEL_RD(src)	((FIELD_CMU_REG10_VREG_REFSEL_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG10_VREG_REFSEL_WR(dst)	(FIELD_CMU_REG10_VREG_REFSEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG10_VREG_REFSEL_SHIFT_MASK))
#define FIELD_CMU_REG10_VREG_REFSEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG10_VREG_REFSEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG10_VREG_REFSEL_SHIFT_MASK) & FIELD_CMU_REG10_VREG_REFSEL_MASK))

#define RESERVE_BITS_CMU_REG10 0x00000000
#define SELF_CLEAR_BITS_CMU_REG10 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG10 0x00000000
#define READ_ONLY_BITS_CMU_REG10 0x00000000
/****** CMU_reg10 END *****/

/*****CMU_reg11 START *****/
#define FIELD_CMU_REG11_PLL_SPARE_OUT_LSB		8
#define FIELD_CMU_REG11_PLL_SPARE_OUT_MSB		15
#define FIELD_CMU_REG11_PLL_SPARE_OUT_WIDTH		8
#define FIELD_CMU_REG11_PLL_SPARE_OUT_MASK		0x0000ff00
#define FIELD_CMU_REG11_PLL_SPARE_OUT_SHIFT_MASK		0x8
#define FIELD_CMU_REG11_PLL_SPARE_OUT_RD(src)	((FIELD_CMU_REG11_PLL_SPARE_OUT_MASK & (uint32_t)(src)) >> FIELD_CMU_REG11_PLL_SPARE_OUT_SHIFT_MASK)
#define FIELD_CMU_REG11_PLL_SPARE_OUT_WR(dst)	(FIELD_CMU_REG11_PLL_SPARE_OUT_MASK & ((uint32_t)(dst) << FIELD_CMU_REG11_PLL_SPARE_OUT_SHIFT_MASK))
#define FIELD_CMU_REG11_PLL_SPARE_OUT_SET(dst, src)	(((dst) & ~FIELD_CMU_REG11_PLL_SPARE_OUT_MASK) | (((uint32_t)(src) << FIELD_CMU_REG11_PLL_SPARE_OUT_SHIFT_MASK) & FIELD_CMU_REG11_PLL_SPARE_OUT_MASK))

#define FIELD_CMU_REG11_RESERVED_7_LSB		0
#define FIELD_CMU_REG11_RESERVED_7_MSB		7
#define FIELD_CMU_REG11_RESERVED_7_WIDTH		8
#define FIELD_CMU_REG11_RESERVED_7_MASK		0x000000ff
#define FIELD_CMU_REG11_RESERVED_7_SHIFT_MASK		0x0
#define FIELD_CMU_REG11_RESERVED_7_RD(src)	((FIELD_CMU_REG11_RESERVED_7_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG11_RESERVED_7_WR(dst)	(FIELD_CMU_REG11_RESERVED_7_MASK & ((uint32_t)(dst) << FIELD_CMU_REG11_RESERVED_7_SHIFT_MASK))
#define FIELD_CMU_REG11_RESERVED_7_SET(dst, src)	(((dst) & ~FIELD_CMU_REG11_RESERVED_7_MASK) | (((uint32_t)(src) << FIELD_CMU_REG11_RESERVED_7_SHIFT_MASK) & FIELD_CMU_REG11_RESERVED_7_MASK))

#define RESERVE_BITS_CMU_REG11 0x000000ff
#define SELF_CLEAR_BITS_CMU_REG11 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG11 0x00000000
#define READ_ONLY_BITS_CMU_REG11 0x0000ffff
/****** CMU_reg11 END *****/

/*****CMU_reg12 START *****/
#define FIELD_CMU_REG12_PLL_SPARE_IN_LSB		8
#define FIELD_CMU_REG12_PLL_SPARE_IN_MSB		15
#define FIELD_CMU_REG12_PLL_SPARE_IN_WIDTH		8
#define FIELD_CMU_REG12_PLL_SPARE_IN_MASK		0x0000ff00
#define FIELD_CMU_REG12_PLL_SPARE_IN_SHIFT_MASK		0x8
#define FIELD_CMU_REG12_PLL_SPARE_IN_RD(src)	((FIELD_CMU_REG12_PLL_SPARE_IN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG12_PLL_SPARE_IN_SHIFT_MASK)
#define FIELD_CMU_REG12_PLL_SPARE_IN_WR(dst)	(FIELD_CMU_REG12_PLL_SPARE_IN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG12_PLL_SPARE_IN_SHIFT_MASK))
#define FIELD_CMU_REG12_PLL_SPARE_IN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG12_PLL_SPARE_IN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG12_PLL_SPARE_IN_SHIFT_MASK) & FIELD_CMU_REG12_PLL_SPARE_IN_MASK))

#define FIELD_CMU_REG12_STATE_DELAY9_LSB		4
#define FIELD_CMU_REG12_STATE_DELAY9_MSB		7
#define FIELD_CMU_REG12_STATE_DELAY9_WIDTH		4
#define FIELD_CMU_REG12_STATE_DELAY9_MASK		0x000000f0
#define FIELD_CMU_REG12_STATE_DELAY9_SHIFT_MASK		0x4
#define FIELD_CMU_REG12_STATE_DELAY9_RD(src)	((FIELD_CMU_REG12_STATE_DELAY9_MASK & (uint32_t)(src)) >> FIELD_CMU_REG12_STATE_DELAY9_SHIFT_MASK)
#define FIELD_CMU_REG12_STATE_DELAY9_WR(dst)	(FIELD_CMU_REG12_STATE_DELAY9_MASK & ((uint32_t)(dst) << FIELD_CMU_REG12_STATE_DELAY9_SHIFT_MASK))
#define FIELD_CMU_REG12_STATE_DELAY9_SET(dst, src)	(((dst) & ~FIELD_CMU_REG12_STATE_DELAY9_MASK) | (((uint32_t)(src) << FIELD_CMU_REG12_STATE_DELAY9_SHIFT_MASK) & FIELD_CMU_REG12_STATE_DELAY9_MASK))

#define FIELD_CMU_REG12_RESERVED_3_LSB		0
#define FIELD_CMU_REG12_RESERVED_3_MSB		3
#define FIELD_CMU_REG12_RESERVED_3_WIDTH		4
#define FIELD_CMU_REG12_RESERVED_3_MASK		0x0000000f
#define FIELD_CMU_REG12_RESERVED_3_SHIFT_MASK		0x0
#define FIELD_CMU_REG12_RESERVED_3_RD(src)	((FIELD_CMU_REG12_RESERVED_3_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG12_RESERVED_3_WR(dst)	(FIELD_CMU_REG12_RESERVED_3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG12_RESERVED_3_SHIFT_MASK))
#define FIELD_CMU_REG12_RESERVED_3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG12_RESERVED_3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG12_RESERVED_3_SHIFT_MASK) & FIELD_CMU_REG12_RESERVED_3_MASK))

#define RESERVE_BITS_CMU_REG12 0x0000000f
#define SELF_CLEAR_BITS_CMU_REG12 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG12 0x00000000
#define READ_ONLY_BITS_CMU_REG12 0x00000000
/****** CMU_reg12 END *****/

/*****CMU_reg13 START *****/
#define FIELD_CMU_REG13_STATE_DELAY1_LSB		12
#define FIELD_CMU_REG13_STATE_DELAY1_MSB		15
#define FIELD_CMU_REG13_STATE_DELAY1_WIDTH		4
#define FIELD_CMU_REG13_STATE_DELAY1_MASK		0x0000f000
#define FIELD_CMU_REG13_STATE_DELAY1_SHIFT_MASK		0xc
#define FIELD_CMU_REG13_STATE_DELAY1_RD(src)	((FIELD_CMU_REG13_STATE_DELAY1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG13_STATE_DELAY1_SHIFT_MASK)
#define FIELD_CMU_REG13_STATE_DELAY1_WR(dst)	(FIELD_CMU_REG13_STATE_DELAY1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG13_STATE_DELAY1_SHIFT_MASK))
#define FIELD_CMU_REG13_STATE_DELAY1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG13_STATE_DELAY1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG13_STATE_DELAY1_SHIFT_MASK) & FIELD_CMU_REG13_STATE_DELAY1_MASK))

#define FIELD_CMU_REG13_STATE_DELAY2_LSB		8
#define FIELD_CMU_REG13_STATE_DELAY2_MSB		11
#define FIELD_CMU_REG13_STATE_DELAY2_WIDTH		4
#define FIELD_CMU_REG13_STATE_DELAY2_MASK		0x00000f00
#define FIELD_CMU_REG13_STATE_DELAY2_SHIFT_MASK		0x8
#define FIELD_CMU_REG13_STATE_DELAY2_RD(src)	((FIELD_CMU_REG13_STATE_DELAY2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG13_STATE_DELAY2_SHIFT_MASK)
#define FIELD_CMU_REG13_STATE_DELAY2_WR(dst)	(FIELD_CMU_REG13_STATE_DELAY2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG13_STATE_DELAY2_SHIFT_MASK))
#define FIELD_CMU_REG13_STATE_DELAY2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG13_STATE_DELAY2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG13_STATE_DELAY2_SHIFT_MASK) & FIELD_CMU_REG13_STATE_DELAY2_MASK))

#define FIELD_CMU_REG13_STATE_DELAY3_LSB		4
#define FIELD_CMU_REG13_STATE_DELAY3_MSB		7
#define FIELD_CMU_REG13_STATE_DELAY3_WIDTH		4
#define FIELD_CMU_REG13_STATE_DELAY3_MASK		0x000000f0
#define FIELD_CMU_REG13_STATE_DELAY3_SHIFT_MASK		0x4
#define FIELD_CMU_REG13_STATE_DELAY3_RD(src)	((FIELD_CMU_REG13_STATE_DELAY3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG13_STATE_DELAY3_SHIFT_MASK)
#define FIELD_CMU_REG13_STATE_DELAY3_WR(dst)	(FIELD_CMU_REG13_STATE_DELAY3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG13_STATE_DELAY3_SHIFT_MASK))
#define FIELD_CMU_REG13_STATE_DELAY3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG13_STATE_DELAY3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG13_STATE_DELAY3_SHIFT_MASK) & FIELD_CMU_REG13_STATE_DELAY3_MASK))

#define FIELD_CMU_REG13_STATE_DELAY4_LSB		0
#define FIELD_CMU_REG13_STATE_DELAY4_MSB		3
#define FIELD_CMU_REG13_STATE_DELAY4_WIDTH		4
#define FIELD_CMU_REG13_STATE_DELAY4_MASK		0x0000000f
#define FIELD_CMU_REG13_STATE_DELAY4_SHIFT_MASK		0x0
#define FIELD_CMU_REG13_STATE_DELAY4_RD(src)	((FIELD_CMU_REG13_STATE_DELAY4_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG13_STATE_DELAY4_WR(dst)	(FIELD_CMU_REG13_STATE_DELAY4_MASK & ((uint32_t)(dst) << FIELD_CMU_REG13_STATE_DELAY4_SHIFT_MASK))
#define FIELD_CMU_REG13_STATE_DELAY4_SET(dst, src)	(((dst) & ~FIELD_CMU_REG13_STATE_DELAY4_MASK) | (((uint32_t)(src) << FIELD_CMU_REG13_STATE_DELAY4_SHIFT_MASK) & FIELD_CMU_REG13_STATE_DELAY4_MASK))

#define RESERVE_BITS_CMU_REG13 0x00000000
#define SELF_CLEAR_BITS_CMU_REG13 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG13 0x00000000
#define READ_ONLY_BITS_CMU_REG13 0x00000000
/****** CMU_reg13 END *****/

/*****CMU_reg14 START *****/
#define FIELD_CMU_REG14_STATE_DELAY5_LSB		12
#define FIELD_CMU_REG14_STATE_DELAY5_MSB		15
#define FIELD_CMU_REG14_STATE_DELAY5_WIDTH		4
#define FIELD_CMU_REG14_STATE_DELAY5_MASK		0x0000f000
#define FIELD_CMU_REG14_STATE_DELAY5_SHIFT_MASK		0xc
#define FIELD_CMU_REG14_STATE_DELAY5_RD(src)	((FIELD_CMU_REG14_STATE_DELAY5_MASK & (uint32_t)(src)) >> FIELD_CMU_REG14_STATE_DELAY5_SHIFT_MASK)
#define FIELD_CMU_REG14_STATE_DELAY5_WR(dst)	(FIELD_CMU_REG14_STATE_DELAY5_MASK & ((uint32_t)(dst) << FIELD_CMU_REG14_STATE_DELAY5_SHIFT_MASK))
#define FIELD_CMU_REG14_STATE_DELAY5_SET(dst, src)	(((dst) & ~FIELD_CMU_REG14_STATE_DELAY5_MASK) | (((uint32_t)(src) << FIELD_CMU_REG14_STATE_DELAY5_SHIFT_MASK) & FIELD_CMU_REG14_STATE_DELAY5_MASK))

#define FIELD_CMU_REG14_STATE_DELAY6_LSB		8
#define FIELD_CMU_REG14_STATE_DELAY6_MSB		11
#define FIELD_CMU_REG14_STATE_DELAY6_WIDTH		4
#define FIELD_CMU_REG14_STATE_DELAY6_MASK		0x00000f00
#define FIELD_CMU_REG14_STATE_DELAY6_SHIFT_MASK		0x8
#define FIELD_CMU_REG14_STATE_DELAY6_RD(src)	((FIELD_CMU_REG14_STATE_DELAY6_MASK & (uint32_t)(src)) >> FIELD_CMU_REG14_STATE_DELAY6_SHIFT_MASK)
#define FIELD_CMU_REG14_STATE_DELAY6_WR(dst)	(FIELD_CMU_REG14_STATE_DELAY6_MASK & ((uint32_t)(dst) << FIELD_CMU_REG14_STATE_DELAY6_SHIFT_MASK))
#define FIELD_CMU_REG14_STATE_DELAY6_SET(dst, src)	(((dst) & ~FIELD_CMU_REG14_STATE_DELAY6_MASK) | (((uint32_t)(src) << FIELD_CMU_REG14_STATE_DELAY6_SHIFT_MASK) & FIELD_CMU_REG14_STATE_DELAY6_MASK))

#define FIELD_CMU_REG14_STATE_DELAY7_LSB		4
#define FIELD_CMU_REG14_STATE_DELAY7_MSB		7
#define FIELD_CMU_REG14_STATE_DELAY7_WIDTH		4
#define FIELD_CMU_REG14_STATE_DELAY7_MASK		0x000000f0
#define FIELD_CMU_REG14_STATE_DELAY7_SHIFT_MASK		0x4
#define FIELD_CMU_REG14_STATE_DELAY7_RD(src)	((FIELD_CMU_REG14_STATE_DELAY7_MASK & (uint32_t)(src)) >> FIELD_CMU_REG14_STATE_DELAY7_SHIFT_MASK)
#define FIELD_CMU_REG14_STATE_DELAY7_WR(dst)	(FIELD_CMU_REG14_STATE_DELAY7_MASK & ((uint32_t)(dst) << FIELD_CMU_REG14_STATE_DELAY7_SHIFT_MASK))
#define FIELD_CMU_REG14_STATE_DELAY7_SET(dst, src)	(((dst) & ~FIELD_CMU_REG14_STATE_DELAY7_MASK) | (((uint32_t)(src) << FIELD_CMU_REG14_STATE_DELAY7_SHIFT_MASK) & FIELD_CMU_REG14_STATE_DELAY7_MASK))

#define FIELD_CMU_REG14_STATE_DELAY8_LSB		0
#define FIELD_CMU_REG14_STATE_DELAY8_MSB		3
#define FIELD_CMU_REG14_STATE_DELAY8_WIDTH		4
#define FIELD_CMU_REG14_STATE_DELAY8_MASK		0x0000000f
#define FIELD_CMU_REG14_STATE_DELAY8_SHIFT_MASK		0x0
#define FIELD_CMU_REG14_STATE_DELAY8_RD(src)	((FIELD_CMU_REG14_STATE_DELAY8_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG14_STATE_DELAY8_WR(dst)	(FIELD_CMU_REG14_STATE_DELAY8_MASK & ((uint32_t)(dst) << FIELD_CMU_REG14_STATE_DELAY8_SHIFT_MASK))
#define FIELD_CMU_REG14_STATE_DELAY8_SET(dst, src)	(((dst) & ~FIELD_CMU_REG14_STATE_DELAY8_MASK) | (((uint32_t)(src) << FIELD_CMU_REG14_STATE_DELAY8_SHIFT_MASK) & FIELD_CMU_REG14_STATE_DELAY8_MASK))

#define RESERVE_BITS_CMU_REG14 0x00000000
#define SELF_CLEAR_BITS_CMU_REG14 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG14 0x00000000
#define READ_ONLY_BITS_CMU_REG14 0x00000000
/****** CMU_reg14 END *****/

/*****CMU_reg15 START *****/
#define FIELD_CMU_REG15_TX_READY_LSB		8
#define FIELD_CMU_REG15_TX_READY_MSB		15
#define FIELD_CMU_REG15_TX_READY_WIDTH		8
#define FIELD_CMU_REG15_TX_READY_MASK		0x0000ff00
#define FIELD_CMU_REG15_TX_READY_SHIFT_MASK		0x8
#define FIELD_CMU_REG15_TX_READY_RD(src)	((FIELD_CMU_REG15_TX_READY_MASK & (uint32_t)(src)) >> FIELD_CMU_REG15_TX_READY_SHIFT_MASK)
#define FIELD_CMU_REG15_TX_READY_WR(dst)	(FIELD_CMU_REG15_TX_READY_MASK & ((uint32_t)(dst) << FIELD_CMU_REG15_TX_READY_SHIFT_MASK))
#define FIELD_CMU_REG15_TX_READY_SET(dst, src)	(((dst) & ~FIELD_CMU_REG15_TX_READY_MASK) | (((uint32_t)(src) << FIELD_CMU_REG15_TX_READY_SHIFT_MASK) & FIELD_CMU_REG15_TX_READY_MASK))

#define FIELD_CMU_REG15_RX_READY_LSB		0
#define FIELD_CMU_REG15_RX_READY_MSB		7
#define FIELD_CMU_REG15_RX_READY_WIDTH		8
#define FIELD_CMU_REG15_RX_READY_MASK		0x000000ff
#define FIELD_CMU_REG15_RX_READY_SHIFT_MASK		0x0
#define FIELD_CMU_REG15_RX_READY_RD(src)	((FIELD_CMU_REG15_RX_READY_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG15_RX_READY_WR(dst)	(FIELD_CMU_REG15_RX_READY_MASK & ((uint32_t)(dst) << FIELD_CMU_REG15_RX_READY_SHIFT_MASK))
#define FIELD_CMU_REG15_RX_READY_SET(dst, src)	(((dst) & ~FIELD_CMU_REG15_RX_READY_MASK) | (((uint32_t)(src) << FIELD_CMU_REG15_RX_READY_SHIFT_MASK) & FIELD_CMU_REG15_RX_READY_MASK))

#define RESERVE_BITS_CMU_REG15 0x00000000
#define SELF_CLEAR_BITS_CMU_REG15 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG15 0x00000000
#define READ_ONLY_BITS_CMU_REG15 0x0000ffff
/****** CMU_reg15 END *****/

/*****CMU_reg16 START *****/
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_LSB		15
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_MSB		15
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_WIDTH		1
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_MASK		0x00008000
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_SHIFT_MASK		0xf
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_RD(src)	((FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_SHIFT_MASK)
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_WR(dst)	(FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_SHIFT_MASK))
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_SHIFT_MASK) & FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH0_MASK))

#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_LSB		14
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_MSB		14
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_WIDTH		1
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_MASK		0x00004000
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_SHIFT_MASK		0xe
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_RD(src)	((FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_SHIFT_MASK)
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_WR(dst)	(FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_SHIFT_MASK))
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_SHIFT_MASK) & FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH0_MASK))

#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_LSB		13
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_MSB		13
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_WIDTH		1
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_MASK		0x00002000
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_SHIFT_MASK		0xd
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_RD(src)	((FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_SHIFT_MASK)
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_WR(dst)	(FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_SHIFT_MASK))
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_SHIFT_MASK) & FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH1_MASK))

#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_LSB		12
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_MSB		12
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_WIDTH		1
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_MASK		0x00001000
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_SHIFT_MASK		0xc
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_RD(src)	((FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_SHIFT_MASK)
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_WR(dst)	(FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_SHIFT_MASK))
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_SHIFT_MASK) & FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH1_MASK))

#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_LSB		11
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_MSB		11
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_WIDTH		1
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_MASK		0x00000800
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_SHIFT_MASK		0xb
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_RD(src)	((FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_SHIFT_MASK)
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_WR(dst)	(FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_SHIFT_MASK))
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_SHIFT_MASK) & FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH2_MASK))

#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_LSB		10
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_MSB		10
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_WIDTH		1
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_MASK		0x00000400
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_SHIFT_MASK		0xa
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_RD(src)	((FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_SHIFT_MASK)
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_WR(dst)	(FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_SHIFT_MASK))
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_SHIFT_MASK) & FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH2_MASK))

#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_LSB		9
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_MSB		9
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_WIDTH		1
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_MASK		0x00000200
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_SHIFT_MASK		0x9
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_RD(src)	((FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_SHIFT_MASK)
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_WR(dst)	(FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_SHIFT_MASK))
#define FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_SHIFT_MASK) & FIELD_CMU_REG16_TX_RATE_CHANGE_ENA_CH3_MASK))

#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_LSB		8
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_MSB		8
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_WIDTH		1
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_MASK		0x00000100
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_SHIFT_MASK		0x8
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_RD(src)	((FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_SHIFT_MASK)
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_WR(dst)	(FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_SHIFT_MASK))
#define FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_SHIFT_MASK) & FIELD_CMU_REG16_RX_RATE_CHANGE_ENA_CH3_MASK))

#define FIELD_CMU_REG16_STATE_MC_BYPASS_LSB		7
#define FIELD_CMU_REG16_STATE_MC_BYPASS_MSB		7
#define FIELD_CMU_REG16_STATE_MC_BYPASS_WIDTH		1
#define FIELD_CMU_REG16_STATE_MC_BYPASS_MASK		0x00000080
#define FIELD_CMU_REG16_STATE_MC_BYPASS_SHIFT_MASK		0x7
#define FIELD_CMU_REG16_STATE_MC_BYPASS_RD(src)	((FIELD_CMU_REG16_STATE_MC_BYPASS_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_STATE_MC_BYPASS_SHIFT_MASK)
#define FIELD_CMU_REG16_STATE_MC_BYPASS_WR(dst)	(FIELD_CMU_REG16_STATE_MC_BYPASS_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_STATE_MC_BYPASS_SHIFT_MASK))
#define FIELD_CMU_REG16_STATE_MC_BYPASS_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_STATE_MC_BYPASS_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_STATE_MC_BYPASS_SHIFT_MASK) & FIELD_CMU_REG16_STATE_MC_BYPASS_MASK))

#define FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_LSB		6
#define FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_MSB		6
#define FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_WIDTH		1
#define FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_MASK		0x00000040
#define FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_SHIFT_MASK		0x6
#define FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_RD(src)	((FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_SHIFT_MASK)
#define FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_WR(dst)	(FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_SHIFT_MASK))
#define FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_SHIFT_MASK) & FIELD_CMU_REG16_CALIBRATION_DONE_OVERRIDE_MASK))

#define FIELD_CMU_REG16_BYPASS_PLL_LOCK_LSB		5
#define FIELD_CMU_REG16_BYPASS_PLL_LOCK_MSB		5
#define FIELD_CMU_REG16_BYPASS_PLL_LOCK_WIDTH		1
#define FIELD_CMU_REG16_BYPASS_PLL_LOCK_MASK		0x00000020
#define FIELD_CMU_REG16_BYPASS_PLL_LOCK_SHIFT_MASK		0x5
#define FIELD_CMU_REG16_BYPASS_PLL_LOCK_RD(src)	((FIELD_CMU_REG16_BYPASS_PLL_LOCK_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_BYPASS_PLL_LOCK_SHIFT_MASK)
#define FIELD_CMU_REG16_BYPASS_PLL_LOCK_WR(dst)	(FIELD_CMU_REG16_BYPASS_PLL_LOCK_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_BYPASS_PLL_LOCK_SHIFT_MASK))
#define FIELD_CMU_REG16_BYPASS_PLL_LOCK_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_BYPASS_PLL_LOCK_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_BYPASS_PLL_LOCK_SHIFT_MASK) & FIELD_CMU_REG16_BYPASS_PLL_LOCK_MASK))

#define FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_LSB		2
#define FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_MSB		4
#define FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_WIDTH		3
#define FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_MASK		0x0000001c
#define FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_SHIFT_MASK		0x2
#define FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_RD(src)	((FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_SHIFT_MASK)
#define FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_WR(dst)	(FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_SHIFT_MASK))
#define FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_SHIFT_MASK) & FIELD_CMU_REG16_VCOCAL_WAIT_BTW_CODE_MASK))

#define FIELD_CMU_REG16_PVT_UP_MAN_ENA_LSB		1
#define FIELD_CMU_REG16_PVT_UP_MAN_ENA_MSB		1
#define FIELD_CMU_REG16_PVT_UP_MAN_ENA_WIDTH		1
#define FIELD_CMU_REG16_PVT_UP_MAN_ENA_MASK		0x00000002
#define FIELD_CMU_REG16_PVT_UP_MAN_ENA_SHIFT_MASK		0x1
#define FIELD_CMU_REG16_PVT_UP_MAN_ENA_RD(src)	((FIELD_CMU_REG16_PVT_UP_MAN_ENA_MASK & (uint32_t)(src)) >> FIELD_CMU_REG16_PVT_UP_MAN_ENA_SHIFT_MASK)
#define FIELD_CMU_REG16_PVT_UP_MAN_ENA_WR(dst)	(FIELD_CMU_REG16_PVT_UP_MAN_ENA_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_PVT_UP_MAN_ENA_SHIFT_MASK))
#define FIELD_CMU_REG16_PVT_UP_MAN_ENA_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_PVT_UP_MAN_ENA_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_PVT_UP_MAN_ENA_SHIFT_MASK) & FIELD_CMU_REG16_PVT_UP_MAN_ENA_MASK))

#define FIELD_CMU_REG16_PVT_DN_MAN_ENA_LSB		0
#define FIELD_CMU_REG16_PVT_DN_MAN_ENA_MSB		0
#define FIELD_CMU_REG16_PVT_DN_MAN_ENA_WIDTH		1
#define FIELD_CMU_REG16_PVT_DN_MAN_ENA_MASK		0x00000001
#define FIELD_CMU_REG16_PVT_DN_MAN_ENA_SHIFT_MASK		0x0
#define FIELD_CMU_REG16_PVT_DN_MAN_ENA_RD(src)	((FIELD_CMU_REG16_PVT_DN_MAN_ENA_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG16_PVT_DN_MAN_ENA_WR(dst)	(FIELD_CMU_REG16_PVT_DN_MAN_ENA_MASK & ((uint32_t)(dst) << FIELD_CMU_REG16_PVT_DN_MAN_ENA_SHIFT_MASK))
#define FIELD_CMU_REG16_PVT_DN_MAN_ENA_SET(dst, src)	(((dst) & ~FIELD_CMU_REG16_PVT_DN_MAN_ENA_MASK) | (((uint32_t)(src) << FIELD_CMU_REG16_PVT_DN_MAN_ENA_SHIFT_MASK) & FIELD_CMU_REG16_PVT_DN_MAN_ENA_MASK))

#define RESERVE_BITS_CMU_REG16 0x00000000
#define SELF_CLEAR_BITS_CMU_REG16 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG16 0x00000000
#define READ_ONLY_BITS_CMU_REG16 0x00000000
/****** CMU_reg16 END *****/

/*****CMU_reg17 START *****/
#define FIELD_CMU_REG17_PVT_TERM_MAN_ENA_LSB		15
#define FIELD_CMU_REG17_PVT_TERM_MAN_ENA_MSB		15
#define FIELD_CMU_REG17_PVT_TERM_MAN_ENA_WIDTH		1
#define FIELD_CMU_REG17_PVT_TERM_MAN_ENA_MASK		0x00008000
#define FIELD_CMU_REG17_PVT_TERM_MAN_ENA_SHIFT_MASK		0xf
#define FIELD_CMU_REG17_PVT_TERM_MAN_ENA_RD(src)	((FIELD_CMU_REG17_PVT_TERM_MAN_ENA_MASK & (uint32_t)(src)) >> FIELD_CMU_REG17_PVT_TERM_MAN_ENA_SHIFT_MASK)
#define FIELD_CMU_REG17_PVT_TERM_MAN_ENA_WR(dst)	(FIELD_CMU_REG17_PVT_TERM_MAN_ENA_MASK & ((uint32_t)(dst) << FIELD_CMU_REG17_PVT_TERM_MAN_ENA_SHIFT_MASK))
#define FIELD_CMU_REG17_PVT_TERM_MAN_ENA_SET(dst, src)	(((dst) & ~FIELD_CMU_REG17_PVT_TERM_MAN_ENA_MASK) | (((uint32_t)(src) << FIELD_CMU_REG17_PVT_TERM_MAN_ENA_SHIFT_MASK) & FIELD_CMU_REG17_PVT_TERM_MAN_ENA_MASK))

#define FIELD_CMU_REG17_PVT_CODE_R2A_LSB		8
#define FIELD_CMU_REG17_PVT_CODE_R2A_MSB		14
#define FIELD_CMU_REG17_PVT_CODE_R2A_WIDTH		7
#define FIELD_CMU_REG17_PVT_CODE_R2A_MASK		0x00007f00
#define FIELD_CMU_REG17_PVT_CODE_R2A_SHIFT_MASK		0x8
#define FIELD_CMU_REG17_PVT_CODE_R2A_RD(src)	((FIELD_CMU_REG17_PVT_CODE_R2A_MASK & (uint32_t)(src)) >> FIELD_CMU_REG17_PVT_CODE_R2A_SHIFT_MASK)
#define FIELD_CMU_REG17_PVT_CODE_R2A_WR(dst)	(FIELD_CMU_REG17_PVT_CODE_R2A_MASK & ((uint32_t)(dst) << FIELD_CMU_REG17_PVT_CODE_R2A_SHIFT_MASK))
#define FIELD_CMU_REG17_PVT_CODE_R2A_SET(dst, src)	(((dst) & ~FIELD_CMU_REG17_PVT_CODE_R2A_MASK) | (((uint32_t)(src) << FIELD_CMU_REG17_PVT_CODE_R2A_SHIFT_MASK) & FIELD_CMU_REG17_PVT_CODE_R2A_MASK))

#define FIELD_CMU_REG17_RESERVED_7_LSB		5
#define FIELD_CMU_REG17_RESERVED_7_MSB		7
#define FIELD_CMU_REG17_RESERVED_7_WIDTH		3
#define FIELD_CMU_REG17_RESERVED_7_MASK		0x000000e0
#define FIELD_CMU_REG17_RESERVED_7_SHIFT_MASK		0x5
#define FIELD_CMU_REG17_RESERVED_7_RD(src)	((FIELD_CMU_REG17_RESERVED_7_MASK & (uint32_t)(src)) >> FIELD_CMU_REG17_RESERVED_7_SHIFT_MASK)
#define FIELD_CMU_REG17_RESERVED_7_WR(dst)	(FIELD_CMU_REG17_RESERVED_7_MASK & ((uint32_t)(dst) << FIELD_CMU_REG17_RESERVED_7_SHIFT_MASK))
#define FIELD_CMU_REG17_RESERVED_7_SET(dst, src)	(((dst) & ~FIELD_CMU_REG17_RESERVED_7_MASK) | (((uint32_t)(src) << FIELD_CMU_REG17_RESERVED_7_SHIFT_MASK) & FIELD_CMU_REG17_RESERVED_7_MASK))

#define FIELD_CMU_REG17_TERM_INIT_LSB		0
#define FIELD_CMU_REG17_TERM_INIT_MSB		4
#define FIELD_CMU_REG17_TERM_INIT_WIDTH		5
#define FIELD_CMU_REG17_TERM_INIT_MASK		0x0000001f
#define FIELD_CMU_REG17_TERM_INIT_SHIFT_MASK		0x0
#define FIELD_CMU_REG17_TERM_INIT_RD(src)	((FIELD_CMU_REG17_TERM_INIT_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG17_TERM_INIT_WR(dst)	(FIELD_CMU_REG17_TERM_INIT_MASK & ((uint32_t)(dst) << FIELD_CMU_REG17_TERM_INIT_SHIFT_MASK))
#define FIELD_CMU_REG17_TERM_INIT_SET(dst, src)	(((dst) & ~FIELD_CMU_REG17_TERM_INIT_MASK) | (((uint32_t)(src) << FIELD_CMU_REG17_TERM_INIT_SHIFT_MASK) & FIELD_CMU_REG17_TERM_INIT_MASK))

#define RESERVE_BITS_CMU_REG17 0x000000e0
#define SELF_CLEAR_BITS_CMU_REG17 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG17 0x00000000
#define READ_ONLY_BITS_CMU_REG17 0x00000000
/****** CMU_reg17 END *****/

/*****CMU_reg18 START *****/
#define FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_LSB		12
#define FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_MSB		15
#define FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_WIDTH		4
#define FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_MASK		0x0000f000
#define FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_SHIFT_MASK		0xc
#define FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_RD(src)	((FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_SHIFT_MASK)
#define FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_WR(dst)	(FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_SHIFT_MASK))
#define FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_SHIFT_MASK) & FIELD_CMU_REG18_RST_SEQ_CURRENT_STATE_MASK))

#define FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_LSB		8
#define FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_MSB		11
#define FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_WIDTH		4
#define FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_MASK		0x00000f00
#define FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_SHIFT_MASK		0x8
#define FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_RD(src)	((FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_SHIFT_MASK)
#define FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_WR(dst)	(FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_SHIFT_MASK))
#define FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_SHIFT_MASK) & FIELD_CMU_REG18_VCO_CAL_CURRENT_STATE_MASK))

#define FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_LSB		4
#define FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_MSB		7
#define FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_WIDTH		4
#define FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_MASK		0x000000f0
#define FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_SHIFT_MASK		0x4
#define FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_RD(src)	((FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_SHIFT_MASK)
#define FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_WR(dst)	(FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_SHIFT_MASK))
#define FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_SHIFT_MASK) & FIELD_CMU_REG18_CMU_TERM_CURRENT_STATE_MASK))

#define FIELD_CMU_REG18_CHANNEL_SEL_LSB		0
#define FIELD_CMU_REG18_CHANNEL_SEL_MSB		3
#define FIELD_CMU_REG18_CHANNEL_SEL_WIDTH		4
#define FIELD_CMU_REG18_CHANNEL_SEL_MASK		0x0000000f
#define FIELD_CMU_REG18_CHANNEL_SEL_SHIFT_MASK		0x0
#define FIELD_CMU_REG18_CHANNEL_SEL_RD(src)	((FIELD_CMU_REG18_CHANNEL_SEL_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG18_CHANNEL_SEL_WR(dst)	(FIELD_CMU_REG18_CHANNEL_SEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG18_CHANNEL_SEL_SHIFT_MASK))
#define FIELD_CMU_REG18_CHANNEL_SEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG18_CHANNEL_SEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG18_CHANNEL_SEL_SHIFT_MASK) & FIELD_CMU_REG18_CHANNEL_SEL_MASK))

#define RESERVE_BITS_CMU_REG18 0x00000000
#define SELF_CLEAR_BITS_CMU_REG18 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG18 0x00000000
#define READ_ONLY_BITS_CMU_REG18 0x0000fff0
/****** CMU_reg18 END *****/

/*****CMU_reg19 START *****/
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_LSB		10
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_MSB		15
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_WIDTH		6
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_MASK		0x0000fc00
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_SHIFT_MASK		0xa
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_RD(src)	((FIELD_CMU_REG19_PLL_VCOMOMSEL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG19_PLL_VCOMOMSEL_SHIFT_MASK)
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_WR(dst)	(FIELD_CMU_REG19_PLL_VCOMOMSEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG19_PLL_VCOMOMSEL_SHIFT_MASK))
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG19_PLL_VCOMOMSEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG19_PLL_VCOMOMSEL_SHIFT_MASK) & FIELD_CMU_REG19_PLL_VCOMOMSEL_MASK))

#define FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_LSB		4
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_MSB		9
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_WIDTH		6
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_MASK		0x000003f0
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_SHIFT_MASK		0x4
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_RD(src)	((FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_SHIFT_MASK)
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_WR(dst)	(FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_SHIFT_MASK))
#define FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_SHIFT_MASK) & FIELD_CMU_REG19_PLL_VCOMOMSEL_PCIE3_MASK))

#define FIELD_CMU_REG19_RESERVED_3_LSB		0
#define FIELD_CMU_REG19_RESERVED_3_MSB		3
#define FIELD_CMU_REG19_RESERVED_3_WIDTH		4
#define FIELD_CMU_REG19_RESERVED_3_MASK		0x0000000f
#define FIELD_CMU_REG19_RESERVED_3_SHIFT_MASK		0x0
#define FIELD_CMU_REG19_RESERVED_3_RD(src)	((FIELD_CMU_REG19_RESERVED_3_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG19_RESERVED_3_WR(dst)	(FIELD_CMU_REG19_RESERVED_3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG19_RESERVED_3_SHIFT_MASK))
#define FIELD_CMU_REG19_RESERVED_3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG19_RESERVED_3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG19_RESERVED_3_SHIFT_MASK) & FIELD_CMU_REG19_RESERVED_3_MASK))

#define RESERVE_BITS_CMU_REG19 0x0000000f
#define SELF_CLEAR_BITS_CMU_REG19 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG19 0x00000000
#define READ_ONLY_BITS_CMU_REG19 0x0000ffff
/****** CMU_reg19 END *****/

/*****CMU_reg20 START *****/
#define FIELD_CMU_REG20_DRVUP_ERROR_FAIL_LSB		8
#define FIELD_CMU_REG20_DRVUP_ERROR_FAIL_MSB		15
#define FIELD_CMU_REG20_DRVUP_ERROR_FAIL_WIDTH		8
#define FIELD_CMU_REG20_DRVUP_ERROR_FAIL_MASK		0x0000ff00
#define FIELD_CMU_REG20_DRVUP_ERROR_FAIL_SHIFT_MASK		0x8
#define FIELD_CMU_REG20_DRVUP_ERROR_FAIL_RD(src)	((FIELD_CMU_REG20_DRVUP_ERROR_FAIL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG20_DRVUP_ERROR_FAIL_SHIFT_MASK)
#define FIELD_CMU_REG20_DRVUP_ERROR_FAIL_WR(dst)	(FIELD_CMU_REG20_DRVUP_ERROR_FAIL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG20_DRVUP_ERROR_FAIL_SHIFT_MASK))
#define FIELD_CMU_REG20_DRVUP_ERROR_FAIL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG20_DRVUP_ERROR_FAIL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG20_DRVUP_ERROR_FAIL_SHIFT_MASK) & FIELD_CMU_REG20_DRVUP_ERROR_FAIL_MASK))

#define FIELD_CMU_REG20_DRVDN_ERROR_FAIL_LSB		0
#define FIELD_CMU_REG20_DRVDN_ERROR_FAIL_MSB		7
#define FIELD_CMU_REG20_DRVDN_ERROR_FAIL_WIDTH		8
#define FIELD_CMU_REG20_DRVDN_ERROR_FAIL_MASK		0x000000ff
#define FIELD_CMU_REG20_DRVDN_ERROR_FAIL_SHIFT_MASK		0x0
#define FIELD_CMU_REG20_DRVDN_ERROR_FAIL_RD(src)	((FIELD_CMU_REG20_DRVDN_ERROR_FAIL_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG20_DRVDN_ERROR_FAIL_WR(dst)	(FIELD_CMU_REG20_DRVDN_ERROR_FAIL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG20_DRVDN_ERROR_FAIL_SHIFT_MASK))
#define FIELD_CMU_REG20_DRVDN_ERROR_FAIL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG20_DRVDN_ERROR_FAIL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG20_DRVDN_ERROR_FAIL_SHIFT_MASK) & FIELD_CMU_REG20_DRVDN_ERROR_FAIL_MASK))

#define RESERVE_BITS_CMU_REG20 0x00000000
#define SELF_CLEAR_BITS_CMU_REG20 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG20 0x00000000
#define READ_ONLY_BITS_CMU_REG20 0x0000ffff
/****** CMU_reg20 END *****/

/*****CMU_reg21 START *****/
#define FIELD_CMU_REG21_TERM_ERROR_FAIL_LSB		8
#define FIELD_CMU_REG21_TERM_ERROR_FAIL_MSB		15
#define FIELD_CMU_REG21_TERM_ERROR_FAIL_WIDTH		8
#define FIELD_CMU_REG21_TERM_ERROR_FAIL_MASK		0x0000ff00
#define FIELD_CMU_REG21_TERM_ERROR_FAIL_SHIFT_MASK		0x8
#define FIELD_CMU_REG21_TERM_ERROR_FAIL_RD(src)	((FIELD_CMU_REG21_TERM_ERROR_FAIL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG21_TERM_ERROR_FAIL_SHIFT_MASK)
#define FIELD_CMU_REG21_TERM_ERROR_FAIL_WR(dst)	(FIELD_CMU_REG21_TERM_ERROR_FAIL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG21_TERM_ERROR_FAIL_SHIFT_MASK))
#define FIELD_CMU_REG21_TERM_ERROR_FAIL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG21_TERM_ERROR_FAIL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG21_TERM_ERROR_FAIL_SHIFT_MASK) & FIELD_CMU_REG21_TERM_ERROR_FAIL_MASK))

#define FIELD_CMU_REG21_TERM_CH0_LSB		3
#define FIELD_CMU_REG21_TERM_CH0_MSB		7
#define FIELD_CMU_REG21_TERM_CH0_WIDTH		5
#define FIELD_CMU_REG21_TERM_CH0_MASK		0x000000f8
#define FIELD_CMU_REG21_TERM_CH0_SHIFT_MASK		0x3
#define FIELD_CMU_REG21_TERM_CH0_RD(src)	((FIELD_CMU_REG21_TERM_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG21_TERM_CH0_SHIFT_MASK)
#define FIELD_CMU_REG21_TERM_CH0_WR(dst)	(FIELD_CMU_REG21_TERM_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG21_TERM_CH0_SHIFT_MASK))
#define FIELD_CMU_REG21_TERM_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG21_TERM_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG21_TERM_CH0_SHIFT_MASK) & FIELD_CMU_REG21_TERM_CH0_MASK))

#define FIELD_CMU_REG21_PVT_CAL_DONE_LSB		2
#define FIELD_CMU_REG21_PVT_CAL_DONE_MSB		2
#define FIELD_CMU_REG21_PVT_CAL_DONE_WIDTH		1
#define FIELD_CMU_REG21_PVT_CAL_DONE_MASK		0x00000004
#define FIELD_CMU_REG21_PVT_CAL_DONE_SHIFT_MASK		0x2
#define FIELD_CMU_REG21_PVT_CAL_DONE_RD(src)	((FIELD_CMU_REG21_PVT_CAL_DONE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG21_PVT_CAL_DONE_SHIFT_MASK)
#define FIELD_CMU_REG21_PVT_CAL_DONE_WR(dst)	(FIELD_CMU_REG21_PVT_CAL_DONE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG21_PVT_CAL_DONE_SHIFT_MASK))
#define FIELD_CMU_REG21_PVT_CAL_DONE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG21_PVT_CAL_DONE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG21_PVT_CAL_DONE_SHIFT_MASK) & FIELD_CMU_REG21_PVT_CAL_DONE_MASK))

#define FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_LSB		1
#define FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_MSB		1
#define FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_WIDTH		1
#define FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_MASK		0x00000002
#define FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_SHIFT_MASK		0x1
#define FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_RD(src)	((FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_MASK & (uint32_t)(src)) >> FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_SHIFT_MASK)
#define FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_WR(dst)	(FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_MASK & ((uint32_t)(dst) << FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_SHIFT_MASK))
#define FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_SET(dst, src)	(((dst) & ~FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_MASK) | (((uint32_t)(src) << FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_SHIFT_MASK) & FIELD_CMU_REG21_PVT_CALIB_DONE_OVR_MASK))

#define FIELD_CMU_REG21_PLL_LOCK_DONE_LSB		0
#define FIELD_CMU_REG21_PLL_LOCK_DONE_MSB		0
#define FIELD_CMU_REG21_PLL_LOCK_DONE_WIDTH		1
#define FIELD_CMU_REG21_PLL_LOCK_DONE_MASK		0x00000001
#define FIELD_CMU_REG21_PLL_LOCK_DONE_SHIFT_MASK		0x0
#define FIELD_CMU_REG21_PLL_LOCK_DONE_RD(src)	((FIELD_CMU_REG21_PLL_LOCK_DONE_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG21_PLL_LOCK_DONE_WR(dst)	(FIELD_CMU_REG21_PLL_LOCK_DONE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG21_PLL_LOCK_DONE_SHIFT_MASK))
#define FIELD_CMU_REG21_PLL_LOCK_DONE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG21_PLL_LOCK_DONE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG21_PLL_LOCK_DONE_SHIFT_MASK) & FIELD_CMU_REG21_PLL_LOCK_DONE_MASK))

#define RESERVE_BITS_CMU_REG21 0x00000000
#define SELF_CLEAR_BITS_CMU_REG21 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG21 0x00000000
#define READ_ONLY_BITS_CMU_REG21 0x0000fffd
/****** CMU_reg21 END *****/

/*****CMU_reg22 START *****/
#define FIELD_CMU_REG22_PVT_P_CH0_LSB		9
#define FIELD_CMU_REG22_PVT_P_CH0_MSB		15
#define FIELD_CMU_REG22_PVT_P_CH0_WIDTH		7
#define FIELD_CMU_REG22_PVT_P_CH0_MASK		0x0000fe00
#define FIELD_CMU_REG22_PVT_P_CH0_SHIFT_MASK		0x9
#define FIELD_CMU_REG22_PVT_P_CH0_RD(src)	((FIELD_CMU_REG22_PVT_P_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG22_PVT_P_CH0_SHIFT_MASK)
#define FIELD_CMU_REG22_PVT_P_CH0_WR(dst)	(FIELD_CMU_REG22_PVT_P_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG22_PVT_P_CH0_SHIFT_MASK))
#define FIELD_CMU_REG22_PVT_P_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG22_PVT_P_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG22_PVT_P_CH0_SHIFT_MASK) & FIELD_CMU_REG22_PVT_P_CH0_MASK))

#define FIELD_CMU_REG22_RESERVED_8_LSB		8
#define FIELD_CMU_REG22_RESERVED_8_MSB		8
#define FIELD_CMU_REG22_RESERVED_8_WIDTH		1
#define FIELD_CMU_REG22_RESERVED_8_MASK		0x00000100
#define FIELD_CMU_REG22_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_CMU_REG22_RESERVED_8_RD(src)	((FIELD_CMU_REG22_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_CMU_REG22_RESERVED_8_SHIFT_MASK)
#define FIELD_CMU_REG22_RESERVED_8_WR(dst)	(FIELD_CMU_REG22_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_CMU_REG22_RESERVED_8_SHIFT_MASK))
#define FIELD_CMU_REG22_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_CMU_REG22_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_CMU_REG22_RESERVED_8_SHIFT_MASK) & FIELD_CMU_REG22_RESERVED_8_MASK))

#define FIELD_CMU_REG22_PVT_N_CH0_LSB		1
#define FIELD_CMU_REG22_PVT_N_CH0_MSB		7
#define FIELD_CMU_REG22_PVT_N_CH0_WIDTH		7
#define FIELD_CMU_REG22_PVT_N_CH0_MASK		0x000000fe
#define FIELD_CMU_REG22_PVT_N_CH0_SHIFT_MASK		0x1
#define FIELD_CMU_REG22_PVT_N_CH0_RD(src)	((FIELD_CMU_REG22_PVT_N_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG22_PVT_N_CH0_SHIFT_MASK)
#define FIELD_CMU_REG22_PVT_N_CH0_WR(dst)	(FIELD_CMU_REG22_PVT_N_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG22_PVT_N_CH0_SHIFT_MASK))
#define FIELD_CMU_REG22_PVT_N_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG22_PVT_N_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG22_PVT_N_CH0_SHIFT_MASK) & FIELD_CMU_REG22_PVT_N_CH0_MASK))

#define FIELD_CMU_REG22_RESERVED_0_LSB		0
#define FIELD_CMU_REG22_RESERVED_0_MSB		0
#define FIELD_CMU_REG22_RESERVED_0_WIDTH		1
#define FIELD_CMU_REG22_RESERVED_0_MASK		0x00000001
#define FIELD_CMU_REG22_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_CMU_REG22_RESERVED_0_RD(src)	((FIELD_CMU_REG22_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG22_RESERVED_0_WR(dst)	(FIELD_CMU_REG22_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG22_RESERVED_0_SHIFT_MASK))
#define FIELD_CMU_REG22_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG22_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG22_RESERVED_0_SHIFT_MASK) & FIELD_CMU_REG22_RESERVED_0_MASK))

#define RESERVE_BITS_CMU_REG22 0x00000101
#define SELF_CLEAR_BITS_CMU_REG22 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG22 0x00000000
#define READ_ONLY_BITS_CMU_REG22 0x0000ffff
/****** CMU_reg22 END *****/

/*****CMU_reg23 START *****/
#define FIELD_CMU_REG23_PVT_P_CH1_LSB		9
#define FIELD_CMU_REG23_PVT_P_CH1_MSB		15
#define FIELD_CMU_REG23_PVT_P_CH1_WIDTH		7
#define FIELD_CMU_REG23_PVT_P_CH1_MASK		0x0000fe00
#define FIELD_CMU_REG23_PVT_P_CH1_SHIFT_MASK		0x9
#define FIELD_CMU_REG23_PVT_P_CH1_RD(src)	((FIELD_CMU_REG23_PVT_P_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG23_PVT_P_CH1_SHIFT_MASK)
#define FIELD_CMU_REG23_PVT_P_CH1_WR(dst)	(FIELD_CMU_REG23_PVT_P_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG23_PVT_P_CH1_SHIFT_MASK))
#define FIELD_CMU_REG23_PVT_P_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG23_PVT_P_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG23_PVT_P_CH1_SHIFT_MASK) & FIELD_CMU_REG23_PVT_P_CH1_MASK))

#define FIELD_CMU_REG23_RESERVED_8_LSB		8
#define FIELD_CMU_REG23_RESERVED_8_MSB		8
#define FIELD_CMU_REG23_RESERVED_8_WIDTH		1
#define FIELD_CMU_REG23_RESERVED_8_MASK		0x00000100
#define FIELD_CMU_REG23_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_CMU_REG23_RESERVED_8_RD(src)	((FIELD_CMU_REG23_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_CMU_REG23_RESERVED_8_SHIFT_MASK)
#define FIELD_CMU_REG23_RESERVED_8_WR(dst)	(FIELD_CMU_REG23_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_CMU_REG23_RESERVED_8_SHIFT_MASK))
#define FIELD_CMU_REG23_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_CMU_REG23_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_CMU_REG23_RESERVED_8_SHIFT_MASK) & FIELD_CMU_REG23_RESERVED_8_MASK))

#define FIELD_CMU_REG23_PVT_N_CH1_LSB		1
#define FIELD_CMU_REG23_PVT_N_CH1_MSB		7
#define FIELD_CMU_REG23_PVT_N_CH1_WIDTH		7
#define FIELD_CMU_REG23_PVT_N_CH1_MASK		0x000000fe
#define FIELD_CMU_REG23_PVT_N_CH1_SHIFT_MASK		0x1
#define FIELD_CMU_REG23_PVT_N_CH1_RD(src)	((FIELD_CMU_REG23_PVT_N_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG23_PVT_N_CH1_SHIFT_MASK)
#define FIELD_CMU_REG23_PVT_N_CH1_WR(dst)	(FIELD_CMU_REG23_PVT_N_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG23_PVT_N_CH1_SHIFT_MASK))
#define FIELD_CMU_REG23_PVT_N_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG23_PVT_N_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG23_PVT_N_CH1_SHIFT_MASK) & FIELD_CMU_REG23_PVT_N_CH1_MASK))

#define FIELD_CMU_REG23_RESERVED_0_LSB		0
#define FIELD_CMU_REG23_RESERVED_0_MSB		0
#define FIELD_CMU_REG23_RESERVED_0_WIDTH		1
#define FIELD_CMU_REG23_RESERVED_0_MASK		0x00000001
#define FIELD_CMU_REG23_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_CMU_REG23_RESERVED_0_RD(src)	((FIELD_CMU_REG23_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG23_RESERVED_0_WR(dst)	(FIELD_CMU_REG23_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG23_RESERVED_0_SHIFT_MASK))
#define FIELD_CMU_REG23_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG23_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG23_RESERVED_0_SHIFT_MASK) & FIELD_CMU_REG23_RESERVED_0_MASK))

#define RESERVE_BITS_CMU_REG23 0x00000101
#define SELF_CLEAR_BITS_CMU_REG23 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG23 0x00000000
#define READ_ONLY_BITS_CMU_REG23 0x0000ffff
/****** CMU_reg23 END *****/

/*****CMU_reg24 START *****/
#define FIELD_CMU_REG24_PVT_P_CH2_LSB		9
#define FIELD_CMU_REG24_PVT_P_CH2_MSB		15
#define FIELD_CMU_REG24_PVT_P_CH2_WIDTH		7
#define FIELD_CMU_REG24_PVT_P_CH2_MASK		0x0000fe00
#define FIELD_CMU_REG24_PVT_P_CH2_SHIFT_MASK		0x9
#define FIELD_CMU_REG24_PVT_P_CH2_RD(src)	((FIELD_CMU_REG24_PVT_P_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG24_PVT_P_CH2_SHIFT_MASK)
#define FIELD_CMU_REG24_PVT_P_CH2_WR(dst)	(FIELD_CMU_REG24_PVT_P_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG24_PVT_P_CH2_SHIFT_MASK))
#define FIELD_CMU_REG24_PVT_P_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG24_PVT_P_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG24_PVT_P_CH2_SHIFT_MASK) & FIELD_CMU_REG24_PVT_P_CH2_MASK))

#define FIELD_CMU_REG24_RESERVED_8_LSB		8
#define FIELD_CMU_REG24_RESERVED_8_MSB		8
#define FIELD_CMU_REG24_RESERVED_8_WIDTH		1
#define FIELD_CMU_REG24_RESERVED_8_MASK		0x00000100
#define FIELD_CMU_REG24_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_CMU_REG24_RESERVED_8_RD(src)	((FIELD_CMU_REG24_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_CMU_REG24_RESERVED_8_SHIFT_MASK)
#define FIELD_CMU_REG24_RESERVED_8_WR(dst)	(FIELD_CMU_REG24_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_CMU_REG24_RESERVED_8_SHIFT_MASK))
#define FIELD_CMU_REG24_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_CMU_REG24_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_CMU_REG24_RESERVED_8_SHIFT_MASK) & FIELD_CMU_REG24_RESERVED_8_MASK))

#define FIELD_CMU_REG24_PVT_N_CH2_LSB		1
#define FIELD_CMU_REG24_PVT_N_CH2_MSB		7
#define FIELD_CMU_REG24_PVT_N_CH2_WIDTH		7
#define FIELD_CMU_REG24_PVT_N_CH2_MASK		0x000000fe
#define FIELD_CMU_REG24_PVT_N_CH2_SHIFT_MASK		0x1
#define FIELD_CMU_REG24_PVT_N_CH2_RD(src)	((FIELD_CMU_REG24_PVT_N_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG24_PVT_N_CH2_SHIFT_MASK)
#define FIELD_CMU_REG24_PVT_N_CH2_WR(dst)	(FIELD_CMU_REG24_PVT_N_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG24_PVT_N_CH2_SHIFT_MASK))
#define FIELD_CMU_REG24_PVT_N_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG24_PVT_N_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG24_PVT_N_CH2_SHIFT_MASK) & FIELD_CMU_REG24_PVT_N_CH2_MASK))

#define FIELD_CMU_REG24_RESERVED_0_LSB		0
#define FIELD_CMU_REG24_RESERVED_0_MSB		0
#define FIELD_CMU_REG24_RESERVED_0_WIDTH		1
#define FIELD_CMU_REG24_RESERVED_0_MASK		0x00000001
#define FIELD_CMU_REG24_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_CMU_REG24_RESERVED_0_RD(src)	((FIELD_CMU_REG24_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG24_RESERVED_0_WR(dst)	(FIELD_CMU_REG24_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG24_RESERVED_0_SHIFT_MASK))
#define FIELD_CMU_REG24_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG24_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG24_RESERVED_0_SHIFT_MASK) & FIELD_CMU_REG24_RESERVED_0_MASK))

#define RESERVE_BITS_CMU_REG24 0x00000101
#define SELF_CLEAR_BITS_CMU_REG24 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG24 0x00000000
#define READ_ONLY_BITS_CMU_REG24 0x0000ffff
/****** CMU_reg24 END *****/

/*****CMU_reg25 START *****/
#define FIELD_CMU_REG25_PVT_P_CH3_LSB		9
#define FIELD_CMU_REG25_PVT_P_CH3_MSB		15
#define FIELD_CMU_REG25_PVT_P_CH3_WIDTH		7
#define FIELD_CMU_REG25_PVT_P_CH3_MASK		0x0000fe00
#define FIELD_CMU_REG25_PVT_P_CH3_SHIFT_MASK		0x9
#define FIELD_CMU_REG25_PVT_P_CH3_RD(src)	((FIELD_CMU_REG25_PVT_P_CH3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG25_PVT_P_CH3_SHIFT_MASK)
#define FIELD_CMU_REG25_PVT_P_CH3_WR(dst)	(FIELD_CMU_REG25_PVT_P_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG25_PVT_P_CH3_SHIFT_MASK))
#define FIELD_CMU_REG25_PVT_P_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG25_PVT_P_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG25_PVT_P_CH3_SHIFT_MASK) & FIELD_CMU_REG25_PVT_P_CH3_MASK))

#define FIELD_CMU_REG25_RESERVED_8_LSB		8
#define FIELD_CMU_REG25_RESERVED_8_MSB		8
#define FIELD_CMU_REG25_RESERVED_8_WIDTH		1
#define FIELD_CMU_REG25_RESERVED_8_MASK		0x00000100
#define FIELD_CMU_REG25_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_CMU_REG25_RESERVED_8_RD(src)	((FIELD_CMU_REG25_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_CMU_REG25_RESERVED_8_SHIFT_MASK)
#define FIELD_CMU_REG25_RESERVED_8_WR(dst)	(FIELD_CMU_REG25_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_CMU_REG25_RESERVED_8_SHIFT_MASK))
#define FIELD_CMU_REG25_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_CMU_REG25_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_CMU_REG25_RESERVED_8_SHIFT_MASK) & FIELD_CMU_REG25_RESERVED_8_MASK))

#define FIELD_CMU_REG25_PVT_N_CH3_LSB		1
#define FIELD_CMU_REG25_PVT_N_CH3_MSB		7
#define FIELD_CMU_REG25_PVT_N_CH3_WIDTH		7
#define FIELD_CMU_REG25_PVT_N_CH3_MASK		0x000000fe
#define FIELD_CMU_REG25_PVT_N_CH3_SHIFT_MASK		0x1
#define FIELD_CMU_REG25_PVT_N_CH3_RD(src)	((FIELD_CMU_REG25_PVT_N_CH3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG25_PVT_N_CH3_SHIFT_MASK)
#define FIELD_CMU_REG25_PVT_N_CH3_WR(dst)	(FIELD_CMU_REG25_PVT_N_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG25_PVT_N_CH3_SHIFT_MASK))
#define FIELD_CMU_REG25_PVT_N_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG25_PVT_N_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG25_PVT_N_CH3_SHIFT_MASK) & FIELD_CMU_REG25_PVT_N_CH3_MASK))

#define FIELD_CMU_REG25_RESERVED_0_LSB		0
#define FIELD_CMU_REG25_RESERVED_0_MSB		0
#define FIELD_CMU_REG25_RESERVED_0_WIDTH		1
#define FIELD_CMU_REG25_RESERVED_0_MASK		0x00000001
#define FIELD_CMU_REG25_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_CMU_REG25_RESERVED_0_RD(src)	((FIELD_CMU_REG25_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG25_RESERVED_0_WR(dst)	(FIELD_CMU_REG25_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG25_RESERVED_0_SHIFT_MASK))
#define FIELD_CMU_REG25_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG25_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG25_RESERVED_0_SHIFT_MASK) & FIELD_CMU_REG25_RESERVED_0_MASK))

#define RESERVE_BITS_CMU_REG25 0x00000101
#define SELF_CLEAR_BITS_CMU_REG25 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG25 0x00000000
#define READ_ONLY_BITS_CMU_REG25 0x0000ffff
/****** CMU_reg25 END *****/

/*****CMU_reg26 START *****/
#define FIELD_CMU_REG26_PVT_P_INIT_LSB		9
#define FIELD_CMU_REG26_PVT_P_INIT_MSB		15
#define FIELD_CMU_REG26_PVT_P_INIT_WIDTH		7
#define FIELD_CMU_REG26_PVT_P_INIT_MASK		0x0000fe00
#define FIELD_CMU_REG26_PVT_P_INIT_SHIFT_MASK		0x9
#define FIELD_CMU_REG26_PVT_P_INIT_RD(src)	((FIELD_CMU_REG26_PVT_P_INIT_MASK & (uint32_t)(src)) >> FIELD_CMU_REG26_PVT_P_INIT_SHIFT_MASK)
#define FIELD_CMU_REG26_PVT_P_INIT_WR(dst)	(FIELD_CMU_REG26_PVT_P_INIT_MASK & ((uint32_t)(dst) << FIELD_CMU_REG26_PVT_P_INIT_SHIFT_MASK))
#define FIELD_CMU_REG26_PVT_P_INIT_SET(dst, src)	(((dst) & ~FIELD_CMU_REG26_PVT_P_INIT_MASK) | (((uint32_t)(src) << FIELD_CMU_REG26_PVT_P_INIT_SHIFT_MASK) & FIELD_CMU_REG26_PVT_P_INIT_MASK))

#define FIELD_CMU_REG26_RESERVED_8_LSB		8
#define FIELD_CMU_REG26_RESERVED_8_MSB		8
#define FIELD_CMU_REG26_RESERVED_8_WIDTH		1
#define FIELD_CMU_REG26_RESERVED_8_MASK		0x00000100
#define FIELD_CMU_REG26_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_CMU_REG26_RESERVED_8_RD(src)	((FIELD_CMU_REG26_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_CMU_REG26_RESERVED_8_SHIFT_MASK)
#define FIELD_CMU_REG26_RESERVED_8_WR(dst)	(FIELD_CMU_REG26_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_CMU_REG26_RESERVED_8_SHIFT_MASK))
#define FIELD_CMU_REG26_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_CMU_REG26_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_CMU_REG26_RESERVED_8_SHIFT_MASK) & FIELD_CMU_REG26_RESERVED_8_MASK))

#define FIELD_CMU_REG26_PVT_N_INIT_LSB		1
#define FIELD_CMU_REG26_PVT_N_INIT_MSB		7
#define FIELD_CMU_REG26_PVT_N_INIT_WIDTH		7
#define FIELD_CMU_REG26_PVT_N_INIT_MASK		0x000000fe
#define FIELD_CMU_REG26_PVT_N_INIT_SHIFT_MASK		0x1
#define FIELD_CMU_REG26_PVT_N_INIT_RD(src)	((FIELD_CMU_REG26_PVT_N_INIT_MASK & (uint32_t)(src)) >> FIELD_CMU_REG26_PVT_N_INIT_SHIFT_MASK)
#define FIELD_CMU_REG26_PVT_N_INIT_WR(dst)	(FIELD_CMU_REG26_PVT_N_INIT_MASK & ((uint32_t)(dst) << FIELD_CMU_REG26_PVT_N_INIT_SHIFT_MASK))
#define FIELD_CMU_REG26_PVT_N_INIT_SET(dst, src)	(((dst) & ~FIELD_CMU_REG26_PVT_N_INIT_MASK) | (((uint32_t)(src) << FIELD_CMU_REG26_PVT_N_INIT_SHIFT_MASK) & FIELD_CMU_REG26_PVT_N_INIT_MASK))

#define FIELD_CMU_REG26_FORCE_PLL_LOCK_LSB		0
#define FIELD_CMU_REG26_FORCE_PLL_LOCK_MSB		0
#define FIELD_CMU_REG26_FORCE_PLL_LOCK_WIDTH		1
#define FIELD_CMU_REG26_FORCE_PLL_LOCK_MASK		0x00000001
#define FIELD_CMU_REG26_FORCE_PLL_LOCK_SHIFT_MASK		0x0
#define FIELD_CMU_REG26_FORCE_PLL_LOCK_RD(src)	((FIELD_CMU_REG26_FORCE_PLL_LOCK_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG26_FORCE_PLL_LOCK_WR(dst)	(FIELD_CMU_REG26_FORCE_PLL_LOCK_MASK & ((uint32_t)(dst) << FIELD_CMU_REG26_FORCE_PLL_LOCK_SHIFT_MASK))
#define FIELD_CMU_REG26_FORCE_PLL_LOCK_SET(dst, src)	(((dst) & ~FIELD_CMU_REG26_FORCE_PLL_LOCK_MASK) | (((uint32_t)(src) << FIELD_CMU_REG26_FORCE_PLL_LOCK_SHIFT_MASK) & FIELD_CMU_REG26_FORCE_PLL_LOCK_MASK))

#define RESERVE_BITS_CMU_REG26 0x00000100
#define SELF_CLEAR_BITS_CMU_REG26 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG26 0x00000000
#define READ_ONLY_BITS_CMU_REG26 0x00000000
/****** CMU_reg26 END *****/

/*****CMU_reg27 START *****/
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH0_LSB		13
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH0_MSB		15
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH0_WIDTH		3
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH0_MASK		0x0000e000
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH0_SHIFT_MASK		0xd
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH0_RD(src)	((FIELD_CMU_REG27_REF_VOLT_SEL_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG27_REF_VOLT_SEL_CH0_SHIFT_MASK)
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH0_WR(dst)	(FIELD_CMU_REG27_REF_VOLT_SEL_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG27_REF_VOLT_SEL_CH0_SHIFT_MASK))
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG27_REF_VOLT_SEL_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG27_REF_VOLT_SEL_CH0_SHIFT_MASK) & FIELD_CMU_REG27_REF_VOLT_SEL_CH0_MASK))

#define FIELD_CMU_REG27_REF_VOLT_SEL_CH1_LSB		10
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH1_MSB		12
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH1_WIDTH		3
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH1_MASK		0x00001c00
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH1_SHIFT_MASK		0xa
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH1_RD(src)	((FIELD_CMU_REG27_REF_VOLT_SEL_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG27_REF_VOLT_SEL_CH1_SHIFT_MASK)
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH1_WR(dst)	(FIELD_CMU_REG27_REF_VOLT_SEL_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG27_REF_VOLT_SEL_CH1_SHIFT_MASK))
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG27_REF_VOLT_SEL_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG27_REF_VOLT_SEL_CH1_SHIFT_MASK) & FIELD_CMU_REG27_REF_VOLT_SEL_CH1_MASK))

#define FIELD_CMU_REG27_REF_VOLT_SEL_CH2_LSB		7
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH2_MSB		9
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH2_WIDTH		3
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH2_MASK		0x00000380
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH2_SHIFT_MASK		0x7
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH2_RD(src)	((FIELD_CMU_REG27_REF_VOLT_SEL_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG27_REF_VOLT_SEL_CH2_SHIFT_MASK)
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH2_WR(dst)	(FIELD_CMU_REG27_REF_VOLT_SEL_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG27_REF_VOLT_SEL_CH2_SHIFT_MASK))
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG27_REF_VOLT_SEL_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG27_REF_VOLT_SEL_CH2_SHIFT_MASK) & FIELD_CMU_REG27_REF_VOLT_SEL_CH2_MASK))

#define FIELD_CMU_REG27_REF_VOLT_SEL_CH3_LSB		4
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH3_MSB		6
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH3_WIDTH		3
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH3_MASK		0x00000070
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH3_SHIFT_MASK		0x4
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH3_RD(src)	((FIELD_CMU_REG27_REF_VOLT_SEL_CH3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG27_REF_VOLT_SEL_CH3_SHIFT_MASK)
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH3_WR(dst)	(FIELD_CMU_REG27_REF_VOLT_SEL_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG27_REF_VOLT_SEL_CH3_SHIFT_MASK))
#define FIELD_CMU_REG27_REF_VOLT_SEL_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG27_REF_VOLT_SEL_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG27_REF_VOLT_SEL_CH3_SHIFT_MASK) & FIELD_CMU_REG27_REF_VOLT_SEL_CH3_MASK))

#define FIELD_CMU_REG27_CLKBUF_STREN_LSB		1
#define FIELD_CMU_REG27_CLKBUF_STREN_MSB		3
#define FIELD_CMU_REG27_CLKBUF_STREN_WIDTH		3
#define FIELD_CMU_REG27_CLKBUF_STREN_MASK		0x0000000e
#define FIELD_CMU_REG27_CLKBUF_STREN_SHIFT_MASK		0x1
#define FIELD_CMU_REG27_CLKBUF_STREN_RD(src)	((FIELD_CMU_REG27_CLKBUF_STREN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG27_CLKBUF_STREN_SHIFT_MASK)
#define FIELD_CMU_REG27_CLKBUF_STREN_WR(dst)	(FIELD_CMU_REG27_CLKBUF_STREN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG27_CLKBUF_STREN_SHIFT_MASK))
#define FIELD_CMU_REG27_CLKBUF_STREN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG27_CLKBUF_STREN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG27_CLKBUF_STREN_SHIFT_MASK) & FIELD_CMU_REG27_CLKBUF_STREN_MASK))

#define FIELD_CMU_REG27_RESERVED_0_LSB		0
#define FIELD_CMU_REG27_RESERVED_0_MSB		0
#define FIELD_CMU_REG27_RESERVED_0_WIDTH		1
#define FIELD_CMU_REG27_RESERVED_0_MASK		0x00000001
#define FIELD_CMU_REG27_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_CMU_REG27_RESERVED_0_RD(src)	((FIELD_CMU_REG27_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG27_RESERVED_0_WR(dst)	(FIELD_CMU_REG27_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG27_RESERVED_0_SHIFT_MASK))
#define FIELD_CMU_REG27_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG27_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG27_RESERVED_0_SHIFT_MASK) & FIELD_CMU_REG27_RESERVED_0_MASK))

#define RESERVE_BITS_CMU_REG27 0x00000001
#define SELF_CLEAR_BITS_CMU_REG27 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG27 0x00000000
#define READ_ONLY_BITS_CMU_REG27 0x00000000
/****** CMU_reg27 END *****/

/*****CMU_reg28 START *****/
#define FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_LSB		0
#define FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_MSB		15
#define FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_WIDTH		16
#define FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_MASK		0x0000ffff
#define FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_SHIFT_MASK		0x0
#define FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_RD(src)	((FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_WR(dst)	(FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_SHIFT_MASK))
#define FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_SHIFT_MASK) & FIELD_CMU_REG28_STATE_MC_OVERRIDE_CTRL_MASK))

#define RESERVE_BITS_CMU_REG28 0x00000000
#define SELF_CLEAR_BITS_CMU_REG28 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG28 0x00000000
#define READ_ONLY_BITS_CMU_REG28 0x00000000
/****** CMU_reg28 END *****/

/*****CMU_reg29 START *****/
#define FIELD_CMU_REG29_TERM_CH1_LSB		11
#define FIELD_CMU_REG29_TERM_CH1_MSB		15
#define FIELD_CMU_REG29_TERM_CH1_WIDTH		5
#define FIELD_CMU_REG29_TERM_CH1_MASK		0x0000f800
#define FIELD_CMU_REG29_TERM_CH1_SHIFT_MASK		0xb
#define FIELD_CMU_REG29_TERM_CH1_RD(src)	((FIELD_CMU_REG29_TERM_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG29_TERM_CH1_SHIFT_MASK)
#define FIELD_CMU_REG29_TERM_CH1_WR(dst)	(FIELD_CMU_REG29_TERM_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG29_TERM_CH1_SHIFT_MASK))
#define FIELD_CMU_REG29_TERM_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG29_TERM_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG29_TERM_CH1_SHIFT_MASK) & FIELD_CMU_REG29_TERM_CH1_MASK))

#define FIELD_CMU_REG29_TERM_CH2_LSB		6
#define FIELD_CMU_REG29_TERM_CH2_MSB		10
#define FIELD_CMU_REG29_TERM_CH2_WIDTH		5
#define FIELD_CMU_REG29_TERM_CH2_MASK		0x000007c0
#define FIELD_CMU_REG29_TERM_CH2_SHIFT_MASK		0x6
#define FIELD_CMU_REG29_TERM_CH2_RD(src)	((FIELD_CMU_REG29_TERM_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG29_TERM_CH2_SHIFT_MASK)
#define FIELD_CMU_REG29_TERM_CH2_WR(dst)	(FIELD_CMU_REG29_TERM_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG29_TERM_CH2_SHIFT_MASK))
#define FIELD_CMU_REG29_TERM_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG29_TERM_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG29_TERM_CH2_SHIFT_MASK) & FIELD_CMU_REG29_TERM_CH2_MASK))

#define FIELD_CMU_REG29_TERM_CH3_LSB		1
#define FIELD_CMU_REG29_TERM_CH3_MSB		5
#define FIELD_CMU_REG29_TERM_CH3_WIDTH		5
#define FIELD_CMU_REG29_TERM_CH3_MASK		0x0000003e
#define FIELD_CMU_REG29_TERM_CH3_SHIFT_MASK		0x1
#define FIELD_CMU_REG29_TERM_CH3_RD(src)	((FIELD_CMU_REG29_TERM_CH3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG29_TERM_CH3_SHIFT_MASK)
#define FIELD_CMU_REG29_TERM_CH3_WR(dst)	(FIELD_CMU_REG29_TERM_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG29_TERM_CH3_SHIFT_MASK))
#define FIELD_CMU_REG29_TERM_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG29_TERM_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG29_TERM_CH3_SHIFT_MASK) & FIELD_CMU_REG29_TERM_CH3_MASK))

#define FIELD_CMU_REG29_RESERVED_0_LSB		0
#define FIELD_CMU_REG29_RESERVED_0_MSB		0
#define FIELD_CMU_REG29_RESERVED_0_WIDTH		1
#define FIELD_CMU_REG29_RESERVED_0_MASK		0x00000001
#define FIELD_CMU_REG29_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_CMU_REG29_RESERVED_0_RD(src)	((FIELD_CMU_REG29_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG29_RESERVED_0_WR(dst)	(FIELD_CMU_REG29_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG29_RESERVED_0_SHIFT_MASK))
#define FIELD_CMU_REG29_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG29_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG29_RESERVED_0_SHIFT_MASK) & FIELD_CMU_REG29_RESERVED_0_MASK))

#define RESERVE_BITS_CMU_REG29 0x00000001
#define SELF_CLEAR_BITS_CMU_REG29 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG29 0x00000000
#define READ_ONLY_BITS_CMU_REG29 0x0000ffff
/****** CMU_reg29 END *****/

/*****CMU_reg30 START *****/
#define FIELD_CMU_REG30_PLL_REFDIV_GEN3_LSB		14
#define FIELD_CMU_REG30_PLL_REFDIV_GEN3_MSB		15
#define FIELD_CMU_REG30_PLL_REFDIV_GEN3_WIDTH		2
#define FIELD_CMU_REG30_PLL_REFDIV_GEN3_MASK		0x0000c000
#define FIELD_CMU_REG30_PLL_REFDIV_GEN3_SHIFT_MASK		0xe
#define FIELD_CMU_REG30_PLL_REFDIV_GEN3_RD(src)	((FIELD_CMU_REG30_PLL_REFDIV_GEN3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG30_PLL_REFDIV_GEN3_SHIFT_MASK)
#define FIELD_CMU_REG30_PLL_REFDIV_GEN3_WR(dst)	(FIELD_CMU_REG30_PLL_REFDIV_GEN3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG30_PLL_REFDIV_GEN3_SHIFT_MASK))
#define FIELD_CMU_REG30_PLL_REFDIV_GEN3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG30_PLL_REFDIV_GEN3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG30_PLL_REFDIV_GEN3_SHIFT_MASK) & FIELD_CMU_REG30_PLL_REFDIV_GEN3_MASK))

#define FIELD_CMU_REG30_PLL_FBDIV_GEN3_LSB		5
#define FIELD_CMU_REG30_PLL_FBDIV_GEN3_MSB		13
#define FIELD_CMU_REG30_PLL_FBDIV_GEN3_WIDTH		9
#define FIELD_CMU_REG30_PLL_FBDIV_GEN3_MASK		0x00003fe0
#define FIELD_CMU_REG30_PLL_FBDIV_GEN3_SHIFT_MASK		0x5
#define FIELD_CMU_REG30_PLL_FBDIV_GEN3_RD(src)	((FIELD_CMU_REG30_PLL_FBDIV_GEN3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG30_PLL_FBDIV_GEN3_SHIFT_MASK)
#define FIELD_CMU_REG30_PLL_FBDIV_GEN3_WR(dst)	(FIELD_CMU_REG30_PLL_FBDIV_GEN3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG30_PLL_FBDIV_GEN3_SHIFT_MASK))
#define FIELD_CMU_REG30_PLL_FBDIV_GEN3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG30_PLL_FBDIV_GEN3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG30_PLL_FBDIV_GEN3_SHIFT_MASK) & FIELD_CMU_REG30_PLL_FBDIV_GEN3_MASK))

#define FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_LSB		4
#define FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_MSB		4
#define FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_WIDTH		1
#define FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_MASK		0x00000010
#define FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_SHIFT_MASK		0x4
#define FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_RD(src)	((FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_SHIFT_MASK)
#define FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_WR(dst)	(FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_SHIFT_MASK))
#define FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_SHIFT_MASK) & FIELD_CMU_REG30_PLL_POST_DIVBY2_GEN3_MASK))

#define FIELD_CMU_REG30_PCIE_MODE_LSB		3
#define FIELD_CMU_REG30_PCIE_MODE_MSB		3
#define FIELD_CMU_REG30_PCIE_MODE_WIDTH		1
#define FIELD_CMU_REG30_PCIE_MODE_MASK		0x00000008
#define FIELD_CMU_REG30_PCIE_MODE_SHIFT_MASK		0x3
#define FIELD_CMU_REG30_PCIE_MODE_RD(src)	((FIELD_CMU_REG30_PCIE_MODE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG30_PCIE_MODE_SHIFT_MASK)
#define FIELD_CMU_REG30_PCIE_MODE_WR(dst)	(FIELD_CMU_REG30_PCIE_MODE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG30_PCIE_MODE_SHIFT_MASK))
#define FIELD_CMU_REG30_PCIE_MODE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG30_PCIE_MODE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG30_PCIE_MODE_SHIFT_MASK) & FIELD_CMU_REG30_PCIE_MODE_MASK))

#define FIELD_CMU_REG30_LOCK_COUNT_LSB		1
#define FIELD_CMU_REG30_LOCK_COUNT_MSB		2
#define FIELD_CMU_REG30_LOCK_COUNT_WIDTH		2
#define FIELD_CMU_REG30_LOCK_COUNT_MASK		0x00000006
#define FIELD_CMU_REG30_LOCK_COUNT_SHIFT_MASK		0x1
#define FIELD_CMU_REG30_LOCK_COUNT_RD(src)	((FIELD_CMU_REG30_LOCK_COUNT_MASK & (uint32_t)(src)) >> FIELD_CMU_REG30_LOCK_COUNT_SHIFT_MASK)
#define FIELD_CMU_REG30_LOCK_COUNT_WR(dst)	(FIELD_CMU_REG30_LOCK_COUNT_MASK & ((uint32_t)(dst) << FIELD_CMU_REG30_LOCK_COUNT_SHIFT_MASK))
#define FIELD_CMU_REG30_LOCK_COUNT_SET(dst, src)	(((dst) & ~FIELD_CMU_REG30_LOCK_COUNT_MASK) | (((uint32_t)(src) << FIELD_CMU_REG30_LOCK_COUNT_SHIFT_MASK) & FIELD_CMU_REG30_LOCK_COUNT_MASK))

#define FIELD_CMU_REG30_RESERVED_0_LSB		0
#define FIELD_CMU_REG30_RESERVED_0_MSB		0
#define FIELD_CMU_REG30_RESERVED_0_WIDTH		1
#define FIELD_CMU_REG30_RESERVED_0_MASK		0x00000001
#define FIELD_CMU_REG30_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_CMU_REG30_RESERVED_0_RD(src)	((FIELD_CMU_REG30_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG30_RESERVED_0_WR(dst)	(FIELD_CMU_REG30_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG30_RESERVED_0_SHIFT_MASK))
#define FIELD_CMU_REG30_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG30_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG30_RESERVED_0_SHIFT_MASK) & FIELD_CMU_REG30_RESERVED_0_MASK))

#define RESERVE_BITS_CMU_REG30 0x00000001
#define SELF_CLEAR_BITS_CMU_REG30 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG30 0x00000000
#define READ_ONLY_BITS_CMU_REG30 0x00000000
/****** CMU_reg30 END *****/

/*****CMU_reg31 START *****/
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_LSB		13
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_MSB		15
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_WIDTH		3
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_MASK		0x0000e000
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_SHIFT_MASK		0xd
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_RD(src)	((FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_SHIFT_MASK)
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_WR(dst)	(FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_SHIFT_MASK))
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_SHIFT_MASK) & FIELD_CMU_REG31_TXPCLKBUF_STREN_L0_MASK))

#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_LSB		10
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_MSB		12
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_WIDTH		3
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_MASK		0x00001c00
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_SHIFT_MASK		0xa
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_RD(src)	((FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_SHIFT_MASK)
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_WR(dst)	(FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_SHIFT_MASK))
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_SHIFT_MASK) & FIELD_CMU_REG31_TXPCLKBUF_STREN_L1_MASK))

#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_LSB		7
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_MSB		9
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_WIDTH		3
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_MASK		0x00000380
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_SHIFT_MASK		0x7
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_RD(src)	((FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_SHIFT_MASK)
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_WR(dst)	(FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_SHIFT_MASK))
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_SHIFT_MASK) & FIELD_CMU_REG31_TXPCLKBUF_STREN_L2_MASK))

#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_LSB		4
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_MSB		6
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_WIDTH		3
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_MASK		0x00000070
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_SHIFT_MASK		0x4
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_RD(src)	((FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_SHIFT_MASK)
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_WR(dst)	(FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_SHIFT_MASK))
#define FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_SHIFT_MASK) & FIELD_CMU_REG31_TXPCLKBUF_STREN_L3_MASK))

#define FIELD_CMU_REG31_LOS_OVERRIDE_CH0_LSB		3
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH0_MSB		3
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH0_WIDTH		1
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH0_MASK		0x00000008
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH0_SHIFT_MASK		0x3
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH0_RD(src)	((FIELD_CMU_REG31_LOS_OVERRIDE_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG31_LOS_OVERRIDE_CH0_SHIFT_MASK)
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH0_WR(dst)	(FIELD_CMU_REG31_LOS_OVERRIDE_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG31_LOS_OVERRIDE_CH0_SHIFT_MASK))
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG31_LOS_OVERRIDE_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG31_LOS_OVERRIDE_CH0_SHIFT_MASK) & FIELD_CMU_REG31_LOS_OVERRIDE_CH0_MASK))

#define FIELD_CMU_REG31_LOS_OVERRIDE_CH1_LSB		2
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH1_MSB		2
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH1_WIDTH		1
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH1_MASK		0x00000004
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH1_SHIFT_MASK		0x2
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH1_RD(src)	((FIELD_CMU_REG31_LOS_OVERRIDE_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG31_LOS_OVERRIDE_CH1_SHIFT_MASK)
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH1_WR(dst)	(FIELD_CMU_REG31_LOS_OVERRIDE_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG31_LOS_OVERRIDE_CH1_SHIFT_MASK))
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG31_LOS_OVERRIDE_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG31_LOS_OVERRIDE_CH1_SHIFT_MASK) & FIELD_CMU_REG31_LOS_OVERRIDE_CH1_MASK))

#define FIELD_CMU_REG31_LOS_OVERRIDE_CH2_LSB		1
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH2_MSB		1
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH2_WIDTH		1
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH2_MASK		0x00000002
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH2_SHIFT_MASK		0x1
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH2_RD(src)	((FIELD_CMU_REG31_LOS_OVERRIDE_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG31_LOS_OVERRIDE_CH2_SHIFT_MASK)
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH2_WR(dst)	(FIELD_CMU_REG31_LOS_OVERRIDE_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG31_LOS_OVERRIDE_CH2_SHIFT_MASK))
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG31_LOS_OVERRIDE_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG31_LOS_OVERRIDE_CH2_SHIFT_MASK) & FIELD_CMU_REG31_LOS_OVERRIDE_CH2_MASK))

#define FIELD_CMU_REG31_LOS_OVERRIDE_CH3_LSB		0
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH3_MSB		0
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH3_WIDTH		1
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH3_MASK		0x00000001
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH3_SHIFT_MASK		0x0
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH3_RD(src)	((FIELD_CMU_REG31_LOS_OVERRIDE_CH3_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH3_WR(dst)	(FIELD_CMU_REG31_LOS_OVERRIDE_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG31_LOS_OVERRIDE_CH3_SHIFT_MASK))
#define FIELD_CMU_REG31_LOS_OVERRIDE_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG31_LOS_OVERRIDE_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG31_LOS_OVERRIDE_CH3_SHIFT_MASK) & FIELD_CMU_REG31_LOS_OVERRIDE_CH3_MASK))

#define RESERVE_BITS_CMU_REG31 0x00000000
#define SELF_CLEAR_BITS_CMU_REG31 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG31 0x00000000
#define READ_ONLY_BITS_CMU_REG31 0x00000000
/****** CMU_reg31 END *****/

/*****CMU_reg32 START *****/
#define FIELD_CMU_REG32_PIN_OVERRIDE_LSB		15
#define FIELD_CMU_REG32_PIN_OVERRIDE_MSB		15
#define FIELD_CMU_REG32_PIN_OVERRIDE_WIDTH		1
#define FIELD_CMU_REG32_PIN_OVERRIDE_MASK		0x00008000
#define FIELD_CMU_REG32_PIN_OVERRIDE_SHIFT_MASK		0xf
#define FIELD_CMU_REG32_PIN_OVERRIDE_RD(src)	((FIELD_CMU_REG32_PIN_OVERRIDE_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_PIN_OVERRIDE_SHIFT_MASK)
#define FIELD_CMU_REG32_PIN_OVERRIDE_WR(dst)	(FIELD_CMU_REG32_PIN_OVERRIDE_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_PIN_OVERRIDE_SHIFT_MASK))
#define FIELD_CMU_REG32_PIN_OVERRIDE_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_PIN_OVERRIDE_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_PIN_OVERRIDE_SHIFT_MASK) & FIELD_CMU_REG32_PIN_OVERRIDE_MASK))

#define FIELD_CMU_REG32_FORCE_VCOCAL_START_LSB		14
#define FIELD_CMU_REG32_FORCE_VCOCAL_START_MSB		14
#define FIELD_CMU_REG32_FORCE_VCOCAL_START_WIDTH		1
#define FIELD_CMU_REG32_FORCE_VCOCAL_START_MASK		0x00004000
#define FIELD_CMU_REG32_FORCE_VCOCAL_START_SHIFT_MASK		0xe
#define FIELD_CMU_REG32_FORCE_VCOCAL_START_RD(src)	((FIELD_CMU_REG32_FORCE_VCOCAL_START_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_FORCE_VCOCAL_START_SHIFT_MASK)
#define FIELD_CMU_REG32_FORCE_VCOCAL_START_WR(dst)	(FIELD_CMU_REG32_FORCE_VCOCAL_START_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_FORCE_VCOCAL_START_SHIFT_MASK))
#define FIELD_CMU_REG32_FORCE_VCOCAL_START_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_FORCE_VCOCAL_START_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_FORCE_VCOCAL_START_SHIFT_MASK) & FIELD_CMU_REG32_FORCE_VCOCAL_START_MASK))

#define FIELD_CMU_REG32_CLK_DIS_LSB		13
#define FIELD_CMU_REG32_CLK_DIS_MSB		13
#define FIELD_CMU_REG32_CLK_DIS_WIDTH		1
#define FIELD_CMU_REG32_CLK_DIS_MASK		0x00002000
#define FIELD_CMU_REG32_CLK_DIS_SHIFT_MASK		0xd
#define FIELD_CMU_REG32_CLK_DIS_RD(src)	((FIELD_CMU_REG32_CLK_DIS_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_CLK_DIS_SHIFT_MASK)
#define FIELD_CMU_REG32_CLK_DIS_WR(dst)	(FIELD_CMU_REG32_CLK_DIS_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_CLK_DIS_SHIFT_MASK))
#define FIELD_CMU_REG32_CLK_DIS_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_CLK_DIS_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_CLK_DIS_SHIFT_MASK) & FIELD_CMU_REG32_CLK_DIS_MASK))

#define FIELD_CMU_REG32_IDDTN_LSB		12
#define FIELD_CMU_REG32_IDDTN_MSB		12
#define FIELD_CMU_REG32_IDDTN_WIDTH		1
#define FIELD_CMU_REG32_IDDTN_MASK		0x00001000
#define FIELD_CMU_REG32_IDDTN_SHIFT_MASK		0xc
#define FIELD_CMU_REG32_IDDTN_RD(src)	((FIELD_CMU_REG32_IDDTN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_IDDTN_SHIFT_MASK)
#define FIELD_CMU_REG32_IDDTN_WR(dst)	(FIELD_CMU_REG32_IDDTN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_IDDTN_SHIFT_MASK))
#define FIELD_CMU_REG32_IDDTN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_IDDTN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_IDDTN_SHIFT_MASK) & FIELD_CMU_REG32_IDDTN_MASK))

#define FIELD_CMU_REG32_FORCE_PVT_CAL_START_LSB		11
#define FIELD_CMU_REG32_FORCE_PVT_CAL_START_MSB		11
#define FIELD_CMU_REG32_FORCE_PVT_CAL_START_WIDTH		1
#define FIELD_CMU_REG32_FORCE_PVT_CAL_START_MASK		0x00000800
#define FIELD_CMU_REG32_FORCE_PVT_CAL_START_SHIFT_MASK		0xb
#define FIELD_CMU_REG32_FORCE_PVT_CAL_START_RD(src)	((FIELD_CMU_REG32_FORCE_PVT_CAL_START_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_FORCE_PVT_CAL_START_SHIFT_MASK)
#define FIELD_CMU_REG32_FORCE_PVT_CAL_START_WR(dst)	(FIELD_CMU_REG32_FORCE_PVT_CAL_START_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_FORCE_PVT_CAL_START_SHIFT_MASK))
#define FIELD_CMU_REG32_FORCE_PVT_CAL_START_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_FORCE_PVT_CAL_START_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_FORCE_PVT_CAL_START_SHIFT_MASK) & FIELD_CMU_REG32_FORCE_PVT_CAL_START_MASK))

#define FIELD_CMU_REG32_REFCLKDIV_RESETB_LSB		10
#define FIELD_CMU_REG32_REFCLKDIV_RESETB_MSB		10
#define FIELD_CMU_REG32_REFCLKDIV_RESETB_WIDTH		1
#define FIELD_CMU_REG32_REFCLKDIV_RESETB_MASK		0x00000400
#define FIELD_CMU_REG32_REFCLKDIV_RESETB_SHIFT_MASK		0xa
#define FIELD_CMU_REG32_REFCLKDIV_RESETB_RD(src)	((FIELD_CMU_REG32_REFCLKDIV_RESETB_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_REFCLKDIV_RESETB_SHIFT_MASK)
#define FIELD_CMU_REG32_REFCLKDIV_RESETB_WR(dst)	(FIELD_CMU_REG32_REFCLKDIV_RESETB_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_REFCLKDIV_RESETB_SHIFT_MASK))
#define FIELD_CMU_REG32_REFCLKDIV_RESETB_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_REFCLKDIV_RESETB_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_REFCLKDIV_RESETB_SHIFT_MASK) & FIELD_CMU_REG32_REFCLKDIV_RESETB_MASK))

#define FIELD_CMU_REG32_POST_DIVBY2_RESETB_LSB		9
#define FIELD_CMU_REG32_POST_DIVBY2_RESETB_MSB		9
#define FIELD_CMU_REG32_POST_DIVBY2_RESETB_WIDTH		1
#define FIELD_CMU_REG32_POST_DIVBY2_RESETB_MASK		0x00000200
#define FIELD_CMU_REG32_POST_DIVBY2_RESETB_SHIFT_MASK		0x9
#define FIELD_CMU_REG32_POST_DIVBY2_RESETB_RD(src)	((FIELD_CMU_REG32_POST_DIVBY2_RESETB_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_POST_DIVBY2_RESETB_SHIFT_MASK)
#define FIELD_CMU_REG32_POST_DIVBY2_RESETB_WR(dst)	(FIELD_CMU_REG32_POST_DIVBY2_RESETB_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_POST_DIVBY2_RESETB_SHIFT_MASK))
#define FIELD_CMU_REG32_POST_DIVBY2_RESETB_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_POST_DIVBY2_RESETB_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_POST_DIVBY2_RESETB_SHIFT_MASK) & FIELD_CMU_REG32_POST_DIVBY2_RESETB_MASK))

#define FIELD_CMU_REG32_IREF_ADJ_LSB		7
#define FIELD_CMU_REG32_IREF_ADJ_MSB		8
#define FIELD_CMU_REG32_IREF_ADJ_WIDTH		2
#define FIELD_CMU_REG32_IREF_ADJ_MASK		0x00000180
#define FIELD_CMU_REG32_IREF_ADJ_SHIFT_MASK		0x7
#define FIELD_CMU_REG32_IREF_ADJ_RD(src)	((FIELD_CMU_REG32_IREF_ADJ_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_IREF_ADJ_SHIFT_MASK)
#define FIELD_CMU_REG32_IREF_ADJ_WR(dst)	(FIELD_CMU_REG32_IREF_ADJ_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_IREF_ADJ_SHIFT_MASK))
#define FIELD_CMU_REG32_IREF_ADJ_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_IREF_ADJ_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_IREF_ADJ_SHIFT_MASK) & FIELD_CMU_REG32_IREF_ADJ_MASK))

#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_LSB		6
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_MSB		6
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_WIDTH		1
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_MASK		0x00000040
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_SHIFT_MASK		0x6
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_RD(src)	((FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_SHIFT_MASK)
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_WR(dst)	(FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_SHIFT_MASK))
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_SHIFT_MASK) & FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH0_MASK))

#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_LSB		5
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_MSB		5
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_WIDTH		1
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_MASK		0x00000020
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_SHIFT_MASK		0x5
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_RD(src)	((FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_SHIFT_MASK)
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_WR(dst)	(FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_SHIFT_MASK))
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_SHIFT_MASK) & FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH0_MASK))

#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_LSB		4
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_MSB		4
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_WIDTH		1
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_MASK		0x00000010
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_SHIFT_MASK		0x4
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_RD(src)	((FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_SHIFT_MASK)
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_WR(dst)	(FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_SHIFT_MASK))
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_SHIFT_MASK) & FIELD_CMU_REG32_FORCE_RATE_CHANGE_RX_CH1_MASK))

#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_LSB		3
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_MSB		3
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_WIDTH		1
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_MASK		0x00000008
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_SHIFT_MASK		0x3
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_RD(src)	((FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_SHIFT_MASK)
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_WR(dst)	(FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_SHIFT_MASK))
#define FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_SHIFT_MASK) & FIELD_CMU_REG32_FORCE_RATE_CHANGE_TX_CH1_MASK))

#define FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_LSB		1
#define FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_MSB		2
#define FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_WIDTH		2
#define FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_MASK		0x00000006
#define FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_SHIFT_MASK		0x1
#define FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_RD(src)	((FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_SHIFT_MASK)
#define FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_WR(dst)	(FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_SHIFT_MASK))
#define FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_SHIFT_MASK) & FIELD_CMU_REG32_PVT_CAL_WAIT_SEL_MASK))

#define FIELD_CMU_REG32_RESERVED_0_LSB		0
#define FIELD_CMU_REG32_RESERVED_0_MSB		0
#define FIELD_CMU_REG32_RESERVED_0_WIDTH		1
#define FIELD_CMU_REG32_RESERVED_0_MASK		0x00000001
#define FIELD_CMU_REG32_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_CMU_REG32_RESERVED_0_RD(src)	((FIELD_CMU_REG32_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG32_RESERVED_0_WR(dst)	(FIELD_CMU_REG32_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG32_RESERVED_0_SHIFT_MASK))
#define FIELD_CMU_REG32_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG32_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG32_RESERVED_0_SHIFT_MASK) & FIELD_CMU_REG32_RESERVED_0_MASK))

#define RESERVE_BITS_CMU_REG32 0x00000001
#define SELF_CLEAR_BITS_CMU_REG32 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG32 0x00000000
#define READ_ONLY_BITS_CMU_REG32 0x00000000
/****** CMU_reg32 END *****/

/*****CMU_reg33 START *****/
#define FIELD_CMU_REG33_CUSTOMER_MODE_INV_LSB		0
#define FIELD_CMU_REG33_CUSTOMER_MODE_INV_MSB		15
#define FIELD_CMU_REG33_CUSTOMER_MODE_INV_WIDTH		16
#define FIELD_CMU_REG33_CUSTOMER_MODE_INV_MASK		0x0000ffff
#define FIELD_CMU_REG33_CUSTOMER_MODE_INV_SHIFT_MASK		0x0
#define FIELD_CMU_REG33_CUSTOMER_MODE_INV_RD(src)	((FIELD_CMU_REG33_CUSTOMER_MODE_INV_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG33_CUSTOMER_MODE_INV_WR(dst)	(FIELD_CMU_REG33_CUSTOMER_MODE_INV_MASK & ((uint32_t)(dst) << FIELD_CMU_REG33_CUSTOMER_MODE_INV_SHIFT_MASK))
#define FIELD_CMU_REG33_CUSTOMER_MODE_INV_SET(dst, src)	(((dst) & ~FIELD_CMU_REG33_CUSTOMER_MODE_INV_MASK) | (((uint32_t)(src) << FIELD_CMU_REG33_CUSTOMER_MODE_INV_SHIFT_MASK) & FIELD_CMU_REG33_CUSTOMER_MODE_INV_MASK))

#define RESERVE_BITS_CMU_REG33 0x00000000
#define SELF_CLEAR_BITS_CMU_REG33 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG33 0x00000000
#define READ_ONLY_BITS_CMU_REG33 0x00000000
/****** CMU_reg33 END *****/

/*****CMU_reg34 START *****/
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_LSB		12
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_MSB		15
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_WIDTH		4
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_MASK		0x0000f000
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_SHIFT_MASK		0xc
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_RD(src)	((FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_SHIFT_MASK)
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_WR(dst)	(FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_SHIFT_MASK))
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_SHIFT_MASK) & FIELD_CMU_REG34_VCO_CAL_VTH_HI_MIN_MASK))

#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_LSB		8
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_MSB		11
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_WIDTH		4
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_MASK		0x00000f00
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_SHIFT_MASK		0x8
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_RD(src)	((FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_MASK & (uint32_t)(src)) >> FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_SHIFT_MASK)
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_WR(dst)	(FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_MASK & ((uint32_t)(dst) << FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_SHIFT_MASK))
#define FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_SET(dst, src)	(((dst) & ~FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_MASK) | (((uint32_t)(src) << FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_SHIFT_MASK) & FIELD_CMU_REG34_VCO_CAL_VTH_HI_MAX_MASK))

#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_LSB		4
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_MSB		7
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_WIDTH		4
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_MASK		0x000000f0
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_SHIFT_MASK		0x4
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_RD(src)	((FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_SHIFT_MASK)
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_WR(dst)	(FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_SHIFT_MASK))
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_SHIFT_MASK) & FIELD_CMU_REG34_VCO_CAL_VTH_LO_MIN_MASK))

#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_LSB		0
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_MSB		3
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_WIDTH		4
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_MASK		0x0000000f
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_SHIFT_MASK		0x0
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_RD(src)	((FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_WR(dst)	(FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_MASK & ((uint32_t)(dst) << FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_SHIFT_MASK))
#define FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_SET(dst, src)	(((dst) & ~FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_MASK) | (((uint32_t)(src) << FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_SHIFT_MASK) & FIELD_CMU_REG34_VCO_CAL_VTH_LO_MAX_MASK))

#define RESERVE_BITS_CMU_REG34 0x00000000
#define SELF_CLEAR_BITS_CMU_REG34 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG34 0x00000000
#define READ_ONLY_BITS_CMU_REG34 0x00000000
/****** CMU_reg34 END *****/

/*****CMU_reg35 START *****/
#define FIELD_CMU_REG35_PLL_SSC_MOD_LSB		9
#define FIELD_CMU_REG35_PLL_SSC_MOD_MSB		15
#define FIELD_CMU_REG35_PLL_SSC_MOD_WIDTH		7
#define FIELD_CMU_REG35_PLL_SSC_MOD_MASK		0x0000fe00
#define FIELD_CMU_REG35_PLL_SSC_MOD_SHIFT_MASK		0x9
#define FIELD_CMU_REG35_PLL_SSC_MOD_RD(src)	((FIELD_CMU_REG35_PLL_SSC_MOD_MASK & (uint32_t)(src)) >> FIELD_CMU_REG35_PLL_SSC_MOD_SHIFT_MASK)
#define FIELD_CMU_REG35_PLL_SSC_MOD_WR(dst)	(FIELD_CMU_REG35_PLL_SSC_MOD_MASK & ((uint32_t)(dst) << FIELD_CMU_REG35_PLL_SSC_MOD_SHIFT_MASK))
#define FIELD_CMU_REG35_PLL_SSC_MOD_SET(dst, src)	(((dst) & ~FIELD_CMU_REG35_PLL_SSC_MOD_MASK) | (((uint32_t)(src) << FIELD_CMU_REG35_PLL_SSC_MOD_SHIFT_MASK) & FIELD_CMU_REG35_PLL_SSC_MOD_MASK))

#define FIELD_CMU_REG35_CORE_REVISION_LSB		0
#define FIELD_CMU_REG35_CORE_REVISION_MSB		8
#define FIELD_CMU_REG35_CORE_REVISION_WIDTH		9
#define FIELD_CMU_REG35_CORE_REVISION_MASK		0x000001ff
#define FIELD_CMU_REG35_CORE_REVISION_SHIFT_MASK		0x0
#define FIELD_CMU_REG35_CORE_REVISION_RD(src)	((FIELD_CMU_REG35_CORE_REVISION_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG35_CORE_REVISION_WR(dst)	(FIELD_CMU_REG35_CORE_REVISION_MASK & ((uint32_t)(dst) << FIELD_CMU_REG35_CORE_REVISION_SHIFT_MASK))
#define FIELD_CMU_REG35_CORE_REVISION_SET(dst, src)	(((dst) & ~FIELD_CMU_REG35_CORE_REVISION_MASK) | (((uint32_t)(src) << FIELD_CMU_REG35_CORE_REVISION_SHIFT_MASK) & FIELD_CMU_REG35_CORE_REVISION_MASK))

#define RESERVE_BITS_CMU_REG35 0x00000000
#define SELF_CLEAR_BITS_CMU_REG35 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG35 0x00000000
#define READ_ONLY_BITS_CMU_REG35 0x000001ff
/****** CMU_reg35 END *****/

/*****CMU_reg36 START *****/
#define FIELD_CMU_REG36_PLL_SSC_VSTEP_LSB		6
#define FIELD_CMU_REG36_PLL_SSC_VSTEP_MSB		15
#define FIELD_CMU_REG36_PLL_SSC_VSTEP_WIDTH		10
#define FIELD_CMU_REG36_PLL_SSC_VSTEP_MASK		0x0000ffc0
#define FIELD_CMU_REG36_PLL_SSC_VSTEP_SHIFT_MASK		0x6
#define FIELD_CMU_REG36_PLL_SSC_VSTEP_RD(src)	((FIELD_CMU_REG36_PLL_SSC_VSTEP_MASK & (uint32_t)(src)) >> FIELD_CMU_REG36_PLL_SSC_VSTEP_SHIFT_MASK)
#define FIELD_CMU_REG36_PLL_SSC_VSTEP_WR(dst)	(FIELD_CMU_REG36_PLL_SSC_VSTEP_MASK & ((uint32_t)(dst) << FIELD_CMU_REG36_PLL_SSC_VSTEP_SHIFT_MASK))
#define FIELD_CMU_REG36_PLL_SSC_VSTEP_SET(dst, src)	(((dst) & ~FIELD_CMU_REG36_PLL_SSC_VSTEP_MASK) | (((uint32_t)(src) << FIELD_CMU_REG36_PLL_SSC_VSTEP_SHIFT_MASK) & FIELD_CMU_REG36_PLL_SSC_VSTEP_MASK))

#define FIELD_CMU_REG36_PLL_SSC_DSMSEL_LSB		5
#define FIELD_CMU_REG36_PLL_SSC_DSMSEL_MSB		5
#define FIELD_CMU_REG36_PLL_SSC_DSMSEL_WIDTH		1
#define FIELD_CMU_REG36_PLL_SSC_DSMSEL_MASK		0x00000020
#define FIELD_CMU_REG36_PLL_SSC_DSMSEL_SHIFT_MASK		0x5
#define FIELD_CMU_REG36_PLL_SSC_DSMSEL_RD(src)	((FIELD_CMU_REG36_PLL_SSC_DSMSEL_MASK & (uint32_t)(src)) >> FIELD_CMU_REG36_PLL_SSC_DSMSEL_SHIFT_MASK)
#define FIELD_CMU_REG36_PLL_SSC_DSMSEL_WR(dst)	(FIELD_CMU_REG36_PLL_SSC_DSMSEL_MASK & ((uint32_t)(dst) << FIELD_CMU_REG36_PLL_SSC_DSMSEL_SHIFT_MASK))
#define FIELD_CMU_REG36_PLL_SSC_DSMSEL_SET(dst, src)	(((dst) & ~FIELD_CMU_REG36_PLL_SSC_DSMSEL_MASK) | (((uint32_t)(src) << FIELD_CMU_REG36_PLL_SSC_DSMSEL_SHIFT_MASK) & FIELD_CMU_REG36_PLL_SSC_DSMSEL_MASK))

#define FIELD_CMU_REG36_PLL_SSC_EN_LSB		4
#define FIELD_CMU_REG36_PLL_SSC_EN_MSB		4
#define FIELD_CMU_REG36_PLL_SSC_EN_WIDTH		1
#define FIELD_CMU_REG36_PLL_SSC_EN_MASK		0x00000010
#define FIELD_CMU_REG36_PLL_SSC_EN_SHIFT_MASK		0x4
#define FIELD_CMU_REG36_PLL_SSC_EN_RD(src)	((FIELD_CMU_REG36_PLL_SSC_EN_MASK & (uint32_t)(src)) >> FIELD_CMU_REG36_PLL_SSC_EN_SHIFT_MASK)
#define FIELD_CMU_REG36_PLL_SSC_EN_WR(dst)	(FIELD_CMU_REG36_PLL_SSC_EN_MASK & ((uint32_t)(dst) << FIELD_CMU_REG36_PLL_SSC_EN_SHIFT_MASK))
#define FIELD_CMU_REG36_PLL_SSC_EN_SET(dst, src)	(((dst) & ~FIELD_CMU_REG36_PLL_SSC_EN_MASK) | (((uint32_t)(src) << FIELD_CMU_REG36_PLL_SSC_EN_SHIFT_MASK) & FIELD_CMU_REG36_PLL_SSC_EN_MASK))

#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_LSB		3
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_MSB		3
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_WIDTH		1
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_MASK		0x00000008
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_SHIFT_MASK		0x3
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_RD(src)	((FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_SHIFT_MASK)
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_WR(dst)	(FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_SHIFT_MASK))
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_SHIFT_MASK) & FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH2_MASK))

#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_LSB		2
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_MSB		2
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_WIDTH		1
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_MASK		0x00000004
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_SHIFT_MASK		0x2
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_RD(src)	((FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_SHIFT_MASK)
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_WR(dst)	(FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_SHIFT_MASK))
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_SHIFT_MASK) & FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH2_MASK))

#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_LSB		1
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_MSB		1
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_WIDTH		1
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_MASK		0x00000002
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_SHIFT_MASK		0x1
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_RD(src)	((FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_MASK & (uint32_t)(src)) >> FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_SHIFT_MASK)
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_WR(dst)	(FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_SHIFT_MASK))
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_SHIFT_MASK) & FIELD_CMU_REG36_FORCE_RATE_CHANGE_RX_CH3_MASK))

#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_LSB		0
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_MSB		0
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_WIDTH		1
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_MASK		0x00000001
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_SHIFT_MASK		0x0
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_RD(src)	((FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_WR(dst)	(FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_SHIFT_MASK))
#define FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_SHIFT_MASK) & FIELD_CMU_REG36_FORCE_RATE_CHANGE_TX_CH3_MASK))

#define RESERVE_BITS_CMU_REG36 0x00000000
#define SELF_CLEAR_BITS_CMU_REG36 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG36 0x00000000
#define READ_ONLY_BITS_CMU_REG36 0x00000000
/****** CMU_reg36 END *****/

/*****CMU_reg37 START *****/
#define FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_LSB		12
#define FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_MSB		15
#define FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_WIDTH		4
#define FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_MASK		0x0000f000
#define FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_SHIFT_MASK		0xc
#define FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_RD(src)	((FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_MASK & (uint32_t)(src)) >> FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_SHIFT_MASK)
#define FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_WR(dst)	(FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_MASK & ((uint32_t)(dst) << FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_SHIFT_MASK))
#define FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_SET(dst, src)	(((dst) & ~FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_MASK) | (((uint32_t)(src) << FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_SHIFT_MASK) & FIELD_CMU_REG37_CTLE_CAL_DONE_OVR_MASK))

#define FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_LSB		8
#define FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_MSB		11
#define FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_WIDTH		4
#define FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_MASK		0x00000f00
#define FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_SHIFT_MASK		0x8
#define FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_RD(src)	((FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_MASK & (uint32_t)(src)) >> FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_SHIFT_MASK)
#define FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_WR(dst)	(FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_MASK & ((uint32_t)(dst) << FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_SHIFT_MASK))
#define FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_SET(dst, src)	(((dst) & ~FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_MASK) | (((uint32_t)(src) << FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_SHIFT_MASK) & FIELD_CMU_REG37_LATCH_CAL_DONE_OVR_MASK))

#define FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_LSB		4
#define FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_MSB		7
#define FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_WIDTH		4
#define FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_MASK		0x000000f0
#define FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_SHIFT_MASK		0x4
#define FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_RD(src)	((FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_MASK & (uint32_t)(src)) >> FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_SHIFT_MASK)
#define FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_WR(dst)	(FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_MASK & ((uint32_t)(dst) << FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_SHIFT_MASK))
#define FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_SET(dst, src)	(((dst) & ~FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_MASK) | (((uint32_t)(src) << FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_SHIFT_MASK) & FIELD_CMU_REG37_SUM_OFF_CAL_DONE_OVR_MASK))

#define FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_LSB		0
#define FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_MSB		3
#define FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_WIDTH		4
#define FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_MASK		0x0000000f
#define FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_SHIFT_MASK		0x0
#define FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_RD(src)	((FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_WR(dst)	(FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_MASK & ((uint32_t)(dst) << FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_SHIFT_MASK))
#define FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_SET(dst, src)	(((dst) & ~FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_MASK) | (((uint32_t)(src) << FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_SHIFT_MASK) & FIELD_CMU_REG37_FT_SEARCH_DONE_OVR_MASK))

#define RESERVE_BITS_CMU_REG37 0x00000000
#define SELF_CLEAR_BITS_CMU_REG37 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG37 0x00000000
#define READ_ONLY_BITS_CMU_REG37 0x00000000
/****** CMU_reg37 END *****/

/*****CMU_reg38 START *****/
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH0_LSB		12
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH0_MSB		15
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH0_WIDTH		4
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH0_MASK		0x0000f000
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH0_SHIFT_MASK		0xc
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH0_RD(src)	((FIELD_CMU_REG38_RX_SEQ_STATE_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG38_RX_SEQ_STATE_CH0_SHIFT_MASK)
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH0_WR(dst)	(FIELD_CMU_REG38_RX_SEQ_STATE_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG38_RX_SEQ_STATE_CH0_SHIFT_MASK))
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG38_RX_SEQ_STATE_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG38_RX_SEQ_STATE_CH0_SHIFT_MASK) & FIELD_CMU_REG38_RX_SEQ_STATE_CH0_MASK))

#define FIELD_CMU_REG38_RX_SEQ_STATE_CH1_LSB		8
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH1_MSB		11
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH1_WIDTH		4
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH1_MASK		0x00000f00
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH1_SHIFT_MASK		0x8
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH1_RD(src)	((FIELD_CMU_REG38_RX_SEQ_STATE_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG38_RX_SEQ_STATE_CH1_SHIFT_MASK)
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH1_WR(dst)	(FIELD_CMU_REG38_RX_SEQ_STATE_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG38_RX_SEQ_STATE_CH1_SHIFT_MASK))
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG38_RX_SEQ_STATE_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG38_RX_SEQ_STATE_CH1_SHIFT_MASK) & FIELD_CMU_REG38_RX_SEQ_STATE_CH1_MASK))

#define FIELD_CMU_REG38_RX_SEQ_STATE_CH2_LSB		4
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH2_MSB		7
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH2_WIDTH		4
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH2_MASK		0x000000f0
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH2_SHIFT_MASK		0x4
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH2_RD(src)	((FIELD_CMU_REG38_RX_SEQ_STATE_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG38_RX_SEQ_STATE_CH2_SHIFT_MASK)
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH2_WR(dst)	(FIELD_CMU_REG38_RX_SEQ_STATE_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG38_RX_SEQ_STATE_CH2_SHIFT_MASK))
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG38_RX_SEQ_STATE_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG38_RX_SEQ_STATE_CH2_SHIFT_MASK) & FIELD_CMU_REG38_RX_SEQ_STATE_CH2_MASK))

#define FIELD_CMU_REG38_RX_SEQ_STATE_CH3_LSB		0
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH3_MSB		3
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH3_WIDTH		4
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH3_MASK		0x0000000f
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH3_SHIFT_MASK		0x0
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH3_RD(src)	((FIELD_CMU_REG38_RX_SEQ_STATE_CH3_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH3_WR(dst)	(FIELD_CMU_REG38_RX_SEQ_STATE_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG38_RX_SEQ_STATE_CH3_SHIFT_MASK))
#define FIELD_CMU_REG38_RX_SEQ_STATE_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG38_RX_SEQ_STATE_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG38_RX_SEQ_STATE_CH3_SHIFT_MASK) & FIELD_CMU_REG38_RX_SEQ_STATE_CH3_MASK))

#define RESERVE_BITS_CMU_REG38 0x00000000
#define SELF_CLEAR_BITS_CMU_REG38 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG38 0x00000000
#define READ_ONLY_BITS_CMU_REG38 0x0000ffff
/****** CMU_reg38 END *****/

/*****CMU_reg39 START *****/
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH0_LSB		12
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH0_MSB		15
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH0_WIDTH		4
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH0_MASK		0x0000f000
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH0_SHIFT_MASK		0xc
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH0_RD(src)	((FIELD_CMU_REG39_TX_SEQ_STATE_CH0_MASK & (uint32_t)(src)) >> FIELD_CMU_REG39_TX_SEQ_STATE_CH0_SHIFT_MASK)
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH0_WR(dst)	(FIELD_CMU_REG39_TX_SEQ_STATE_CH0_MASK & ((uint32_t)(dst) << FIELD_CMU_REG39_TX_SEQ_STATE_CH0_SHIFT_MASK))
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH0_SET(dst, src)	(((dst) & ~FIELD_CMU_REG39_TX_SEQ_STATE_CH0_MASK) | (((uint32_t)(src) << FIELD_CMU_REG39_TX_SEQ_STATE_CH0_SHIFT_MASK) & FIELD_CMU_REG39_TX_SEQ_STATE_CH0_MASK))

#define FIELD_CMU_REG39_TX_SEQ_STATE_CH1_LSB		8
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH1_MSB		11
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH1_WIDTH		4
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH1_MASK		0x00000f00
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH1_SHIFT_MASK		0x8
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH1_RD(src)	((FIELD_CMU_REG39_TX_SEQ_STATE_CH1_MASK & (uint32_t)(src)) >> FIELD_CMU_REG39_TX_SEQ_STATE_CH1_SHIFT_MASK)
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH1_WR(dst)	(FIELD_CMU_REG39_TX_SEQ_STATE_CH1_MASK & ((uint32_t)(dst) << FIELD_CMU_REG39_TX_SEQ_STATE_CH1_SHIFT_MASK))
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH1_SET(dst, src)	(((dst) & ~FIELD_CMU_REG39_TX_SEQ_STATE_CH1_MASK) | (((uint32_t)(src) << FIELD_CMU_REG39_TX_SEQ_STATE_CH1_SHIFT_MASK) & FIELD_CMU_REG39_TX_SEQ_STATE_CH1_MASK))

#define FIELD_CMU_REG39_TX_SEQ_STATE_CH2_LSB		4
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH2_MSB		7
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH2_WIDTH		4
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH2_MASK		0x000000f0
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH2_SHIFT_MASK		0x4
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH2_RD(src)	((FIELD_CMU_REG39_TX_SEQ_STATE_CH2_MASK & (uint32_t)(src)) >> FIELD_CMU_REG39_TX_SEQ_STATE_CH2_SHIFT_MASK)
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH2_WR(dst)	(FIELD_CMU_REG39_TX_SEQ_STATE_CH2_MASK & ((uint32_t)(dst) << FIELD_CMU_REG39_TX_SEQ_STATE_CH2_SHIFT_MASK))
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH2_SET(dst, src)	(((dst) & ~FIELD_CMU_REG39_TX_SEQ_STATE_CH2_MASK) | (((uint32_t)(src) << FIELD_CMU_REG39_TX_SEQ_STATE_CH2_SHIFT_MASK) & FIELD_CMU_REG39_TX_SEQ_STATE_CH2_MASK))

#define FIELD_CMU_REG39_TX_SEQ_STATE_CH3_LSB		0
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH3_MSB		3
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH3_WIDTH		4
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH3_MASK		0x0000000f
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH3_SHIFT_MASK		0x0
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH3_RD(src)	((FIELD_CMU_REG39_TX_SEQ_STATE_CH3_MASK & (uint32_t)(src)))
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH3_WR(dst)	(FIELD_CMU_REG39_TX_SEQ_STATE_CH3_MASK & ((uint32_t)(dst) << FIELD_CMU_REG39_TX_SEQ_STATE_CH3_SHIFT_MASK))
#define FIELD_CMU_REG39_TX_SEQ_STATE_CH3_SET(dst, src)	(((dst) & ~FIELD_CMU_REG39_TX_SEQ_STATE_CH3_MASK) | (((uint32_t)(src) << FIELD_CMU_REG39_TX_SEQ_STATE_CH3_SHIFT_MASK) & FIELD_CMU_REG39_TX_SEQ_STATE_CH3_MASK))

#define RESERVE_BITS_CMU_REG39 0x00000000
#define SELF_CLEAR_BITS_CMU_REG39 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CMU_REG39 0x00000000
#define READ_ONLY_BITS_CMU_REG39 0x0000ffff
/****** CMU_reg39 END *****/

#define KC_SERDES_CMU_REG0__ADDR                  0x0
#define KC_SERDES_CMU_REG1__ADDR                  0x2
#define KC_SERDES_CMU_REG2__ADDR                  0x4
#define KC_SERDES_CMU_REG3__ADDR                  0x6
#define KC_SERDES_CMU_REG4__ADDR                  0x8
#define KC_SERDES_CMU_REG5__ADDR                  0xa
#define KC_SERDES_CMU_REG6__ADDR                  0xc
#define KC_SERDES_CMU_REG7__ADDR                  0xe
#define KC_SERDES_CMU_REG8__ADDR                  0x10
#define KC_SERDES_CMU_REG9__ADDR                  0x12
#define KC_SERDES_CMU_REG10__ADDR                 0x14
#define KC_SERDES_CMU_REG11__ADDR                 0x16
#define KC_SERDES_CMU_REG12__ADDR                 0x18
#define KC_SERDES_CMU_REG13__ADDR                 0x1a
#define KC_SERDES_CMU_REG14__ADDR                 0x1c
#define KC_SERDES_CMU_REG15__ADDR                 0x1e
#define KC_SERDES_CMU_REG16__ADDR                 0x20
#define KC_SERDES_CMU_REG17__ADDR                 0x22
#define KC_SERDES_CMU_REG18__ADDR                 0x24
#define KC_SERDES_CMU_REG19__ADDR                 0x26
#define KC_SERDES_CMU_REG20__ADDR                 0x28
#define KC_SERDES_CMU_REG21__ADDR                 0x2a
#define KC_SERDES_CMU_REG22__ADDR                 0x2c
#define KC_SERDES_CMU_REG23__ADDR                 0x2e
#define KC_SERDES_CMU_REG24__ADDR                 0x30
#define KC_SERDES_CMU_REG25__ADDR                 0x32
#define KC_SERDES_CMU_REG26__ADDR                 0x34
#define KC_SERDES_CMU_REG27__ADDR                 0x36
#define KC_SERDES_CMU_REG28__ADDR                 0x38
#define KC_SERDES_CMU_REG29__ADDR                 0x3a
#define KC_SERDES_CMU_REG30__ADDR                 0x3c
#define KC_SERDES_CMU_REG31__ADDR                 0x3e
#define KC_SERDES_CMU_REG32__ADDR                 0x40
#define KC_SERDES_CMU_REG33__ADDR                 0x42
#define KC_SERDES_CMU_REG34__ADDR                 0x44
#define KC_SERDES_CMU_REG35__ADDR                 0x46
#define KC_SERDES_CMU_REG36__ADDR                 0x48
#define KC_SERDES_CMU_REG37__ADDR                 0x4a
#define KC_SERDES_CMU_REG38__ADDR                 0x4c
#define KC_SERDES_CMU_REG39__ADDR                 0x4e

#define KC_SERDES_CMU_REG_ADDR(R)					(R * 0x2)

/*
 * Channel RXTX register
 */

/*****rxtx_reg0 START *****/
#define FIELD_RXTX_REG0_CTLE_EQ_HR_LSB		11
#define FIELD_RXTX_REG0_CTLE_EQ_HR_MSB		15
#define FIELD_RXTX_REG0_CTLE_EQ_HR_WIDTH		5
#define FIELD_RXTX_REG0_CTLE_EQ_HR_MASK		0x0000f800
#define FIELD_RXTX_REG0_CTLE_EQ_HR_SHIFT_MASK		0xb
#define FIELD_RXTX_REG0_CTLE_EQ_HR_RD(src)	((FIELD_RXTX_REG0_CTLE_EQ_HR_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG0_CTLE_EQ_HR_SHIFT_MASK)
#define FIELD_RXTX_REG0_CTLE_EQ_HR_WR(dst)	(FIELD_RXTX_REG0_CTLE_EQ_HR_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG0_CTLE_EQ_HR_SHIFT_MASK))
#define FIELD_RXTX_REG0_CTLE_EQ_HR_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG0_CTLE_EQ_HR_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG0_CTLE_EQ_HR_SHIFT_MASK) & FIELD_RXTX_REG0_CTLE_EQ_HR_MASK))

#define FIELD_RXTX_REG0_CTLE_EQ_QR_LSB		6
#define FIELD_RXTX_REG0_CTLE_EQ_QR_MSB		10
#define FIELD_RXTX_REG0_CTLE_EQ_QR_WIDTH		5
#define FIELD_RXTX_REG0_CTLE_EQ_QR_MASK		0x000007c0
#define FIELD_RXTX_REG0_CTLE_EQ_QR_SHIFT_MASK		0x6
#define FIELD_RXTX_REG0_CTLE_EQ_QR_RD(src)	((FIELD_RXTX_REG0_CTLE_EQ_QR_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG0_CTLE_EQ_QR_SHIFT_MASK)
#define FIELD_RXTX_REG0_CTLE_EQ_QR_WR(dst)	(FIELD_RXTX_REG0_CTLE_EQ_QR_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG0_CTLE_EQ_QR_SHIFT_MASK))
#define FIELD_RXTX_REG0_CTLE_EQ_QR_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG0_CTLE_EQ_QR_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG0_CTLE_EQ_QR_SHIFT_MASK) & FIELD_RXTX_REG0_CTLE_EQ_QR_MASK))

#define FIELD_RXTX_REG0_CTLE_EQ_FR_LSB		1
#define FIELD_RXTX_REG0_CTLE_EQ_FR_MSB		5
#define FIELD_RXTX_REG0_CTLE_EQ_FR_WIDTH		5
#define FIELD_RXTX_REG0_CTLE_EQ_FR_MASK		0x0000003e
#define FIELD_RXTX_REG0_CTLE_EQ_FR_SHIFT_MASK		0x1
#define FIELD_RXTX_REG0_CTLE_EQ_FR_RD(src)	((FIELD_RXTX_REG0_CTLE_EQ_FR_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG0_CTLE_EQ_FR_SHIFT_MASK)
#define FIELD_RXTX_REG0_CTLE_EQ_FR_WR(dst)	(FIELD_RXTX_REG0_CTLE_EQ_FR_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG0_CTLE_EQ_FR_SHIFT_MASK))
#define FIELD_RXTX_REG0_CTLE_EQ_FR_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG0_CTLE_EQ_FR_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG0_CTLE_EQ_FR_SHIFT_MASK) & FIELD_RXTX_REG0_CTLE_EQ_FR_MASK))

#define FIELD_RXTX_REG0_RESERVED_0_LSB		0
#define FIELD_RXTX_REG0_RESERVED_0_MSB		0
#define FIELD_RXTX_REG0_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG0_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG0_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG0_RESERVED_0_RD(src)	((FIELD_RXTX_REG0_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG0_RESERVED_0_WR(dst)	(FIELD_RXTX_REG0_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG0_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG0_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG0_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG0_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG0_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG0 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG0 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG0 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG0 0x00000000
/****** rxtx_reg0 END *****/

/*****rxtx_reg1 START *****/
#define FIELD_RXTX_REG1_RXACVCM_LSB		12
#define FIELD_RXTX_REG1_RXACVCM_MSB		15
#define FIELD_RXTX_REG1_RXACVCM_WIDTH		4
#define FIELD_RXTX_REG1_RXACVCM_MASK		0x0000f000
#define FIELD_RXTX_REG1_RXACVCM_SHIFT_MASK		0xc
#define FIELD_RXTX_REG1_RXACVCM_RD(src)	((FIELD_RXTX_REG1_RXACVCM_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG1_RXACVCM_SHIFT_MASK)
#define FIELD_RXTX_REG1_RXACVCM_WR(dst)	(FIELD_RXTX_REG1_RXACVCM_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG1_RXACVCM_SHIFT_MASK))
#define FIELD_RXTX_REG1_RXACVCM_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG1_RXACVCM_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG1_RXACVCM_SHIFT_MASK) & FIELD_RXTX_REG1_RXACVCM_MASK))

#define FIELD_RXTX_REG1_CTLE_EQ_LSB		7
#define FIELD_RXTX_REG1_CTLE_EQ_MSB		11
#define FIELD_RXTX_REG1_CTLE_EQ_WIDTH		5
#define FIELD_RXTX_REG1_CTLE_EQ_MASK		0x00000f80
#define FIELD_RXTX_REG1_CTLE_EQ_SHIFT_MASK		0x7
#define FIELD_RXTX_REG1_CTLE_EQ_RD(src)	((FIELD_RXTX_REG1_CTLE_EQ_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG1_CTLE_EQ_SHIFT_MASK)
#define FIELD_RXTX_REG1_CTLE_EQ_WR(dst)	(FIELD_RXTX_REG1_CTLE_EQ_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG1_CTLE_EQ_SHIFT_MASK))
#define FIELD_RXTX_REG1_CTLE_EQ_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG1_CTLE_EQ_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG1_CTLE_EQ_SHIFT_MASK) & FIELD_RXTX_REG1_CTLE_EQ_MASK))

#define FIELD_RXTX_REG1_RXVREG1_LSB		5
#define FIELD_RXTX_REG1_RXVREG1_MSB		6
#define FIELD_RXTX_REG1_RXVREG1_WIDTH		2
#define FIELD_RXTX_REG1_RXVREG1_MASK		0x00000060
#define FIELD_RXTX_REG1_RXVREG1_SHIFT_MASK		0x5
#define FIELD_RXTX_REG1_RXVREG1_RD(src)	((FIELD_RXTX_REG1_RXVREG1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG1_RXVREG1_SHIFT_MASK)
#define FIELD_RXTX_REG1_RXVREG1_WR(dst)	(FIELD_RXTX_REG1_RXVREG1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG1_RXVREG1_SHIFT_MASK))
#define FIELD_RXTX_REG1_RXVREG1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG1_RXVREG1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG1_RXVREG1_SHIFT_MASK) & FIELD_RXTX_REG1_RXVREG1_MASK))

#define FIELD_RXTX_REG1_RXVREG1P2_LSB		3
#define FIELD_RXTX_REG1_RXVREG1P2_MSB		4
#define FIELD_RXTX_REG1_RXVREG1P2_WIDTH		2
#define FIELD_RXTX_REG1_RXVREG1P2_MASK		0x00000018
#define FIELD_RXTX_REG1_RXVREG1P2_SHIFT_MASK		0x3
#define FIELD_RXTX_REG1_RXVREG1P2_RD(src)	((FIELD_RXTX_REG1_RXVREG1P2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG1_RXVREG1P2_SHIFT_MASK)
#define FIELD_RXTX_REG1_RXVREG1P2_WR(dst)	(FIELD_RXTX_REG1_RXVREG1P2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG1_RXVREG1P2_SHIFT_MASK))
#define FIELD_RXTX_REG1_RXVREG1P2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG1_RXVREG1P2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG1_RXVREG1P2_SHIFT_MASK) & FIELD_RXTX_REG1_RXVREG1P2_MASK))

#define FIELD_RXTX_REG1_RXIREF_ADJ_LSB		1
#define FIELD_RXTX_REG1_RXIREF_ADJ_MSB		2
#define FIELD_RXTX_REG1_RXIREF_ADJ_WIDTH		2
#define FIELD_RXTX_REG1_RXIREF_ADJ_MASK		0x00000006
#define FIELD_RXTX_REG1_RXIREF_ADJ_SHIFT_MASK		0x1
#define FIELD_RXTX_REG1_RXIREF_ADJ_RD(src)	((FIELD_RXTX_REG1_RXIREF_ADJ_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG1_RXIREF_ADJ_SHIFT_MASK)
#define FIELD_RXTX_REG1_RXIREF_ADJ_WR(dst)	(FIELD_RXTX_REG1_RXIREF_ADJ_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG1_RXIREF_ADJ_SHIFT_MASK))
#define FIELD_RXTX_REG1_RXIREF_ADJ_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG1_RXIREF_ADJ_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG1_RXIREF_ADJ_SHIFT_MASK) & FIELD_RXTX_REG1_RXIREF_ADJ_MASK))

#define FIELD_RXTX_REG1_PWR_BYPASS_LSB		0
#define FIELD_RXTX_REG1_PWR_BYPASS_MSB		0
#define FIELD_RXTX_REG1_PWR_BYPASS_WIDTH		1
#define FIELD_RXTX_REG1_PWR_BYPASS_MASK		0x00000001
#define FIELD_RXTX_REG1_PWR_BYPASS_SHIFT_MASK		0x0
#define FIELD_RXTX_REG1_PWR_BYPASS_RD(src)	((FIELD_RXTX_REG1_PWR_BYPASS_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG1_PWR_BYPASS_WR(dst)	(FIELD_RXTX_REG1_PWR_BYPASS_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG1_PWR_BYPASS_SHIFT_MASK))
#define FIELD_RXTX_REG1_PWR_BYPASS_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG1_PWR_BYPASS_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG1_PWR_BYPASS_SHIFT_MASK) & FIELD_RXTX_REG1_PWR_BYPASS_MASK))

#define RESERVE_BITS_CH0_RXTX_REG1 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG1 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG1 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG1 0x00000000
/****** rxtx_reg1 END *****/

/*****rxtx_reg2 START *****/
#define FIELD_RXTX_REG2_RESETB_LSB		15
#define FIELD_RXTX_REG2_RESETB_MSB		15
#define FIELD_RXTX_REG2_RESETB_WIDTH		1
#define FIELD_RXTX_REG2_RESETB_MASK		0x00008000
#define FIELD_RXTX_REG2_RESETB_SHIFT_MASK		0xf
#define FIELD_RXTX_REG2_RESETB_RD(src)	((FIELD_RXTX_REG2_RESETB_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_RESETB_SHIFT_MASK)
#define FIELD_RXTX_REG2_RESETB_WR(dst)	(FIELD_RXTX_REG2_RESETB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_RESETB_SHIFT_MASK))
#define FIELD_RXTX_REG2_RESETB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_RESETB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_RESETB_SHIFT_MASK) & FIELD_RXTX_REG2_RESETB_MASK))

#define FIELD_RXTX_REG2_RESETB_TERM_LSB		14
#define FIELD_RXTX_REG2_RESETB_TERM_MSB		14
#define FIELD_RXTX_REG2_RESETB_TERM_WIDTH		1
#define FIELD_RXTX_REG2_RESETB_TERM_MASK		0x00004000
#define FIELD_RXTX_REG2_RESETB_TERM_SHIFT_MASK		0xe
#define FIELD_RXTX_REG2_RESETB_TERM_RD(src)	((FIELD_RXTX_REG2_RESETB_TERM_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_RESETB_TERM_SHIFT_MASK)
#define FIELD_RXTX_REG2_RESETB_TERM_WR(dst)	(FIELD_RXTX_REG2_RESETB_TERM_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_RESETB_TERM_SHIFT_MASK))
#define FIELD_RXTX_REG2_RESETB_TERM_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_RESETB_TERM_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_RESETB_TERM_SHIFT_MASK) & FIELD_RXTX_REG2_RESETB_TERM_MASK))

#define FIELD_RXTX_REG2_RESETB_TXA_LSB		13
#define FIELD_RXTX_REG2_RESETB_TXA_MSB		13
#define FIELD_RXTX_REG2_RESETB_TXA_WIDTH		1
#define FIELD_RXTX_REG2_RESETB_TXA_MASK		0x00002000
#define FIELD_RXTX_REG2_RESETB_TXA_SHIFT_MASK		0xd
#define FIELD_RXTX_REG2_RESETB_TXA_RD(src)	((FIELD_RXTX_REG2_RESETB_TXA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_RESETB_TXA_SHIFT_MASK)
#define FIELD_RXTX_REG2_RESETB_TXA_WR(dst)	(FIELD_RXTX_REG2_RESETB_TXA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_RESETB_TXA_SHIFT_MASK))
#define FIELD_RXTX_REG2_RESETB_TXA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_RESETB_TXA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_RESETB_TXA_SHIFT_MASK) & FIELD_RXTX_REG2_RESETB_TXA_MASK))

#define FIELD_RXTX_REG2_RESETB_TXD_LSB		12
#define FIELD_RXTX_REG2_RESETB_TXD_MSB		12
#define FIELD_RXTX_REG2_RESETB_TXD_WIDTH		1
#define FIELD_RXTX_REG2_RESETB_TXD_MASK		0x00001000
#define FIELD_RXTX_REG2_RESETB_TXD_SHIFT_MASK		0xc
#define FIELD_RXTX_REG2_RESETB_TXD_RD(src)	((FIELD_RXTX_REG2_RESETB_TXD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_RESETB_TXD_SHIFT_MASK)
#define FIELD_RXTX_REG2_RESETB_TXD_WR(dst)	(FIELD_RXTX_REG2_RESETB_TXD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_RESETB_TXD_SHIFT_MASK))
#define FIELD_RXTX_REG2_RESETB_TXD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_RESETB_TXD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_RESETB_TXD_SHIFT_MASK) & FIELD_RXTX_REG2_RESETB_TXD_MASK))

#define FIELD_RXTX_REG2_BIST_ENA_TX_LSB		11
#define FIELD_RXTX_REG2_BIST_ENA_TX_MSB		11
#define FIELD_RXTX_REG2_BIST_ENA_TX_WIDTH		1
#define FIELD_RXTX_REG2_BIST_ENA_TX_MASK		0x00000800
#define FIELD_RXTX_REG2_BIST_ENA_TX_SHIFT_MASK		0xb
#define FIELD_RXTX_REG2_BIST_ENA_TX_RD(src)	((FIELD_RXTX_REG2_BIST_ENA_TX_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_BIST_ENA_TX_SHIFT_MASK)
#define FIELD_RXTX_REG2_BIST_ENA_TX_WR(dst)	(FIELD_RXTX_REG2_BIST_ENA_TX_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_BIST_ENA_TX_SHIFT_MASK))
#define FIELD_RXTX_REG2_BIST_ENA_TX_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_BIST_ENA_TX_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_BIST_ENA_TX_SHIFT_MASK) & FIELD_RXTX_REG2_BIST_ENA_TX_MASK))

#define FIELD_RXTX_REG2_TX_INV_LSB		10
#define FIELD_RXTX_REG2_TX_INV_MSB		10
#define FIELD_RXTX_REG2_TX_INV_WIDTH		1
#define FIELD_RXTX_REG2_TX_INV_MASK		0x00000400
#define FIELD_RXTX_REG2_TX_INV_SHIFT_MASK		0xa
#define FIELD_RXTX_REG2_TX_INV_RD(src)	((FIELD_RXTX_REG2_TX_INV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_TX_INV_SHIFT_MASK)
#define FIELD_RXTX_REG2_TX_INV_WR(dst)	(FIELD_RXTX_REG2_TX_INV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_TX_INV_SHIFT_MASK))
#define FIELD_RXTX_REG2_TX_INV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_TX_INV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_TX_INV_SHIFT_MASK) & FIELD_RXTX_REG2_TX_INV_MASK))

#define FIELD_RXTX_REG2_TX_PVT_BYPASS_LSB		9
#define FIELD_RXTX_REG2_TX_PVT_BYPASS_MSB		9
#define FIELD_RXTX_REG2_TX_PVT_BYPASS_WIDTH		1
#define FIELD_RXTX_REG2_TX_PVT_BYPASS_MASK		0x00000200
#define FIELD_RXTX_REG2_TX_PVT_BYPASS_SHIFT_MASK		0x9
#define FIELD_RXTX_REG2_TX_PVT_BYPASS_RD(src)	((FIELD_RXTX_REG2_TX_PVT_BYPASS_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_TX_PVT_BYPASS_SHIFT_MASK)
#define FIELD_RXTX_REG2_TX_PVT_BYPASS_WR(dst)	(FIELD_RXTX_REG2_TX_PVT_BYPASS_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_TX_PVT_BYPASS_SHIFT_MASK))
#define FIELD_RXTX_REG2_TX_PVT_BYPASS_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_TX_PVT_BYPASS_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_TX_PVT_BYPASS_SHIFT_MASK) & FIELD_RXTX_REG2_TX_PVT_BYPASS_MASK))

#define FIELD_RXTX_REG2_VTT_ENA_LSB		8
#define FIELD_RXTX_REG2_VTT_ENA_MSB		8
#define FIELD_RXTX_REG2_VTT_ENA_WIDTH		1
#define FIELD_RXTX_REG2_VTT_ENA_MASK		0x00000100
#define FIELD_RXTX_REG2_VTT_ENA_SHIFT_MASK		0x8
#define FIELD_RXTX_REG2_VTT_ENA_RD(src)	((FIELD_RXTX_REG2_VTT_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_VTT_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG2_VTT_ENA_WR(dst)	(FIELD_RXTX_REG2_VTT_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_VTT_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG2_VTT_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_VTT_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_VTT_ENA_SHIFT_MASK) & FIELD_RXTX_REG2_VTT_ENA_MASK))

#define FIELD_RXTX_REG2_VTT_SEL_LSB		6
#define FIELD_RXTX_REG2_VTT_SEL_MSB		7
#define FIELD_RXTX_REG2_VTT_SEL_WIDTH		2
#define FIELD_RXTX_REG2_VTT_SEL_MASK		0x000000c0
#define FIELD_RXTX_REG2_VTT_SEL_SHIFT_MASK		0x6
#define FIELD_RXTX_REG2_VTT_SEL_RD(src)	((FIELD_RXTX_REG2_VTT_SEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_VTT_SEL_SHIFT_MASK)
#define FIELD_RXTX_REG2_VTT_SEL_WR(dst)	(FIELD_RXTX_REG2_VTT_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_VTT_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG2_VTT_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_VTT_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_VTT_SEL_SHIFT_MASK) & FIELD_RXTX_REG2_VTT_SEL_MASK))

#define FIELD_RXTX_REG2_TX_FIFO_ENA_LSB		5
#define FIELD_RXTX_REG2_TX_FIFO_ENA_MSB		5
#define FIELD_RXTX_REG2_TX_FIFO_ENA_WIDTH		1
#define FIELD_RXTX_REG2_TX_FIFO_ENA_MASK		0x00000020
#define FIELD_RXTX_REG2_TX_FIFO_ENA_SHIFT_MASK		0x5
#define FIELD_RXTX_REG2_TX_FIFO_ENA_RD(src)	((FIELD_RXTX_REG2_TX_FIFO_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_TX_FIFO_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG2_TX_FIFO_ENA_WR(dst)	(FIELD_RXTX_REG2_TX_FIFO_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_TX_FIFO_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG2_TX_FIFO_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_TX_FIFO_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_TX_FIFO_ENA_SHIFT_MASK) & FIELD_RXTX_REG2_TX_FIFO_ENA_MASK))

#define FIELD_RXTX_REG2_TX_PDOWN_LSB		4
#define FIELD_RXTX_REG2_TX_PDOWN_MSB		4
#define FIELD_RXTX_REG2_TX_PDOWN_WIDTH		1
#define FIELD_RXTX_REG2_TX_PDOWN_MASK		0x00000010
#define FIELD_RXTX_REG2_TX_PDOWN_SHIFT_MASK		0x4
#define FIELD_RXTX_REG2_TX_PDOWN_RD(src)	((FIELD_RXTX_REG2_TX_PDOWN_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_TX_PDOWN_SHIFT_MASK)
#define FIELD_RXTX_REG2_TX_PDOWN_WR(dst)	(FIELD_RXTX_REG2_TX_PDOWN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_TX_PDOWN_SHIFT_MASK))
#define FIELD_RXTX_REG2_TX_PDOWN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_TX_PDOWN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_TX_PDOWN_SHIFT_MASK) & FIELD_RXTX_REG2_TX_PDOWN_MASK))

#define FIELD_RXTX_REG2_TX_RCVDET_SEL_LSB		2
#define FIELD_RXTX_REG2_TX_RCVDET_SEL_MSB		3
#define FIELD_RXTX_REG2_TX_RCVDET_SEL_WIDTH		2
#define FIELD_RXTX_REG2_TX_RCVDET_SEL_MASK		0x0000000c
#define FIELD_RXTX_REG2_TX_RCVDET_SEL_SHIFT_MASK		0x2
#define FIELD_RXTX_REG2_TX_RCVDET_SEL_RD(src)	((FIELD_RXTX_REG2_TX_RCVDET_SEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_TX_RCVDET_SEL_SHIFT_MASK)
#define FIELD_RXTX_REG2_TX_RCVDET_SEL_WR(dst)	(FIELD_RXTX_REG2_TX_RCVDET_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_TX_RCVDET_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG2_TX_RCVDET_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_TX_RCVDET_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_TX_RCVDET_SEL_SHIFT_MASK) & FIELD_RXTX_REG2_TX_RCVDET_SEL_MASK))

#define FIELD_RXTX_REG2_IDDTN_LSB		1
#define FIELD_RXTX_REG2_IDDTN_MSB		1
#define FIELD_RXTX_REG2_IDDTN_WIDTH		1
#define FIELD_RXTX_REG2_IDDTN_MASK		0x00000002
#define FIELD_RXTX_REG2_IDDTN_SHIFT_MASK		0x1
#define FIELD_RXTX_REG2_IDDTN_RD(src)	((FIELD_RXTX_REG2_IDDTN_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG2_IDDTN_SHIFT_MASK)
#define FIELD_RXTX_REG2_IDDTN_WR(dst)	(FIELD_RXTX_REG2_IDDTN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_IDDTN_SHIFT_MASK))
#define FIELD_RXTX_REG2_IDDTN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_IDDTN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_IDDTN_SHIFT_MASK) & FIELD_RXTX_REG2_IDDTN_MASK))

#define FIELD_RXTX_REG2_RXPDBIAS_LSB		0
#define FIELD_RXTX_REG2_RXPDBIAS_MSB		0
#define FIELD_RXTX_REG2_RXPDBIAS_WIDTH		1
#define FIELD_RXTX_REG2_RXPDBIAS_MASK		0x00000001
#define FIELD_RXTX_REG2_RXPDBIAS_SHIFT_MASK		0x0
#define FIELD_RXTX_REG2_RXPDBIAS_RD(src)	((FIELD_RXTX_REG2_RXPDBIAS_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG2_RXPDBIAS_WR(dst)	(FIELD_RXTX_REG2_RXPDBIAS_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG2_RXPDBIAS_SHIFT_MASK))
#define FIELD_RXTX_REG2_RXPDBIAS_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG2_RXPDBIAS_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG2_RXPDBIAS_SHIFT_MASK) & FIELD_RXTX_REG2_RXPDBIAS_MASK))

#define RESERVE_BITS_CH0_RXTX_REG2 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG2 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG2 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG2 0x00000000
/****** rxtx_reg2 END *****/

/*****rxtx_reg3 START *****/
#define FIELD_RXTX_REG3_RESERVED_15_LSB		0
#define FIELD_RXTX_REG3_RESERVED_15_MSB		15
#define FIELD_RXTX_REG3_RESERVED_15_WIDTH		16
#define FIELD_RXTX_REG3_RESERVED_15_MASK		0x0000ffff
#define FIELD_RXTX_REG3_RESERVED_15_SHIFT_MASK		0x0
#define FIELD_RXTX_REG3_RESERVED_15_RD(src)	((FIELD_RXTX_REG3_RESERVED_15_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG3_RESERVED_15_WR(dst)	(FIELD_RXTX_REG3_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG3_RESERVED_15_SHIFT_MASK))
#define FIELD_RXTX_REG3_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG3_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG3_RESERVED_15_SHIFT_MASK) & FIELD_RXTX_REG3_RESERVED_15_MASK))

#define RESERVE_BITS_CH0_RXTX_REG3 0x0000ffff
#define SELF_CLEAR_BITS_CH0_RXTX_REG3 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG3 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG3 0x00000000
/****** rxtx_reg3 END *****/

/*****rxtx_reg4 START *****/
#define FIELD_RXTX_REG4_TX_DATA_RATE_LSB		14
#define FIELD_RXTX_REG4_TX_DATA_RATE_MSB		15
#define FIELD_RXTX_REG4_TX_DATA_RATE_WIDTH		2
#define FIELD_RXTX_REG4_TX_DATA_RATE_MASK		0x0000c000
#define FIELD_RXTX_REG4_TX_DATA_RATE_SHIFT_MASK		0xe
#define FIELD_RXTX_REG4_TX_DATA_RATE_RD(src)	((FIELD_RXTX_REG4_TX_DATA_RATE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG4_TX_DATA_RATE_SHIFT_MASK)
#define FIELD_RXTX_REG4_TX_DATA_RATE_WR(dst)	(FIELD_RXTX_REG4_TX_DATA_RATE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG4_TX_DATA_RATE_SHIFT_MASK))
#define FIELD_RXTX_REG4_TX_DATA_RATE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG4_TX_DATA_RATE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG4_TX_DATA_RATE_SHIFT_MASK) & FIELD_RXTX_REG4_TX_DATA_RATE_MASK))

#define FIELD_RXTX_REG4_TX_WORD_MODE_LSB		11
#define FIELD_RXTX_REG4_TX_WORD_MODE_MSB		13
#define FIELD_RXTX_REG4_TX_WORD_MODE_WIDTH		3
#define FIELD_RXTX_REG4_TX_WORD_MODE_MASK		0x00003800
#define FIELD_RXTX_REG4_TX_WORD_MODE_SHIFT_MASK		0xb
#define FIELD_RXTX_REG4_TX_WORD_MODE_RD(src)	((FIELD_RXTX_REG4_TX_WORD_MODE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG4_TX_WORD_MODE_SHIFT_MASK)
#define FIELD_RXTX_REG4_TX_WORD_MODE_WR(dst)	(FIELD_RXTX_REG4_TX_WORD_MODE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG4_TX_WORD_MODE_SHIFT_MASK))
#define FIELD_RXTX_REG4_TX_WORD_MODE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG4_TX_WORD_MODE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG4_TX_WORD_MODE_SHIFT_MASK) & FIELD_RXTX_REG4_TX_WORD_MODE_MASK))

#define FIELD_RXTX_REG4_TX_PRBS_SEL_LSB		8
#define FIELD_RXTX_REG4_TX_PRBS_SEL_MSB		10
#define FIELD_RXTX_REG4_TX_PRBS_SEL_WIDTH		3
#define FIELD_RXTX_REG4_TX_PRBS_SEL_MASK		0x00000700
#define FIELD_RXTX_REG4_TX_PRBS_SEL_SHIFT_MASK		0x8
#define FIELD_RXTX_REG4_TX_PRBS_SEL_RD(src)	((FIELD_RXTX_REG4_TX_PRBS_SEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG4_TX_PRBS_SEL_SHIFT_MASK)
#define FIELD_RXTX_REG4_TX_PRBS_SEL_WR(dst)	(FIELD_RXTX_REG4_TX_PRBS_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG4_TX_PRBS_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG4_TX_PRBS_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG4_TX_PRBS_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG4_TX_PRBS_SEL_SHIFT_MASK) & FIELD_RXTX_REG4_TX_PRBS_SEL_MASK))

#define FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_LSB		7
#define FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_MSB		7
#define FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_WIDTH		1
#define FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_MASK		0x00000080
#define FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_SHIFT_MASK		0x7
#define FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_RD(src)	((FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_SHIFT_MASK)
#define FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_WR(dst)	(FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_SHIFT_MASK))
#define FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_SHIFT_MASK) & FIELD_RXTX_REG4_RX_TX_SER_LOOPBACK_MASK))

#define FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_LSB		6
#define FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_MSB		6
#define FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_WIDTH		1
#define FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_MASK		0x00000040
#define FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_SHIFT_MASK		0x6
#define FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_RD(src)	((FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_SHIFT_MASK)
#define FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_WR(dst)	(FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_SHIFT_MASK))
#define FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_SHIFT_MASK) & FIELD_RXTX_REG4_TX_LOOPBACK_BUF_EN_MASK))

#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_LSB		3
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_MSB		5
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_WIDTH		3
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_MASK		0x00000038
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_SHIFT_MASK		0x3
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_RD(src)	((FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_SHIFT_MASK)
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_WR(dst)	(FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_SHIFT_MASK))
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_SHIFT_MASK) & FIELD_RXTX_REG4_COUNTER_TIME_SEL_CP_MASK))

#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_LSB		0
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_MSB		2
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_WIDTH		3
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_MASK		0x00000007
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_SHIFT_MASK		0x0
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_RD(src)	((FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_WR(dst)	(FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_SHIFT_MASK))
#define FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_SHIFT_MASK) & FIELD_RXTX_REG4_COUNTER_TIME_SEL_CN_MASK))

#define RESERVE_BITS_CH0_RXTX_REG4 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG4 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG4 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG4 0x00000000
/****** rxtx_reg4 END *****/

/*****rxtx_reg5 START *****/
#define FIELD_RXTX_REG5_TX_CN1_LSB		11
#define FIELD_RXTX_REG5_TX_CN1_MSB		15
#define FIELD_RXTX_REG5_TX_CN1_WIDTH		5
#define FIELD_RXTX_REG5_TX_CN1_MASK		0x0000f800
#define FIELD_RXTX_REG5_TX_CN1_SHIFT_MASK		0xb
#define FIELD_RXTX_REG5_TX_CN1_RD(src)	((FIELD_RXTX_REG5_TX_CN1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG5_TX_CN1_SHIFT_MASK)
#define FIELD_RXTX_REG5_TX_CN1_WR(dst)	(FIELD_RXTX_REG5_TX_CN1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG5_TX_CN1_SHIFT_MASK))
#define FIELD_RXTX_REG5_TX_CN1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG5_TX_CN1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG5_TX_CN1_SHIFT_MASK) & FIELD_RXTX_REG5_TX_CN1_MASK))

#define FIELD_RXTX_REG5_TX_CP1_LSB		5
#define FIELD_RXTX_REG5_TX_CP1_MSB		10
#define FIELD_RXTX_REG5_TX_CP1_WIDTH		6
#define FIELD_RXTX_REG5_TX_CP1_MASK		0x000007e0
#define FIELD_RXTX_REG5_TX_CP1_SHIFT_MASK		0x5
#define FIELD_RXTX_REG5_TX_CP1_RD(src)	((FIELD_RXTX_REG5_TX_CP1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG5_TX_CP1_SHIFT_MASK)
#define FIELD_RXTX_REG5_TX_CP1_WR(dst)	(FIELD_RXTX_REG5_TX_CP1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG5_TX_CP1_SHIFT_MASK))
#define FIELD_RXTX_REG5_TX_CP1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG5_TX_CP1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG5_TX_CP1_SHIFT_MASK) & FIELD_RXTX_REG5_TX_CP1_MASK))

#define FIELD_RXTX_REG5_TX_CN2_LSB		0
#define FIELD_RXTX_REG5_TX_CN2_MSB		4
#define FIELD_RXTX_REG5_TX_CN2_WIDTH		5
#define FIELD_RXTX_REG5_TX_CN2_MASK		0x0000001f
#define FIELD_RXTX_REG5_TX_CN2_SHIFT_MASK		0x0
#define FIELD_RXTX_REG5_TX_CN2_RD(src)	((FIELD_RXTX_REG5_TX_CN2_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG5_TX_CN2_WR(dst)	(FIELD_RXTX_REG5_TX_CN2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG5_TX_CN2_SHIFT_MASK))
#define FIELD_RXTX_REG5_TX_CN2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG5_TX_CN2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG5_TX_CN2_SHIFT_MASK) & FIELD_RXTX_REG5_TX_CN2_MASK))

#define RESERVE_BITS_CH0_RXTX_REG5 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG5 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG5 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG5 0x00000000
/****** rxtx_reg5 END *****/

/*****rxtx_reg6 START *****/
#define FIELD_RXTX_REG6_TX_CN1_INV_LSB		15
#define FIELD_RXTX_REG6_TX_CN1_INV_MSB		15
#define FIELD_RXTX_REG6_TX_CN1_INV_WIDTH		1
#define FIELD_RXTX_REG6_TX_CN1_INV_MASK		0x00008000
#define FIELD_RXTX_REG6_TX_CN1_INV_SHIFT_MASK		0xf
#define FIELD_RXTX_REG6_TX_CN1_INV_RD(src)	((FIELD_RXTX_REG6_TX_CN1_INV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_TX_CN1_INV_SHIFT_MASK)
#define FIELD_RXTX_REG6_TX_CN1_INV_WR(dst)	(FIELD_RXTX_REG6_TX_CN1_INV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_TX_CN1_INV_SHIFT_MASK))
#define FIELD_RXTX_REG6_TX_CN1_INV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_TX_CN1_INV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_TX_CN1_INV_SHIFT_MASK) & FIELD_RXTX_REG6_TX_CN1_INV_MASK))

#define FIELD_RXTX_REG6_TX_CN2_INV_LSB		14
#define FIELD_RXTX_REG6_TX_CN2_INV_MSB		14
#define FIELD_RXTX_REG6_TX_CN2_INV_WIDTH		1
#define FIELD_RXTX_REG6_TX_CN2_INV_MASK		0x00004000
#define FIELD_RXTX_REG6_TX_CN2_INV_SHIFT_MASK		0xe
#define FIELD_RXTX_REG6_TX_CN2_INV_RD(src)	((FIELD_RXTX_REG6_TX_CN2_INV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_TX_CN2_INV_SHIFT_MASK)
#define FIELD_RXTX_REG6_TX_CN2_INV_WR(dst)	(FIELD_RXTX_REG6_TX_CN2_INV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_TX_CN2_INV_SHIFT_MASK))
#define FIELD_RXTX_REG6_TX_CN2_INV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_TX_CN2_INV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_TX_CN2_INV_SHIFT_MASK) & FIELD_RXTX_REG6_TX_CN2_INV_MASK))

#define FIELD_RXTX_REG6_TX_CP1_INV_LSB		13
#define FIELD_RXTX_REG6_TX_CP1_INV_MSB		13
#define FIELD_RXTX_REG6_TX_CP1_INV_WIDTH		1
#define FIELD_RXTX_REG6_TX_CP1_INV_MASK		0x00002000
#define FIELD_RXTX_REG6_TX_CP1_INV_SHIFT_MASK		0xd
#define FIELD_RXTX_REG6_TX_CP1_INV_RD(src)	((FIELD_RXTX_REG6_TX_CP1_INV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_TX_CP1_INV_SHIFT_MASK)
#define FIELD_RXTX_REG6_TX_CP1_INV_WR(dst)	(FIELD_RXTX_REG6_TX_CP1_INV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_TX_CP1_INV_SHIFT_MASK))
#define FIELD_RXTX_REG6_TX_CP1_INV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_TX_CP1_INV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_TX_CP1_INV_SHIFT_MASK) & FIELD_RXTX_REG6_TX_CP1_INV_MASK))

#define FIELD_RXTX_REG6_IDLE_RAW_LSB		12
#define FIELD_RXTX_REG6_IDLE_RAW_MSB		12
#define FIELD_RXTX_REG6_IDLE_RAW_WIDTH		1
#define FIELD_RXTX_REG6_IDLE_RAW_MASK		0x00001000
#define FIELD_RXTX_REG6_IDLE_RAW_SHIFT_MASK		0xc
#define FIELD_RXTX_REG6_IDLE_RAW_RD(src)	((FIELD_RXTX_REG6_IDLE_RAW_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_IDLE_RAW_SHIFT_MASK)
#define FIELD_RXTX_REG6_IDLE_RAW_WR(dst)	(FIELD_RXTX_REG6_IDLE_RAW_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_IDLE_RAW_SHIFT_MASK))
#define FIELD_RXTX_REG6_IDLE_RAW_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_IDLE_RAW_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_IDLE_RAW_SHIFT_MASK) & FIELD_RXTX_REG6_IDLE_RAW_MASK))

#define FIELD_RXTX_REG6_TX_DATA_REV_LSB		11
#define FIELD_RXTX_REG6_TX_DATA_REV_MSB		11
#define FIELD_RXTX_REG6_TX_DATA_REV_WIDTH		1
#define FIELD_RXTX_REG6_TX_DATA_REV_MASK		0x00000800
#define FIELD_RXTX_REG6_TX_DATA_REV_SHIFT_MASK		0xb
#define FIELD_RXTX_REG6_TX_DATA_REV_RD(src)	((FIELD_RXTX_REG6_TX_DATA_REV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_TX_DATA_REV_SHIFT_MASK)
#define FIELD_RXTX_REG6_TX_DATA_REV_WR(dst)	(FIELD_RXTX_REG6_TX_DATA_REV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_TX_DATA_REV_SHIFT_MASK))
#define FIELD_RXTX_REG6_TX_DATA_REV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_TX_DATA_REV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_TX_DATA_REV_SHIFT_MASK) & FIELD_RXTX_REG6_TX_DATA_REV_MASK))

#define FIELD_RXTX_REG6_TXAMP_CNTL_LSB		7
#define FIELD_RXTX_REG6_TXAMP_CNTL_MSB		10
#define FIELD_RXTX_REG6_TXAMP_CNTL_WIDTH		4
#define FIELD_RXTX_REG6_TXAMP_CNTL_MASK		0x00000780
#define FIELD_RXTX_REG6_TXAMP_CNTL_SHIFT_MASK		0x7
#define FIELD_RXTX_REG6_TXAMP_CNTL_RD(src)	((FIELD_RXTX_REG6_TXAMP_CNTL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_TXAMP_CNTL_SHIFT_MASK)
#define FIELD_RXTX_REG6_TXAMP_CNTL_WR(dst)	(FIELD_RXTX_REG6_TXAMP_CNTL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_TXAMP_CNTL_SHIFT_MASK))
#define FIELD_RXTX_REG6_TXAMP_CNTL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_TXAMP_CNTL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_TXAMP_CNTL_SHIFT_MASK) & FIELD_RXTX_REG6_TXAMP_CNTL_MASK))

#define FIELD_RXTX_REG6_TXAMP_ENA_LSB		6
#define FIELD_RXTX_REG6_TXAMP_ENA_MSB		6
#define FIELD_RXTX_REG6_TXAMP_ENA_WIDTH		1
#define FIELD_RXTX_REG6_TXAMP_ENA_MASK		0x00000040
#define FIELD_RXTX_REG6_TXAMP_ENA_SHIFT_MASK		0x6
#define FIELD_RXTX_REG6_TXAMP_ENA_RD(src)	((FIELD_RXTX_REG6_TXAMP_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_TXAMP_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG6_TXAMP_ENA_WR(dst)	(FIELD_RXTX_REG6_TXAMP_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_TXAMP_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG6_TXAMP_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_TXAMP_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_TXAMP_ENA_SHIFT_MASK) & FIELD_RXTX_REG6_TXAMP_ENA_MASK))

#define FIELD_RXTX_REG6_RXDET_ENA_LSB		5
#define FIELD_RXTX_REG6_RXDET_ENA_MSB		5
#define FIELD_RXTX_REG6_RXDET_ENA_WIDTH		1
#define FIELD_RXTX_REG6_RXDET_ENA_MASK		0x00000020
#define FIELD_RXTX_REG6_RXDET_ENA_SHIFT_MASK		0x5
#define FIELD_RXTX_REG6_RXDET_ENA_RD(src)	((FIELD_RXTX_REG6_RXDET_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_RXDET_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG6_RXDET_ENA_WR(dst)	(FIELD_RXTX_REG6_RXDET_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_RXDET_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG6_RXDET_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_RXDET_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_RXDET_ENA_SHIFT_MASK) & FIELD_RXTX_REG6_RXDET_ENA_MASK))

#define FIELD_RXTX_REG6_RXDET_CLR_LSB		4
#define FIELD_RXTX_REG6_RXDET_CLR_MSB		4
#define FIELD_RXTX_REG6_RXDET_CLR_WIDTH		1
#define FIELD_RXTX_REG6_RXDET_CLR_MASK		0x00000010
#define FIELD_RXTX_REG6_RXDET_CLR_SHIFT_MASK		0x4
#define FIELD_RXTX_REG6_RXDET_CLR_RD(src)	((FIELD_RXTX_REG6_RXDET_CLR_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_RXDET_CLR_SHIFT_MASK)
#define FIELD_RXTX_REG6_RXDET_CLR_WR(dst)	(FIELD_RXTX_REG6_RXDET_CLR_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_RXDET_CLR_SHIFT_MASK))
#define FIELD_RXTX_REG6_RXDET_CLR_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_RXDET_CLR_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_RXDET_CLR_SHIFT_MASK) & FIELD_RXTX_REG6_RXDET_CLR_MASK))

#define FIELD_RXTX_REG6_TX_IDLE_LSB		3
#define FIELD_RXTX_REG6_TX_IDLE_MSB		3
#define FIELD_RXTX_REG6_TX_IDLE_WIDTH		1
#define FIELD_RXTX_REG6_TX_IDLE_MASK		0x00000008
#define FIELD_RXTX_REG6_TX_IDLE_SHIFT_MASK		0x3
#define FIELD_RXTX_REG6_TX_IDLE_RD(src)	((FIELD_RXTX_REG6_TX_IDLE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_TX_IDLE_SHIFT_MASK)
#define FIELD_RXTX_REG6_TX_IDLE_WR(dst)	(FIELD_RXTX_REG6_TX_IDLE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_TX_IDLE_SHIFT_MASK))
#define FIELD_RXTX_REG6_TX_IDLE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_TX_IDLE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_TX_IDLE_SHIFT_MASK) & FIELD_RXTX_REG6_TX_IDLE_MASK))

#define FIELD_RXTX_REG6_TXSYNC_RESETB_LSB		2
#define FIELD_RXTX_REG6_TXSYNC_RESETB_MSB		2
#define FIELD_RXTX_REG6_TXSYNC_RESETB_WIDTH		1
#define FIELD_RXTX_REG6_TXSYNC_RESETB_MASK		0x00000004
#define FIELD_RXTX_REG6_TXSYNC_RESETB_SHIFT_MASK		0x2
#define FIELD_RXTX_REG6_TXSYNC_RESETB_RD(src)	((FIELD_RXTX_REG6_TXSYNC_RESETB_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_TXSYNC_RESETB_SHIFT_MASK)
#define FIELD_RXTX_REG6_TXSYNC_RESETB_WR(dst)	(FIELD_RXTX_REG6_TXSYNC_RESETB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_TXSYNC_RESETB_SHIFT_MASK))
#define FIELD_RXTX_REG6_TXSYNC_RESETB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_TXSYNC_RESETB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_TXSYNC_RESETB_SHIFT_MASK) & FIELD_RXTX_REG6_TXSYNC_RESETB_MASK))

#define FIELD_RXTX_REG6_RX_BIST_RESYNC_LSB		1
#define FIELD_RXTX_REG6_RX_BIST_RESYNC_MSB		1
#define FIELD_RXTX_REG6_RX_BIST_RESYNC_WIDTH		1
#define FIELD_RXTX_REG6_RX_BIST_RESYNC_MASK		0x00000002
#define FIELD_RXTX_REG6_RX_BIST_RESYNC_SHIFT_MASK		0x1
#define FIELD_RXTX_REG6_RX_BIST_RESYNC_RD(src)	((FIELD_RXTX_REG6_RX_BIST_RESYNC_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG6_RX_BIST_RESYNC_SHIFT_MASK)
#define FIELD_RXTX_REG6_RX_BIST_RESYNC_WR(dst)	(FIELD_RXTX_REG6_RX_BIST_RESYNC_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_RX_BIST_RESYNC_SHIFT_MASK))
#define FIELD_RXTX_REG6_RX_BIST_RESYNC_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_RX_BIST_RESYNC_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_RX_BIST_RESYNC_SHIFT_MASK) & FIELD_RXTX_REG6_RX_BIST_RESYNC_MASK))

#define FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_LSB		0
#define FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_MSB		0
#define FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_WIDTH		1
#define FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_MASK		0x00000001
#define FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_SHIFT_MASK		0x0
#define FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_RD(src)	((FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_WR(dst)	(FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_SHIFT_MASK))
#define FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_SHIFT_MASK) & FIELD_RXTX_REG6_RX_BIST_ERRCNT_RD_MASK))

#define RESERVE_BITS_CH0_RXTX_REG6 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG6 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG6 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG6 0x00000000
/****** rxtx_reg6 END *****/

/*****rxtx_reg7 START *****/
#define FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_LSB		15
#define FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_MSB		15
#define FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_WIDTH		1
#define FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_MASK		0x00008000
#define FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_SHIFT_MASK		0xf
#define FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_RD(src)	((FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_WR(dst)	(FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_SHIFT_MASK) & FIELD_RXTX_REG7_RXREVLOOP_BACK_ENA_MASK))

#define FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_LSB		14
#define FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_MSB		14
#define FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_WIDTH		1
#define FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_MASK		0x00004000
#define FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_SHIFT_MASK		0xe
#define FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_RD(src)	((FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_SHIFT_MASK)
#define FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_WR(dst)	(FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_SHIFT_MASK))
#define FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_SHIFT_MASK) & FIELD_RXTX_REG7_LOOP_BACK_ENA_CTLE_MASK))

#define FIELD_RXTX_REG7_RX_WORD_MODE_LSB		11
#define FIELD_RXTX_REG7_RX_WORD_MODE_MSB		13
#define FIELD_RXTX_REG7_RX_WORD_MODE_WIDTH		3
#define FIELD_RXTX_REG7_RX_WORD_MODE_MASK		0x00003800
#define FIELD_RXTX_REG7_RX_WORD_MODE_SHIFT_MASK		0xb
#define FIELD_RXTX_REG7_RX_WORD_MODE_RD(src)	((FIELD_RXTX_REG7_RX_WORD_MODE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG7_RX_WORD_MODE_SHIFT_MASK)
#define FIELD_RXTX_REG7_RX_WORD_MODE_WR(dst)	(FIELD_RXTX_REG7_RX_WORD_MODE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG7_RX_WORD_MODE_SHIFT_MASK))
#define FIELD_RXTX_REG7_RX_WORD_MODE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG7_RX_WORD_MODE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG7_RX_WORD_MODE_SHIFT_MASK) & FIELD_RXTX_REG7_RX_WORD_MODE_MASK))

#define FIELD_RXTX_REG7_RX_DATA_RATE_LSB		9
#define FIELD_RXTX_REG7_RX_DATA_RATE_MSB		10
#define FIELD_RXTX_REG7_RX_DATA_RATE_WIDTH		2
#define FIELD_RXTX_REG7_RX_DATA_RATE_MASK		0x00000600
#define FIELD_RXTX_REG7_RX_DATA_RATE_SHIFT_MASK		0x9
#define FIELD_RXTX_REG7_RX_DATA_RATE_RD(src)	((FIELD_RXTX_REG7_RX_DATA_RATE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG7_RX_DATA_RATE_SHIFT_MASK)
#define FIELD_RXTX_REG7_RX_DATA_RATE_WR(dst)	(FIELD_RXTX_REG7_RX_DATA_RATE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG7_RX_DATA_RATE_SHIFT_MASK))
#define FIELD_RXTX_REG7_RX_DATA_RATE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG7_RX_DATA_RATE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG7_RX_DATA_RATE_SHIFT_MASK) & FIELD_RXTX_REG7_RX_DATA_RATE_MASK))

#define FIELD_RXTX_REG7_RESETB_RXD_LSB		8
#define FIELD_RXTX_REG7_RESETB_RXD_MSB		8
#define FIELD_RXTX_REG7_RESETB_RXD_WIDTH		1
#define FIELD_RXTX_REG7_RESETB_RXD_MASK		0x00000100
#define FIELD_RXTX_REG7_RESETB_RXD_SHIFT_MASK		0x8
#define FIELD_RXTX_REG7_RESETB_RXD_RD(src)	((FIELD_RXTX_REG7_RESETB_RXD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG7_RESETB_RXD_SHIFT_MASK)
#define FIELD_RXTX_REG7_RESETB_RXD_WR(dst)	(FIELD_RXTX_REG7_RESETB_RXD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG7_RESETB_RXD_SHIFT_MASK))
#define FIELD_RXTX_REG7_RESETB_RXD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG7_RESETB_RXD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG7_RESETB_RXD_SHIFT_MASK) & FIELD_RXTX_REG7_RESETB_RXD_MASK))

#define FIELD_RXTX_REG7_RESETB_RXA_LSB		7
#define FIELD_RXTX_REG7_RESETB_RXA_MSB		7
#define FIELD_RXTX_REG7_RESETB_RXA_WIDTH		1
#define FIELD_RXTX_REG7_RESETB_RXA_MASK		0x00000080
#define FIELD_RXTX_REG7_RESETB_RXA_SHIFT_MASK		0x7
#define FIELD_RXTX_REG7_RESETB_RXA_RD(src)	((FIELD_RXTX_REG7_RESETB_RXA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG7_RESETB_RXA_SHIFT_MASK)
#define FIELD_RXTX_REG7_RESETB_RXA_WR(dst)	(FIELD_RXTX_REG7_RESETB_RXA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG7_RESETB_RXA_SHIFT_MASK))
#define FIELD_RXTX_REG7_RESETB_RXA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG7_RESETB_RXA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG7_RESETB_RXA_SHIFT_MASK) & FIELD_RXTX_REG7_RESETB_RXA_MASK))

#define FIELD_RXTX_REG7_BIST_ENA_RX_LSB		6
#define FIELD_RXTX_REG7_BIST_ENA_RX_MSB		6
#define FIELD_RXTX_REG7_BIST_ENA_RX_WIDTH		1
#define FIELD_RXTX_REG7_BIST_ENA_RX_MASK		0x00000040
#define FIELD_RXTX_REG7_BIST_ENA_RX_SHIFT_MASK		0x6
#define FIELD_RXTX_REG7_BIST_ENA_RX_RD(src)	((FIELD_RXTX_REG7_BIST_ENA_RX_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG7_BIST_ENA_RX_SHIFT_MASK)
#define FIELD_RXTX_REG7_BIST_ENA_RX_WR(dst)	(FIELD_RXTX_REG7_BIST_ENA_RX_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG7_BIST_ENA_RX_SHIFT_MASK))
#define FIELD_RXTX_REG7_BIST_ENA_RX_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG7_BIST_ENA_RX_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG7_BIST_ENA_RX_SHIFT_MASK) & FIELD_RXTX_REG7_BIST_ENA_RX_MASK))

#define FIELD_RXTX_REG7_RX_PRBS_SEL_LSB		3
#define FIELD_RXTX_REG7_RX_PRBS_SEL_MSB		5
#define FIELD_RXTX_REG7_RX_PRBS_SEL_WIDTH		3
#define FIELD_RXTX_REG7_RX_PRBS_SEL_MASK		0x00000038
#define FIELD_RXTX_REG7_RX_PRBS_SEL_SHIFT_MASK		0x3
#define FIELD_RXTX_REG7_RX_PRBS_SEL_RD(src)	((FIELD_RXTX_REG7_RX_PRBS_SEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG7_RX_PRBS_SEL_SHIFT_MASK)
#define FIELD_RXTX_REG7_RX_PRBS_SEL_WR(dst)	(FIELD_RXTX_REG7_RX_PRBS_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG7_RX_PRBS_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG7_RX_PRBS_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG7_RX_PRBS_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG7_RX_PRBS_SEL_SHIFT_MASK) & FIELD_RXTX_REG7_RX_PRBS_SEL_MASK))

#define FIELD_RXTX_REG7_BIST_WAIT_DELAY_LSB		0
#define FIELD_RXTX_REG7_BIST_WAIT_DELAY_MSB		2
#define FIELD_RXTX_REG7_BIST_WAIT_DELAY_WIDTH		3
#define FIELD_RXTX_REG7_BIST_WAIT_DELAY_MASK		0x00000007
#define FIELD_RXTX_REG7_BIST_WAIT_DELAY_SHIFT_MASK		0x0
#define FIELD_RXTX_REG7_BIST_WAIT_DELAY_RD(src)	((FIELD_RXTX_REG7_BIST_WAIT_DELAY_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG7_BIST_WAIT_DELAY_WR(dst)	(FIELD_RXTX_REG7_BIST_WAIT_DELAY_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG7_BIST_WAIT_DELAY_SHIFT_MASK))
#define FIELD_RXTX_REG7_BIST_WAIT_DELAY_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG7_BIST_WAIT_DELAY_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG7_BIST_WAIT_DELAY_SHIFT_MASK) & FIELD_RXTX_REG7_BIST_WAIT_DELAY_MASK))

#define RESERVE_BITS_CH0_RXTX_REG7 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG7 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG7 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG7 0x00000000
/****** rxtx_reg7 END *****/

/*****rxtx_reg8 START *****/
#define FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_LSB		15
#define FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_MSB		15
#define FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_WIDTH		1
#define FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_MASK		0x00008000
#define FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_SHIFT_MASK		0xf
#define FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_RD(src)	((FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_SHIFT_MASK)
#define FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_WR(dst)	(FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_SHIFT_MASK))
#define FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_SHIFT_MASK) & FIELD_RXTX_REG8_RXTX_REV_PAR_LPBK_MASK))

#define FIELD_RXTX_REG8_CDR_LOOP_ENA_LSB		14
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_MSB		14
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_WIDTH		1
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_MASK		0x00004000
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_SHIFT_MASK		0xe
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_RD(src)	((FIELD_RXTX_REG8_CDR_LOOP_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_CDR_LOOP_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_WR(dst)	(FIELD_RXTX_REG8_CDR_LOOP_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_CDR_LOOP_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_CDR_LOOP_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_CDR_LOOP_ENA_SHIFT_MASK) & FIELD_RXTX_REG8_CDR_LOOP_ENA_MASK))

#define FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_LSB		13
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_MSB		13
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_WIDTH		1
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_MASK		0x00002000
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_SHIFT_MASK		0xd
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_RD(src)	((FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_SHIFT_MASK)
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_WR(dst)	(FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_SHIFT_MASK))
#define FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_SHIFT_MASK) & FIELD_RXTX_REG8_CDR_LOOP_ENA_FORCE_MASK))

#define FIELD_RXTX_REG8_REV_UPDN_PHASE_LSB		12
#define FIELD_RXTX_REG8_REV_UPDN_PHASE_MSB		12
#define FIELD_RXTX_REG8_REV_UPDN_PHASE_WIDTH		1
#define FIELD_RXTX_REG8_REV_UPDN_PHASE_MASK		0x00001000
#define FIELD_RXTX_REG8_REV_UPDN_PHASE_SHIFT_MASK		0xc
#define FIELD_RXTX_REG8_REV_UPDN_PHASE_RD(src)	((FIELD_RXTX_REG8_REV_UPDN_PHASE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_REV_UPDN_PHASE_SHIFT_MASK)
#define FIELD_RXTX_REG8_REV_UPDN_PHASE_WR(dst)	(FIELD_RXTX_REG8_REV_UPDN_PHASE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_REV_UPDN_PHASE_SHIFT_MASK))
#define FIELD_RXTX_REG8_REV_UPDN_PHASE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_REV_UPDN_PHASE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_REV_UPDN_PHASE_SHIFT_MASK) & FIELD_RXTX_REG8_REV_UPDN_PHASE_MASK))

#define FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_LSB		11
#define FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_MSB		11
#define FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_WIDTH		1
#define FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_MASK		0x00000800
#define FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_SHIFT_MASK		0xb
#define FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_RD(src)	((FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_SHIFT_MASK)
#define FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_WR(dst)	(FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_SHIFT_MASK))
#define FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_SHIFT_MASK) & FIELD_RXTX_REG8_CDR_BYPASS_RXLOS_MASK))

#define FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_LSB		10
#define FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_MSB		10
#define FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_WIDTH		1
#define FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_MASK		0x00000400
#define FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_SHIFT_MASK		0xa
#define FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_RD(src)	((FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_WR(dst)	(FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_SHIFT_MASK) & FIELD_RXTX_REG8_CDR_LOOP_SNAPSHOT_ENA_MASK))

#define FIELD_RXTX_REG8_SSC_ENABLE_LSB		9
#define FIELD_RXTX_REG8_SSC_ENABLE_MSB		9
#define FIELD_RXTX_REG8_SSC_ENABLE_WIDTH		1
#define FIELD_RXTX_REG8_SSC_ENABLE_MASK		0x00000200
#define FIELD_RXTX_REG8_SSC_ENABLE_SHIFT_MASK		0x9
#define FIELD_RXTX_REG8_SSC_ENABLE_RD(src)	((FIELD_RXTX_REG8_SSC_ENABLE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_SSC_ENABLE_SHIFT_MASK)
#define FIELD_RXTX_REG8_SSC_ENABLE_WR(dst)	(FIELD_RXTX_REG8_SSC_ENABLE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_SSC_ENABLE_SHIFT_MASK))
#define FIELD_RXTX_REG8_SSC_ENABLE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_SSC_ENABLE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_SSC_ENABLE_SHIFT_MASK) & FIELD_RXTX_REG8_SSC_ENABLE_MASK))

#define FIELD_RXTX_REG8_SD_DISABLE_LSB		8
#define FIELD_RXTX_REG8_SD_DISABLE_MSB		8
#define FIELD_RXTX_REG8_SD_DISABLE_WIDTH		1
#define FIELD_RXTX_REG8_SD_DISABLE_MASK		0x00000100
#define FIELD_RXTX_REG8_SD_DISABLE_SHIFT_MASK		0x8
#define FIELD_RXTX_REG8_SD_DISABLE_RD(src)	((FIELD_RXTX_REG8_SD_DISABLE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_SD_DISABLE_SHIFT_MASK)
#define FIELD_RXTX_REG8_SD_DISABLE_WR(dst)	(FIELD_RXTX_REG8_SD_DISABLE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_SD_DISABLE_SHIFT_MASK))
#define FIELD_RXTX_REG8_SD_DISABLE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_SD_DISABLE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_SD_DISABLE_SHIFT_MASK) & FIELD_RXTX_REG8_SD_DISABLE_MASK))

#define FIELD_RXTX_REG8_SD_VREF_LSB		4
#define FIELD_RXTX_REG8_SD_VREF_MSB		7
#define FIELD_RXTX_REG8_SD_VREF_WIDTH		4
#define FIELD_RXTX_REG8_SD_VREF_MASK		0x000000f0
#define FIELD_RXTX_REG8_SD_VREF_SHIFT_MASK		0x4
#define FIELD_RXTX_REG8_SD_VREF_RD(src)	((FIELD_RXTX_REG8_SD_VREF_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_SD_VREF_SHIFT_MASK)
#define FIELD_RXTX_REG8_SD_VREF_WR(dst)	(FIELD_RXTX_REG8_SD_VREF_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_SD_VREF_SHIFT_MASK))
#define FIELD_RXTX_REG8_SD_VREF_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_SD_VREF_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_SD_VREF_SHIFT_MASK) & FIELD_RXTX_REG8_SD_VREF_MASK))

#define FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_LSB		3
#define FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_MSB		3
#define FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_WIDTH		1
#define FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_MASK		0x00000008
#define FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_SHIFT_MASK		0x3
#define FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_RD(src)	((FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_SHIFT_MASK)
#define FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_WR(dst)	(FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_SHIFT_MASK))
#define FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_SHIFT_MASK) & FIELD_RXTX_REG8_TX_BIST_INJECT_ERR_MASK))

#define FIELD_RXTX_REG8_RESERVED_2_LSB		2
#define FIELD_RXTX_REG8_RESERVED_2_MSB		2
#define FIELD_RXTX_REG8_RESERVED_2_WIDTH		1
#define FIELD_RXTX_REG8_RESERVED_2_MASK		0x00000004
#define FIELD_RXTX_REG8_RESERVED_2_SHIFT_MASK		0x2
#define FIELD_RXTX_REG8_RESERVED_2_RD(src)	((FIELD_RXTX_REG8_RESERVED_2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_RESERVED_2_SHIFT_MASK)
#define FIELD_RXTX_REG8_RESERVED_2_WR(dst)	(FIELD_RXTX_REG8_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_RESERVED_2_SHIFT_MASK))
#define FIELD_RXTX_REG8_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_RESERVED_2_SHIFT_MASK) & FIELD_RXTX_REG8_RESERVED_2_MASK))

#define FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_LSB		1
#define FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_MSB		1
#define FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_WIDTH		1
#define FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_MASK		0x00000002
#define FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_SHIFT_MASK		0x1
#define FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_RD(src)	((FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_SHIFT_MASK)
#define FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_WR(dst)	(FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_SHIFT_MASK))
#define FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_SHIFT_MASK) & FIELD_RXTX_REG8_CDR_BW_TIMER_RESET_MASK))

#define FIELD_RXTX_REG8_SWAP_LMSDATA_LSB		0
#define FIELD_RXTX_REG8_SWAP_LMSDATA_MSB		0
#define FIELD_RXTX_REG8_SWAP_LMSDATA_WIDTH		1
#define FIELD_RXTX_REG8_SWAP_LMSDATA_MASK		0x00000001
#define FIELD_RXTX_REG8_SWAP_LMSDATA_SHIFT_MASK		0x0
#define FIELD_RXTX_REG8_SWAP_LMSDATA_RD(src)	((FIELD_RXTX_REG8_SWAP_LMSDATA_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG8_SWAP_LMSDATA_WR(dst)	(FIELD_RXTX_REG8_SWAP_LMSDATA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG8_SWAP_LMSDATA_SHIFT_MASK))
#define FIELD_RXTX_REG8_SWAP_LMSDATA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG8_SWAP_LMSDATA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG8_SWAP_LMSDATA_SHIFT_MASK) & FIELD_RXTX_REG8_SWAP_LMSDATA_MASK))

#define RESERVE_BITS_CH0_RXTX_REG8 0x00000004
#define SELF_CLEAR_BITS_CH0_RXTX_REG8 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG8 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG8 0x00000000
/****** rxtx_reg8 END *****/

/*****rxtx_reg9 START *****/
#define FIELD_RXTX_REG9_FT_POS7_REG_LSB		10
#define FIELD_RXTX_REG9_FT_POS7_REG_MSB		15
#define FIELD_RXTX_REG9_FT_POS7_REG_WIDTH		6
#define FIELD_RXTX_REG9_FT_POS7_REG_MASK		0x0000fc00
#define FIELD_RXTX_REG9_FT_POS7_REG_SHIFT_MASK		0xa
#define FIELD_RXTX_REG9_FT_POS7_REG_RD(src)	((FIELD_RXTX_REG9_FT_POS7_REG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG9_FT_POS7_REG_SHIFT_MASK)
#define FIELD_RXTX_REG9_FT_POS7_REG_WR(dst)	(FIELD_RXTX_REG9_FT_POS7_REG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG9_FT_POS7_REG_SHIFT_MASK))
#define FIELD_RXTX_REG9_FT_POS7_REG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG9_FT_POS7_REG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG9_FT_POS7_REG_SHIFT_MASK) & FIELD_RXTX_REG9_FT_POS7_REG_MASK))

#define FIELD_RXTX_REG9_FT_POS8_REG_LSB		4
#define FIELD_RXTX_REG9_FT_POS8_REG_MSB		9
#define FIELD_RXTX_REG9_FT_POS8_REG_WIDTH		6
#define FIELD_RXTX_REG9_FT_POS8_REG_MASK		0x000003f0
#define FIELD_RXTX_REG9_FT_POS8_REG_SHIFT_MASK		0x4
#define FIELD_RXTX_REG9_FT_POS8_REG_RD(src)	((FIELD_RXTX_REG9_FT_POS8_REG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG9_FT_POS8_REG_SHIFT_MASK)
#define FIELD_RXTX_REG9_FT_POS8_REG_WR(dst)	(FIELD_RXTX_REG9_FT_POS8_REG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG9_FT_POS8_REG_SHIFT_MASK))
#define FIELD_RXTX_REG9_FT_POS8_REG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG9_FT_POS8_REG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG9_FT_POS8_REG_SHIFT_MASK) & FIELD_RXTX_REG9_FT_POS8_REG_MASK))

#define FIELD_RXTX_REG9_RESERVED_3_LSB		0
#define FIELD_RXTX_REG9_RESERVED_3_MSB		3
#define FIELD_RXTX_REG9_RESERVED_3_WIDTH		4
#define FIELD_RXTX_REG9_RESERVED_3_MASK		0x0000000f
#define FIELD_RXTX_REG9_RESERVED_3_SHIFT_MASK		0x0
#define FIELD_RXTX_REG9_RESERVED_3_RD(src)	((FIELD_RXTX_REG9_RESERVED_3_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG9_RESERVED_3_WR(dst)	(FIELD_RXTX_REG9_RESERVED_3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG9_RESERVED_3_SHIFT_MASK))
#define FIELD_RXTX_REG9_RESERVED_3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG9_RESERVED_3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG9_RESERVED_3_SHIFT_MASK) & FIELD_RXTX_REG9_RESERVED_3_MASK))

#define RESERVE_BITS_CH0_RXTX_REG9 0x0000000f
#define SELF_CLEAR_BITS_CH0_RXTX_REG9 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG9 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG9 0x0000ffff
/****** rxtx_reg9 END *****/

/*****rxtx_reg10 START *****/
#define FIELD_RXTX_REG10_FT_POS9_REG_LSB		10
#define FIELD_RXTX_REG10_FT_POS9_REG_MSB		15
#define FIELD_RXTX_REG10_FT_POS9_REG_WIDTH		6
#define FIELD_RXTX_REG10_FT_POS9_REG_MASK		0x0000fc00
#define FIELD_RXTX_REG10_FT_POS9_REG_SHIFT_MASK		0xa
#define FIELD_RXTX_REG10_FT_POS9_REG_RD(src)	((FIELD_RXTX_REG10_FT_POS9_REG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG10_FT_POS9_REG_SHIFT_MASK)
#define FIELD_RXTX_REG10_FT_POS9_REG_WR(dst)	(FIELD_RXTX_REG10_FT_POS9_REG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG10_FT_POS9_REG_SHIFT_MASK))
#define FIELD_RXTX_REG10_FT_POS9_REG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG10_FT_POS9_REG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG10_FT_POS9_REG_SHIFT_MASK) & FIELD_RXTX_REG10_FT_POS9_REG_MASK))

#define FIELD_RXTX_REG10_FT_POSA_REG_LSB		4
#define FIELD_RXTX_REG10_FT_POSA_REG_MSB		9
#define FIELD_RXTX_REG10_FT_POSA_REG_WIDTH		6
#define FIELD_RXTX_REG10_FT_POSA_REG_MASK		0x000003f0
#define FIELD_RXTX_REG10_FT_POSA_REG_SHIFT_MASK		0x4
#define FIELD_RXTX_REG10_FT_POSA_REG_RD(src)	((FIELD_RXTX_REG10_FT_POSA_REG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG10_FT_POSA_REG_SHIFT_MASK)
#define FIELD_RXTX_REG10_FT_POSA_REG_WR(dst)	(FIELD_RXTX_REG10_FT_POSA_REG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG10_FT_POSA_REG_SHIFT_MASK))
#define FIELD_RXTX_REG10_FT_POSA_REG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG10_FT_POSA_REG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG10_FT_POSA_REG_SHIFT_MASK) & FIELD_RXTX_REG10_FT_POSA_REG_MASK))

#define FIELD_RXTX_REG10_RESERVED_3_LSB		0
#define FIELD_RXTX_REG10_RESERVED_3_MSB		3
#define FIELD_RXTX_REG10_RESERVED_3_WIDTH		4
#define FIELD_RXTX_REG10_RESERVED_3_MASK		0x0000000f
#define FIELD_RXTX_REG10_RESERVED_3_SHIFT_MASK		0x0
#define FIELD_RXTX_REG10_RESERVED_3_RD(src)	((FIELD_RXTX_REG10_RESERVED_3_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG10_RESERVED_3_WR(dst)	(FIELD_RXTX_REG10_RESERVED_3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG10_RESERVED_3_SHIFT_MASK))
#define FIELD_RXTX_REG10_RESERVED_3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG10_RESERVED_3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG10_RESERVED_3_SHIFT_MASK) & FIELD_RXTX_REG10_RESERVED_3_MASK))

#define RESERVE_BITS_CH0_RXTX_REG10 0x0000000f
#define SELF_CLEAR_BITS_CH0_RXTX_REG10 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG10 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG10 0x0000ffff
/****** rxtx_reg10 END *****/

/*****rxtx_reg11 START *****/
#define FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_LSB		11
#define FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_MSB		15
#define FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_WIDTH		5
#define FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_MASK		0x0000f800
#define FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_SHIFT_MASK		0xb
#define FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_RD(src)	((FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_SHIFT_MASK)
#define FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_WR(dst)	(FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_SHIFT_MASK))
#define FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_SHIFT_MASK) & FIELD_RXTX_REG11_PHASE_ADJUST_LIMIT_MASK))

#define FIELD_RXTX_REG11_CAPTURE_FTPOS_LSB		10
#define FIELD_RXTX_REG11_CAPTURE_FTPOS_MSB		10
#define FIELD_RXTX_REG11_CAPTURE_FTPOS_WIDTH		1
#define FIELD_RXTX_REG11_CAPTURE_FTPOS_MASK		0x00000400
#define FIELD_RXTX_REG11_CAPTURE_FTPOS_SHIFT_MASK		0xa
#define FIELD_RXTX_REG11_CAPTURE_FTPOS_RD(src)	((FIELD_RXTX_REG11_CAPTURE_FTPOS_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG11_CAPTURE_FTPOS_SHIFT_MASK)
#define FIELD_RXTX_REG11_CAPTURE_FTPOS_WR(dst)	(FIELD_RXTX_REG11_CAPTURE_FTPOS_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG11_CAPTURE_FTPOS_SHIFT_MASK))
#define FIELD_RXTX_REG11_CAPTURE_FTPOS_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG11_CAPTURE_FTPOS_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG11_CAPTURE_FTPOS_SHIFT_MASK) & FIELD_RXTX_REG11_CAPTURE_FTPOS_MASK))

#define FIELD_RXTX_REG11_FT_POS4_LSB		4
#define FIELD_RXTX_REG11_FT_POS4_MSB		9
#define FIELD_RXTX_REG11_FT_POS4_WIDTH		6
#define FIELD_RXTX_REG11_FT_POS4_MASK		0x000003f0
#define FIELD_RXTX_REG11_FT_POS4_SHIFT_MASK		0x4
#define FIELD_RXTX_REG11_FT_POS4_RD(src)	((FIELD_RXTX_REG11_FT_POS4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG11_FT_POS4_SHIFT_MASK)
#define FIELD_RXTX_REG11_FT_POS4_WR(dst)	(FIELD_RXTX_REG11_FT_POS4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG11_FT_POS4_SHIFT_MASK))
#define FIELD_RXTX_REG11_FT_POS4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG11_FT_POS4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG11_FT_POS4_SHIFT_MASK) & FIELD_RXTX_REG11_FT_POS4_MASK))

#define FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_LSB		1
#define FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_MSB		3
#define FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_WIDTH		3
#define FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_MASK		0x0000000e
#define FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_SHIFT_MASK		0x1
#define FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_RD(src)	((FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_SHIFT_MASK)
#define FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_WR(dst)	(FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_SHIFT_MASK) & FIELD_RXTX_REG11_CDR_ACCUMULATOR_SEL_MASK))

#define FIELD_RXTX_REG11_RX_IGEN_PDOWN_LSB		0
#define FIELD_RXTX_REG11_RX_IGEN_PDOWN_MSB		0
#define FIELD_RXTX_REG11_RX_IGEN_PDOWN_WIDTH		1
#define FIELD_RXTX_REG11_RX_IGEN_PDOWN_MASK		0x00000001
#define FIELD_RXTX_REG11_RX_IGEN_PDOWN_SHIFT_MASK		0x0
#define FIELD_RXTX_REG11_RX_IGEN_PDOWN_RD(src)	((FIELD_RXTX_REG11_RX_IGEN_PDOWN_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG11_RX_IGEN_PDOWN_WR(dst)	(FIELD_RXTX_REG11_RX_IGEN_PDOWN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG11_RX_IGEN_PDOWN_SHIFT_MASK))
#define FIELD_RXTX_REG11_RX_IGEN_PDOWN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG11_RX_IGEN_PDOWN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG11_RX_IGEN_PDOWN_SHIFT_MASK) & FIELD_RXTX_REG11_RX_IGEN_PDOWN_MASK))

#define RESERVE_BITS_CH0_RXTX_REG11 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG11 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG11 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG11 0x000003f0
/****** rxtx_reg11 END *****/

/*****rxtx_reg12 START *****/
#define FIELD_RXTX_REG12_EYE_SCAN_ENA_LSB		15
#define FIELD_RXTX_REG12_EYE_SCAN_ENA_MSB		15
#define FIELD_RXTX_REG12_EYE_SCAN_ENA_WIDTH		1
#define FIELD_RXTX_REG12_EYE_SCAN_ENA_MASK		0x00008000
#define FIELD_RXTX_REG12_EYE_SCAN_ENA_SHIFT_MASK		0xf
#define FIELD_RXTX_REG12_EYE_SCAN_ENA_RD(src)	((FIELD_RXTX_REG12_EYE_SCAN_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_EYE_SCAN_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG12_EYE_SCAN_ENA_WR(dst)	(FIELD_RXTX_REG12_EYE_SCAN_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_EYE_SCAN_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG12_EYE_SCAN_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_EYE_SCAN_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_EYE_SCAN_ENA_SHIFT_MASK) & FIELD_RXTX_REG12_EYE_SCAN_ENA_MASK))

#define FIELD_RXTX_REG12_ERROR_LATCH_SWAP_LSB		14
#define FIELD_RXTX_REG12_ERROR_LATCH_SWAP_MSB		14
#define FIELD_RXTX_REG12_ERROR_LATCH_SWAP_WIDTH		1
#define FIELD_RXTX_REG12_ERROR_LATCH_SWAP_MASK		0x00004000
#define FIELD_RXTX_REG12_ERROR_LATCH_SWAP_SHIFT_MASK		0xe
#define FIELD_RXTX_REG12_ERROR_LATCH_SWAP_RD(src)	((FIELD_RXTX_REG12_ERROR_LATCH_SWAP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_ERROR_LATCH_SWAP_SHIFT_MASK)
#define FIELD_RXTX_REG12_ERROR_LATCH_SWAP_WR(dst)	(FIELD_RXTX_REG12_ERROR_LATCH_SWAP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_ERROR_LATCH_SWAP_SHIFT_MASK))
#define FIELD_RXTX_REG12_ERROR_LATCH_SWAP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_ERROR_LATCH_SWAP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_ERROR_LATCH_SWAP_SHIFT_MASK) & FIELD_RXTX_REG12_ERROR_LATCH_SWAP_MASK))

#define FIELD_RXTX_REG12_LATCH_OFF_ENA_LSB		13
#define FIELD_RXTX_REG12_LATCH_OFF_ENA_MSB		13
#define FIELD_RXTX_REG12_LATCH_OFF_ENA_WIDTH		1
#define FIELD_RXTX_REG12_LATCH_OFF_ENA_MASK		0x00002000
#define FIELD_RXTX_REG12_LATCH_OFF_ENA_SHIFT_MASK		0xd
#define FIELD_RXTX_REG12_LATCH_OFF_ENA_RD(src)	((FIELD_RXTX_REG12_LATCH_OFF_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_LATCH_OFF_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG12_LATCH_OFF_ENA_WR(dst)	(FIELD_RXTX_REG12_LATCH_OFF_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_LATCH_OFF_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG12_LATCH_OFF_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_LATCH_OFF_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_LATCH_OFF_ENA_SHIFT_MASK) & FIELD_RXTX_REG12_LATCH_OFF_ENA_MASK))

#define FIELD_RXTX_REG12_RX_PDOWN_LSB		12
#define FIELD_RXTX_REG12_RX_PDOWN_MSB		12
#define FIELD_RXTX_REG12_RX_PDOWN_WIDTH		1
#define FIELD_RXTX_REG12_RX_PDOWN_MASK		0x00001000
#define FIELD_RXTX_REG12_RX_PDOWN_SHIFT_MASK		0xc
#define FIELD_RXTX_REG12_RX_PDOWN_RD(src)	((FIELD_RXTX_REG12_RX_PDOWN_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_RX_PDOWN_SHIFT_MASK)
#define FIELD_RXTX_REG12_RX_PDOWN_WR(dst)	(FIELD_RXTX_REG12_RX_PDOWN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_RX_PDOWN_SHIFT_MASK))
#define FIELD_RXTX_REG12_RX_PDOWN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_RX_PDOWN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_RX_PDOWN_SHIFT_MASK) & FIELD_RXTX_REG12_RX_PDOWN_MASK))

#define FIELD_RXTX_REG12_RX_INV_LSB		11
#define FIELD_RXTX_REG12_RX_INV_MSB		11
#define FIELD_RXTX_REG12_RX_INV_WIDTH		1
#define FIELD_RXTX_REG12_RX_INV_MASK		0x00000800
#define FIELD_RXTX_REG12_RX_INV_SHIFT_MASK		0xb
#define FIELD_RXTX_REG12_RX_INV_RD(src)	((FIELD_RXTX_REG12_RX_INV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_RX_INV_SHIFT_MASK)
#define FIELD_RXTX_REG12_RX_INV_WR(dst)	(FIELD_RXTX_REG12_RX_INV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_RX_INV_SHIFT_MASK))
#define FIELD_RXTX_REG12_RX_INV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_RX_INV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_RX_INV_SHIFT_MASK) & FIELD_RXTX_REG12_RX_INV_MASK))

#define FIELD_RXTX_REG12_RX_DATA_REV_LSB		10
#define FIELD_RXTX_REG12_RX_DATA_REV_MSB		10
#define FIELD_RXTX_REG12_RX_DATA_REV_WIDTH		1
#define FIELD_RXTX_REG12_RX_DATA_REV_MASK		0x00000400
#define FIELD_RXTX_REG12_RX_DATA_REV_SHIFT_MASK		0xa
#define FIELD_RXTX_REG12_RX_DATA_REV_RD(src)	((FIELD_RXTX_REG12_RX_DATA_REV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_RX_DATA_REV_SHIFT_MASK)
#define FIELD_RXTX_REG12_RX_DATA_REV_WR(dst)	(FIELD_RXTX_REG12_RX_DATA_REV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_RX_DATA_REV_SHIFT_MASK))
#define FIELD_RXTX_REG12_RX_DATA_REV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_RX_DATA_REV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_RX_DATA_REV_SHIFT_MASK) & FIELD_RXTX_REG12_RX_DATA_REV_MASK))

#define FIELD_RXTX_REG12_ENABLE_3POLE_LSB		9
#define FIELD_RXTX_REG12_ENABLE_3POLE_MSB		9
#define FIELD_RXTX_REG12_ENABLE_3POLE_WIDTH		1
#define FIELD_RXTX_REG12_ENABLE_3POLE_MASK		0x00000200
#define FIELD_RXTX_REG12_ENABLE_3POLE_SHIFT_MASK		0x9
#define FIELD_RXTX_REG12_ENABLE_3POLE_RD(src)	((FIELD_RXTX_REG12_ENABLE_3POLE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_ENABLE_3POLE_SHIFT_MASK)
#define FIELD_RXTX_REG12_ENABLE_3POLE_WR(dst)	(FIELD_RXTX_REG12_ENABLE_3POLE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_ENABLE_3POLE_SHIFT_MASK))
#define FIELD_RXTX_REG12_ENABLE_3POLE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_ENABLE_3POLE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_ENABLE_3POLE_SHIFT_MASK) & FIELD_RXTX_REG12_ENABLE_3POLE_MASK))

#define FIELD_RXTX_REG12_TX_P0_PD_LSB		8
#define FIELD_RXTX_REG12_TX_P0_PD_MSB		8
#define FIELD_RXTX_REG12_TX_P0_PD_WIDTH		1
#define FIELD_RXTX_REG12_TX_P0_PD_MASK		0x00000100
#define FIELD_RXTX_REG12_TX_P0_PD_SHIFT_MASK		0x8
#define FIELD_RXTX_REG12_TX_P0_PD_RD(src)	((FIELD_RXTX_REG12_TX_P0_PD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_TX_P0_PD_SHIFT_MASK)
#define FIELD_RXTX_REG12_TX_P0_PD_WR(dst)	(FIELD_RXTX_REG12_TX_P0_PD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_TX_P0_PD_SHIFT_MASK))
#define FIELD_RXTX_REG12_TX_P0_PD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_TX_P0_PD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_TX_P0_PD_SHIFT_MASK) & FIELD_RXTX_REG12_TX_P0_PD_MASK))

#define FIELD_RXTX_REG12_TX_P1_PD_LSB		7
#define FIELD_RXTX_REG12_TX_P1_PD_MSB		7
#define FIELD_RXTX_REG12_TX_P1_PD_WIDTH		1
#define FIELD_RXTX_REG12_TX_P1_PD_MASK		0x00000080
#define FIELD_RXTX_REG12_TX_P1_PD_SHIFT_MASK		0x7
#define FIELD_RXTX_REG12_TX_P1_PD_RD(src)	((FIELD_RXTX_REG12_TX_P1_PD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_TX_P1_PD_SHIFT_MASK)
#define FIELD_RXTX_REG12_TX_P1_PD_WR(dst)	(FIELD_RXTX_REG12_TX_P1_PD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_TX_P1_PD_SHIFT_MASK))
#define FIELD_RXTX_REG12_TX_P1_PD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_TX_P1_PD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_TX_P1_PD_SHIFT_MASK) & FIELD_RXTX_REG12_TX_P1_PD_MASK))

#define FIELD_RXTX_REG12_TX_P2_PD_LSB		6
#define FIELD_RXTX_REG12_TX_P2_PD_MSB		6
#define FIELD_RXTX_REG12_TX_P2_PD_WIDTH		1
#define FIELD_RXTX_REG12_TX_P2_PD_MASK		0x00000040
#define FIELD_RXTX_REG12_TX_P2_PD_SHIFT_MASK		0x6
#define FIELD_RXTX_REG12_TX_P2_PD_RD(src)	((FIELD_RXTX_REG12_TX_P2_PD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_TX_P2_PD_SHIFT_MASK)
#define FIELD_RXTX_REG12_TX_P2_PD_WR(dst)	(FIELD_RXTX_REG12_TX_P2_PD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_TX_P2_PD_SHIFT_MASK))
#define FIELD_RXTX_REG12_TX_P2_PD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_TX_P2_PD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_TX_P2_PD_SHIFT_MASK) & FIELD_RXTX_REG12_TX_P2_PD_MASK))

#define FIELD_RXTX_REG12_RX_P0_PD_LSB		5
#define FIELD_RXTX_REG12_RX_P0_PD_MSB		5
#define FIELD_RXTX_REG12_RX_P0_PD_WIDTH		1
#define FIELD_RXTX_REG12_RX_P0_PD_MASK		0x00000020
#define FIELD_RXTX_REG12_RX_P0_PD_SHIFT_MASK		0x5
#define FIELD_RXTX_REG12_RX_P0_PD_RD(src)	((FIELD_RXTX_REG12_RX_P0_PD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_RX_P0_PD_SHIFT_MASK)
#define FIELD_RXTX_REG12_RX_P0_PD_WR(dst)	(FIELD_RXTX_REG12_RX_P0_PD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_RX_P0_PD_SHIFT_MASK))
#define FIELD_RXTX_REG12_RX_P0_PD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_RX_P0_PD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_RX_P0_PD_SHIFT_MASK) & FIELD_RXTX_REG12_RX_P0_PD_MASK))

#define FIELD_RXTX_REG12_RX_P1_PD_LSB		4
#define FIELD_RXTX_REG12_RX_P1_PD_MSB		4
#define FIELD_RXTX_REG12_RX_P1_PD_WIDTH		1
#define FIELD_RXTX_REG12_RX_P1_PD_MASK		0x00000010
#define FIELD_RXTX_REG12_RX_P1_PD_SHIFT_MASK		0x4
#define FIELD_RXTX_REG12_RX_P1_PD_RD(src)	((FIELD_RXTX_REG12_RX_P1_PD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_RX_P1_PD_SHIFT_MASK)
#define FIELD_RXTX_REG12_RX_P1_PD_WR(dst)	(FIELD_RXTX_REG12_RX_P1_PD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_RX_P1_PD_SHIFT_MASK))
#define FIELD_RXTX_REG12_RX_P1_PD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_RX_P1_PD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_RX_P1_PD_SHIFT_MASK) & FIELD_RXTX_REG12_RX_P1_PD_MASK))

#define FIELD_RXTX_REG12_RX_P2_PD_LSB		3
#define FIELD_RXTX_REG12_RX_P2_PD_MSB		3
#define FIELD_RXTX_REG12_RX_P2_PD_WIDTH		1
#define FIELD_RXTX_REG12_RX_P2_PD_MASK		0x00000008
#define FIELD_RXTX_REG12_RX_P2_PD_SHIFT_MASK		0x3
#define FIELD_RXTX_REG12_RX_P2_PD_RD(src)	((FIELD_RXTX_REG12_RX_P2_PD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_RX_P2_PD_SHIFT_MASK)
#define FIELD_RXTX_REG12_RX_P2_PD_WR(dst)	(FIELD_RXTX_REG12_RX_P2_PD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_RX_P2_PD_SHIFT_MASK))
#define FIELD_RXTX_REG12_RX_P2_PD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_RX_P2_PD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_RX_P2_PD_SHIFT_MASK) & FIELD_RXTX_REG12_RX_P2_PD_MASK))

#define FIELD_RXTX_REG12_SUMOS_ENABLE_LSB		2
#define FIELD_RXTX_REG12_SUMOS_ENABLE_MSB		2
#define FIELD_RXTX_REG12_SUMOS_ENABLE_WIDTH		1
#define FIELD_RXTX_REG12_SUMOS_ENABLE_MASK		0x00000004
#define FIELD_RXTX_REG12_SUMOS_ENABLE_SHIFT_MASK		0x2
#define FIELD_RXTX_REG12_SUMOS_ENABLE_RD(src)	((FIELD_RXTX_REG12_SUMOS_ENABLE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_SUMOS_ENABLE_SHIFT_MASK)
#define FIELD_RXTX_REG12_SUMOS_ENABLE_WR(dst)	(FIELD_RXTX_REG12_SUMOS_ENABLE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_SUMOS_ENABLE_SHIFT_MASK))
#define FIELD_RXTX_REG12_SUMOS_ENABLE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_SUMOS_ENABLE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_SUMOS_ENABLE_SHIFT_MASK) & FIELD_RXTX_REG12_SUMOS_ENABLE_MASK))

#define FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_LSB		1
#define FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_MSB		1
#define FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_WIDTH		1
#define FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_MASK		0x00000002
#define FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_SHIFT_MASK		0x1
#define FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_RD(src)	((FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_SHIFT_MASK)
#define FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_WR(dst)	(FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_SHIFT_MASK))
#define FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_SHIFT_MASK) & FIELD_RXTX_REG12_RX_DET_TERM_ENABLE_MASK))

#define FIELD_RXTX_REG12_RESERVED_0_LSB		0
#define FIELD_RXTX_REG12_RESERVED_0_MSB		0
#define FIELD_RXTX_REG12_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG12_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG12_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG12_RESERVED_0_RD(src)	((FIELD_RXTX_REG12_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG12_RESERVED_0_WR(dst)	(FIELD_RXTX_REG12_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG12_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG12_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG12_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG12_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG12_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG12 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG12 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG12 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG12 0x00000000
/****** rxtx_reg12 END *****/

/*****rxtx_reg13 START *****/
#define FIELD_RXTX_REG13_RX_SPARE_LSB		0
#define FIELD_RXTX_REG13_RX_SPARE_MSB		15
#define FIELD_RXTX_REG13_RX_SPARE_WIDTH		16
#define FIELD_RXTX_REG13_RX_SPARE_MASK		0x0000ffff
#define FIELD_RXTX_REG13_RX_SPARE_SHIFT_MASK		0x0
#define FIELD_RXTX_REG13_RX_SPARE_RD(src)	((FIELD_RXTX_REG13_RX_SPARE_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG13_RX_SPARE_WR(dst)	(FIELD_RXTX_REG13_RX_SPARE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG13_RX_SPARE_SHIFT_MASK))
#define FIELD_RXTX_REG13_RX_SPARE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG13_RX_SPARE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG13_RX_SPARE_SHIFT_MASK) & FIELD_RXTX_REG13_RX_SPARE_MASK))

#define RESERVE_BITS_CH0_RXTX_REG13 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG13 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG13 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG13 0x00000000
/****** rxtx_reg13 END *****/

/*****rxtx_reg14 START *****/
#define FIELD_RXTX_REG14_TX_ATO_LSB		12
#define FIELD_RXTX_REG14_TX_ATO_MSB		15
#define FIELD_RXTX_REG14_TX_ATO_WIDTH		4
#define FIELD_RXTX_REG14_TX_ATO_MASK		0x0000f000
#define FIELD_RXTX_REG14_TX_ATO_SHIFT_MASK		0xc
#define FIELD_RXTX_REG14_TX_ATO_RD(src)	((FIELD_RXTX_REG14_TX_ATO_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG14_TX_ATO_SHIFT_MASK)
#define FIELD_RXTX_REG14_TX_ATO_WR(dst)	(FIELD_RXTX_REG14_TX_ATO_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG14_TX_ATO_SHIFT_MASK))
#define FIELD_RXTX_REG14_TX_ATO_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG14_TX_ATO_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG14_TX_ATO_SHIFT_MASK) & FIELD_RXTX_REG14_TX_ATO_MASK))

#define FIELD_RXTX_REG14_RX_ATO_LSB		7
#define FIELD_RXTX_REG14_RX_ATO_MSB		11
#define FIELD_RXTX_REG14_RX_ATO_WIDTH		5
#define FIELD_RXTX_REG14_RX_ATO_MASK		0x00000f80
#define FIELD_RXTX_REG14_RX_ATO_SHIFT_MASK		0x7
#define FIELD_RXTX_REG14_RX_ATO_RD(src)	((FIELD_RXTX_REG14_RX_ATO_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG14_RX_ATO_SHIFT_MASK)
#define FIELD_RXTX_REG14_RX_ATO_WR(dst)	(FIELD_RXTX_REG14_RX_ATO_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG14_RX_ATO_SHIFT_MASK))
#define FIELD_RXTX_REG14_RX_ATO_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG14_RX_ATO_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG14_RX_ATO_SHIFT_MASK) & FIELD_RXTX_REG14_RX_ATO_MASK))

#define FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_LSB		6
#define FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_MSB		6
#define FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_WIDTH		1
#define FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_MASK		0x00000040
#define FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_SHIFT_MASK		0x6
#define FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_RD(src)	((FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_WR(dst)	(FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_SHIFT_MASK) & FIELD_RXTX_REG14_CTLE_LATCAL_MAN_ENA_MASK))

#define FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_LSB		0
#define FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_MSB		5
#define FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_WIDTH		6
#define FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_MASK		0x0000003f
#define FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_SHIFT_MASK		0x0
#define FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_RD(src)	((FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_WR(dst)	(FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_SHIFT_MASK))
#define FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_SHIFT_MASK) & FIELD_RXTX_REG14_CLTE_LATCAL_MAN_PROG_MASK))

#define RESERVE_BITS_CH0_RXTX_REG14 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG14 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG14 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG14 0x00000000
/****** rxtx_reg14 END *****/

/*****rxtx_reg15 START *****/
#define FIELD_RXTX_REG15_RESERVED_15_LSB		0
#define FIELD_RXTX_REG15_RESERVED_15_MSB		15
#define FIELD_RXTX_REG15_RESERVED_15_WIDTH		16
#define FIELD_RXTX_REG15_RESERVED_15_MASK		0x0000ffff
#define FIELD_RXTX_REG15_RESERVED_15_SHIFT_MASK		0x0
#define FIELD_RXTX_REG15_RESERVED_15_RD(src)	((FIELD_RXTX_REG15_RESERVED_15_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG15_RESERVED_15_WR(dst)	(FIELD_RXTX_REG15_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG15_RESERVED_15_SHIFT_MASK))
#define FIELD_RXTX_REG15_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG15_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG15_RESERVED_15_SHIFT_MASK) & FIELD_RXTX_REG15_RESERVED_15_MASK))

#define RESERVE_BITS_CH0_RXTX_REG15 0x0000ffff
#define SELF_CLEAR_BITS_CH0_RXTX_REG15 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG15 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG15 0x00000000
/****** rxtx_reg15 END *****/

/*****rxtx_reg16 START *****/
#define FIELD_RXTX_REG16_RESERVED_15_LSB		0
#define FIELD_RXTX_REG16_RESERVED_15_MSB		15
#define FIELD_RXTX_REG16_RESERVED_15_WIDTH		16
#define FIELD_RXTX_REG16_RESERVED_15_MASK		0x0000ffff
#define FIELD_RXTX_REG16_RESERVED_15_SHIFT_MASK		0x0
#define FIELD_RXTX_REG16_RESERVED_15_RD(src)	((FIELD_RXTX_REG16_RESERVED_15_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG16_RESERVED_15_WR(dst)	(FIELD_RXTX_REG16_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG16_RESERVED_15_SHIFT_MASK))
#define FIELD_RXTX_REG16_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG16_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG16_RESERVED_15_SHIFT_MASK) & FIELD_RXTX_REG16_RESERVED_15_MASK))

#define RESERVE_BITS_CH0_RXTX_REG16 0x0000ffff
#define SELF_CLEAR_BITS_CH0_RXTX_REG16 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG16 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG16 0x00000000
/****** rxtx_reg16 END *****/

/*****rxtx_reg17 START *****/
#define FIELD_RXTX_REG17_RESERVED_15_LSB		0
#define FIELD_RXTX_REG17_RESERVED_15_MSB		15
#define FIELD_RXTX_REG17_RESERVED_15_WIDTH		16
#define FIELD_RXTX_REG17_RESERVED_15_MASK		0x0000ffff
#define FIELD_RXTX_REG17_RESERVED_15_SHIFT_MASK		0x0
#define FIELD_RXTX_REG17_RESERVED_15_RD(src)	((FIELD_RXTX_REG17_RESERVED_15_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG17_RESERVED_15_WR(dst)	(FIELD_RXTX_REG17_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG17_RESERVED_15_SHIFT_MASK))
#define FIELD_RXTX_REG17_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG17_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG17_RESERVED_15_SHIFT_MASK) & FIELD_RXTX_REG17_RESERVED_15_MASK))

#define RESERVE_BITS_CH0_RXTX_REG17 0x0000ffff
#define SELF_CLEAR_BITS_CH0_RXTX_REG17 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG17 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG17 0x00000000
/****** rxtx_reg17 END *****/

/*****rxtx_reg18 START *****/
#define FIELD_RXTX_REG18_CDR_PI_TAP_LSB		9
#define FIELD_RXTX_REG18_CDR_PI_TAP_MSB		15
#define FIELD_RXTX_REG18_CDR_PI_TAP_WIDTH		7
#define FIELD_RXTX_REG18_CDR_PI_TAP_MASK		0x0000fe00
#define FIELD_RXTX_REG18_CDR_PI_TAP_SHIFT_MASK		0x9
#define FIELD_RXTX_REG18_CDR_PI_TAP_RD(src)	((FIELD_RXTX_REG18_CDR_PI_TAP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG18_CDR_PI_TAP_SHIFT_MASK)
#define FIELD_RXTX_REG18_CDR_PI_TAP_WR(dst)	(FIELD_RXTX_REG18_CDR_PI_TAP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG18_CDR_PI_TAP_SHIFT_MASK))
#define FIELD_RXTX_REG18_CDR_PI_TAP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG18_CDR_PI_TAP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG18_CDR_PI_TAP_SHIFT_MASK) & FIELD_RXTX_REG18_CDR_PI_TAP_MASK))

#define FIELD_RXTX_REG18_RESERVED_8_LSB		8
#define FIELD_RXTX_REG18_RESERVED_8_MSB		8
#define FIELD_RXTX_REG18_RESERVED_8_WIDTH		1
#define FIELD_RXTX_REG18_RESERVED_8_MASK		0x00000100
#define FIELD_RXTX_REG18_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_RXTX_REG18_RESERVED_8_RD(src)	((FIELD_RXTX_REG18_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG18_RESERVED_8_SHIFT_MASK)
#define FIELD_RXTX_REG18_RESERVED_8_WR(dst)	(FIELD_RXTX_REG18_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG18_RESERVED_8_SHIFT_MASK))
#define FIELD_RXTX_REG18_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG18_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG18_RESERVED_8_SHIFT_MASK) & FIELD_RXTX_REG18_RESERVED_8_MASK))

#define FIELD_RXTX_REG18_CDR_PQ_TAP_LSB		1
#define FIELD_RXTX_REG18_CDR_PQ_TAP_MSB		7
#define FIELD_RXTX_REG18_CDR_PQ_TAP_WIDTH		7
#define FIELD_RXTX_REG18_CDR_PQ_TAP_MASK		0x000000fe
#define FIELD_RXTX_REG18_CDR_PQ_TAP_SHIFT_MASK		0x1
#define FIELD_RXTX_REG18_CDR_PQ_TAP_RD(src)	((FIELD_RXTX_REG18_CDR_PQ_TAP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG18_CDR_PQ_TAP_SHIFT_MASK)
#define FIELD_RXTX_REG18_CDR_PQ_TAP_WR(dst)	(FIELD_RXTX_REG18_CDR_PQ_TAP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG18_CDR_PQ_TAP_SHIFT_MASK))
#define FIELD_RXTX_REG18_CDR_PQ_TAP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG18_CDR_PQ_TAP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG18_CDR_PQ_TAP_SHIFT_MASK) & FIELD_RXTX_REG18_CDR_PQ_TAP_MASK))

#define FIELD_RXTX_REG18_RESERVED_0_LSB		0
#define FIELD_RXTX_REG18_RESERVED_0_MSB		0
#define FIELD_RXTX_REG18_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG18_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG18_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG18_RESERVED_0_RD(src)	((FIELD_RXTX_REG18_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG18_RESERVED_0_WR(dst)	(FIELD_RXTX_REG18_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG18_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG18_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG18_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG18_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG18_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG18 0x00000101
#define SELF_CLEAR_BITS_CH0_RXTX_REG18 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG18 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG18 0x0000ffff
/****** rxtx_reg18 END *****/

/*****rxtx_reg19 START *****/
#define FIELD_RXTX_REG19_ESCAN_TAP_LSB		9
#define FIELD_RXTX_REG19_ESCAN_TAP_MSB		15
#define FIELD_RXTX_REG19_ESCAN_TAP_WIDTH		7
#define FIELD_RXTX_REG19_ESCAN_TAP_MASK		0x0000fe00
#define FIELD_RXTX_REG19_ESCAN_TAP_SHIFT_MASK		0x9
#define FIELD_RXTX_REG19_ESCAN_TAP_RD(src)	((FIELD_RXTX_REG19_ESCAN_TAP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG19_ESCAN_TAP_SHIFT_MASK)
#define FIELD_RXTX_REG19_ESCAN_TAP_WR(dst)	(FIELD_RXTX_REG19_ESCAN_TAP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG19_ESCAN_TAP_SHIFT_MASK))
#define FIELD_RXTX_REG19_ESCAN_TAP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG19_ESCAN_TAP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG19_ESCAN_TAP_SHIFT_MASK) & FIELD_RXTX_REG19_ESCAN_TAP_MASK))

#define FIELD_RXTX_REG19_RESERVED_8_LSB		8
#define FIELD_RXTX_REG19_RESERVED_8_MSB		8
#define FIELD_RXTX_REG19_RESERVED_8_WIDTH		1
#define FIELD_RXTX_REG19_RESERVED_8_MASK		0x00000100
#define FIELD_RXTX_REG19_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_RXTX_REG19_RESERVED_8_RD(src)	((FIELD_RXTX_REG19_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG19_RESERVED_8_SHIFT_MASK)
#define FIELD_RXTX_REG19_RESERVED_8_WR(dst)	(FIELD_RXTX_REG19_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG19_RESERVED_8_SHIFT_MASK))
#define FIELD_RXTX_REG19_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG19_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG19_RESERVED_8_SHIFT_MASK) & FIELD_RXTX_REG19_RESERVED_8_MASK))

#define FIELD_RXTX_REG19_ESCAN_VMARGIN_LSB		1
#define FIELD_RXTX_REG19_ESCAN_VMARGIN_MSB		7
#define FIELD_RXTX_REG19_ESCAN_VMARGIN_WIDTH		7
#define FIELD_RXTX_REG19_ESCAN_VMARGIN_MASK		0x000000fe
#define FIELD_RXTX_REG19_ESCAN_VMARGIN_SHIFT_MASK		0x1
#define FIELD_RXTX_REG19_ESCAN_VMARGIN_RD(src)	((FIELD_RXTX_REG19_ESCAN_VMARGIN_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG19_ESCAN_VMARGIN_SHIFT_MASK)
#define FIELD_RXTX_REG19_ESCAN_VMARGIN_WR(dst)	(FIELD_RXTX_REG19_ESCAN_VMARGIN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG19_ESCAN_VMARGIN_SHIFT_MASK))
#define FIELD_RXTX_REG19_ESCAN_VMARGIN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG19_ESCAN_VMARGIN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG19_ESCAN_VMARGIN_SHIFT_MASK) & FIELD_RXTX_REG19_ESCAN_VMARGIN_MASK))

#define FIELD_RXTX_REG19_RESERVED_0_LSB		0
#define FIELD_RXTX_REG19_RESERVED_0_MSB		0
#define FIELD_RXTX_REG19_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG19_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG19_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG19_RESERVED_0_RD(src)	((FIELD_RXTX_REG19_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG19_RESERVED_0_WR(dst)	(FIELD_RXTX_REG19_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG19_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG19_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG19_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG19_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG19_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG19 0x00000101
#define SELF_CLEAR_BITS_CH0_RXTX_REG19 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG19 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG19 0x0000ff00
/****** rxtx_reg19 END *****/

/*****rxtx_reg20 START *****/
#define FIELD_RXTX_REG20_RESERVED_15_LSB		0
#define FIELD_RXTX_REG20_RESERVED_15_MSB		15
#define FIELD_RXTX_REG20_RESERVED_15_WIDTH		16
#define FIELD_RXTX_REG20_RESERVED_15_MASK		0x0000ffff
#define FIELD_RXTX_REG20_RESERVED_15_SHIFT_MASK		0x0
#define FIELD_RXTX_REG20_RESERVED_15_RD(src)	((FIELD_RXTX_REG20_RESERVED_15_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG20_RESERVED_15_WR(dst)	(FIELD_RXTX_REG20_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG20_RESERVED_15_SHIFT_MASK))
#define FIELD_RXTX_REG20_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG20_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG20_RESERVED_15_SHIFT_MASK) & FIELD_RXTX_REG20_RESERVED_15_MASK))

#define RESERVE_BITS_CH0_RXTX_REG20 0x0000ffff
#define SELF_CLEAR_BITS_CH0_RXTX_REG20 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG20 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG20 0x0000ffff
/****** rxtx_reg20 END *****/

/*****rxtx_reg21 START *****/
#define FIELD_RXTX_REG21_DO_LATCH_CALOUT_LSB		10
#define FIELD_RXTX_REG21_DO_LATCH_CALOUT_MSB		15
#define FIELD_RXTX_REG21_DO_LATCH_CALOUT_WIDTH		6
#define FIELD_RXTX_REG21_DO_LATCH_CALOUT_MASK		0x0000fc00
#define FIELD_RXTX_REG21_DO_LATCH_CALOUT_SHIFT_MASK		0xa
#define FIELD_RXTX_REG21_DO_LATCH_CALOUT_RD(src)	((FIELD_RXTX_REG21_DO_LATCH_CALOUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG21_DO_LATCH_CALOUT_SHIFT_MASK)
#define FIELD_RXTX_REG21_DO_LATCH_CALOUT_WR(dst)	(FIELD_RXTX_REG21_DO_LATCH_CALOUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG21_DO_LATCH_CALOUT_SHIFT_MASK))
#define FIELD_RXTX_REG21_DO_LATCH_CALOUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG21_DO_LATCH_CALOUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG21_DO_LATCH_CALOUT_SHIFT_MASK) & FIELD_RXTX_REG21_DO_LATCH_CALOUT_MASK))

#define FIELD_RXTX_REG21_XO_LATCH_CALOUT_LSB		4
#define FIELD_RXTX_REG21_XO_LATCH_CALOUT_MSB		9
#define FIELD_RXTX_REG21_XO_LATCH_CALOUT_WIDTH		6
#define FIELD_RXTX_REG21_XO_LATCH_CALOUT_MASK		0x000003f0
#define FIELD_RXTX_REG21_XO_LATCH_CALOUT_SHIFT_MASK		0x4
#define FIELD_RXTX_REG21_XO_LATCH_CALOUT_RD(src)	((FIELD_RXTX_REG21_XO_LATCH_CALOUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG21_XO_LATCH_CALOUT_SHIFT_MASK)
#define FIELD_RXTX_REG21_XO_LATCH_CALOUT_WR(dst)	(FIELD_RXTX_REG21_XO_LATCH_CALOUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG21_XO_LATCH_CALOUT_SHIFT_MASK))
#define FIELD_RXTX_REG21_XO_LATCH_CALOUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG21_XO_LATCH_CALOUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG21_XO_LATCH_CALOUT_SHIFT_MASK) & FIELD_RXTX_REG21_XO_LATCH_CALOUT_MASK))

#define FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_LSB		0
#define FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_MSB		3
#define FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_WIDTH		4
#define FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_MASK		0x0000000f
#define FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_SHIFT_MASK		0x0
#define FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_RD(src)	((FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_WR(dst)	(FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_SHIFT_MASK))
#define FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_SHIFT_MASK) & FIELD_RXTX_REG21_LATCH_CAL_FAIL_ODD_MASK))

#define RESERVE_BITS_CH0_RXTX_REG21 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG21 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG21 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG21 0x0000ffff
/****** rxtx_reg21 END *****/

/*****rxtx_reg22 START *****/
#define FIELD_RXTX_REG22_EO_LATCH_CALOUT_LSB		10
#define FIELD_RXTX_REG22_EO_LATCH_CALOUT_MSB		15
#define FIELD_RXTX_REG22_EO_LATCH_CALOUT_WIDTH		6
#define FIELD_RXTX_REG22_EO_LATCH_CALOUT_MASK		0x0000fc00
#define FIELD_RXTX_REG22_EO_LATCH_CALOUT_SHIFT_MASK		0xa
#define FIELD_RXTX_REG22_EO_LATCH_CALOUT_RD(src)	((FIELD_RXTX_REG22_EO_LATCH_CALOUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG22_EO_LATCH_CALOUT_SHIFT_MASK)
#define FIELD_RXTX_REG22_EO_LATCH_CALOUT_WR(dst)	(FIELD_RXTX_REG22_EO_LATCH_CALOUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG22_EO_LATCH_CALOUT_SHIFT_MASK))
#define FIELD_RXTX_REG22_EO_LATCH_CALOUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG22_EO_LATCH_CALOUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG22_EO_LATCH_CALOUT_SHIFT_MASK) & FIELD_RXTX_REG22_EO_LATCH_CALOUT_MASK))

#define FIELD_RXTX_REG22_SO_LATCH_CALOUT_LSB		4
#define FIELD_RXTX_REG22_SO_LATCH_CALOUT_MSB		9
#define FIELD_RXTX_REG22_SO_LATCH_CALOUT_WIDTH		6
#define FIELD_RXTX_REG22_SO_LATCH_CALOUT_MASK		0x000003f0
#define FIELD_RXTX_REG22_SO_LATCH_CALOUT_SHIFT_MASK		0x4
#define FIELD_RXTX_REG22_SO_LATCH_CALOUT_RD(src)	((FIELD_RXTX_REG22_SO_LATCH_CALOUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG22_SO_LATCH_CALOUT_SHIFT_MASK)
#define FIELD_RXTX_REG22_SO_LATCH_CALOUT_WR(dst)	(FIELD_RXTX_REG22_SO_LATCH_CALOUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG22_SO_LATCH_CALOUT_SHIFT_MASK))
#define FIELD_RXTX_REG22_SO_LATCH_CALOUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG22_SO_LATCH_CALOUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG22_SO_LATCH_CALOUT_SHIFT_MASK) & FIELD_RXTX_REG22_SO_LATCH_CALOUT_MASK))

#define FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_LSB		0
#define FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_MSB		3
#define FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_WIDTH		4
#define FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_MASK		0x0000000f
#define FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_SHIFT_MASK		0x0
#define FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_RD(src)	((FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_WR(dst)	(FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_SHIFT_MASK))
#define FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_SHIFT_MASK) & FIELD_RXTX_REG22_LATCH_CAL_FAIL_EVEN_MASK))

#define RESERVE_BITS_CH0_RXTX_REG22 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG22 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG22 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG22 0x0000ffff
/****** rxtx_reg22 END *****/

/*****rxtx_reg23 START *****/
#define FIELD_RXTX_REG23_DE_LATCH_CALOUT_LSB		10
#define FIELD_RXTX_REG23_DE_LATCH_CALOUT_MSB		15
#define FIELD_RXTX_REG23_DE_LATCH_CALOUT_WIDTH		6
#define FIELD_RXTX_REG23_DE_LATCH_CALOUT_MASK		0x0000fc00
#define FIELD_RXTX_REG23_DE_LATCH_CALOUT_SHIFT_MASK		0xa
#define FIELD_RXTX_REG23_DE_LATCH_CALOUT_RD(src)	((FIELD_RXTX_REG23_DE_LATCH_CALOUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG23_DE_LATCH_CALOUT_SHIFT_MASK)
#define FIELD_RXTX_REG23_DE_LATCH_CALOUT_WR(dst)	(FIELD_RXTX_REG23_DE_LATCH_CALOUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG23_DE_LATCH_CALOUT_SHIFT_MASK))
#define FIELD_RXTX_REG23_DE_LATCH_CALOUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG23_DE_LATCH_CALOUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG23_DE_LATCH_CALOUT_SHIFT_MASK) & FIELD_RXTX_REG23_DE_LATCH_CALOUT_MASK))

#define FIELD_RXTX_REG23_XE_LATCH_CALOUT_LSB		4
#define FIELD_RXTX_REG23_XE_LATCH_CALOUT_MSB		9
#define FIELD_RXTX_REG23_XE_LATCH_CALOUT_WIDTH		6
#define FIELD_RXTX_REG23_XE_LATCH_CALOUT_MASK		0x000003f0
#define FIELD_RXTX_REG23_XE_LATCH_CALOUT_SHIFT_MASK		0x4
#define FIELD_RXTX_REG23_XE_LATCH_CALOUT_RD(src)	((FIELD_RXTX_REG23_XE_LATCH_CALOUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG23_XE_LATCH_CALOUT_SHIFT_MASK)
#define FIELD_RXTX_REG23_XE_LATCH_CALOUT_WR(dst)	(FIELD_RXTX_REG23_XE_LATCH_CALOUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG23_XE_LATCH_CALOUT_SHIFT_MASK))
#define FIELD_RXTX_REG23_XE_LATCH_CALOUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG23_XE_LATCH_CALOUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG23_XE_LATCH_CALOUT_SHIFT_MASK) & FIELD_RXTX_REG23_XE_LATCH_CALOUT_MASK))

#define FIELD_RXTX_REG23_RESERVED_3_LSB		0
#define FIELD_RXTX_REG23_RESERVED_3_MSB		3
#define FIELD_RXTX_REG23_RESERVED_3_WIDTH		4
#define FIELD_RXTX_REG23_RESERVED_3_MASK		0x0000000f
#define FIELD_RXTX_REG23_RESERVED_3_SHIFT_MASK		0x0
#define FIELD_RXTX_REG23_RESERVED_3_RD(src)	((FIELD_RXTX_REG23_RESERVED_3_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG23_RESERVED_3_WR(dst)	(FIELD_RXTX_REG23_RESERVED_3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG23_RESERVED_3_SHIFT_MASK))
#define FIELD_RXTX_REG23_RESERVED_3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG23_RESERVED_3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG23_RESERVED_3_SHIFT_MASK) & FIELD_RXTX_REG23_RESERVED_3_MASK))

#define RESERVE_BITS_CH0_RXTX_REG23 0x0000000f
#define SELF_CLEAR_BITS_CH0_RXTX_REG23 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG23 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG23 0x0000ffff
/****** rxtx_reg23 END *****/

/*****rxtx_reg24 START *****/
#define FIELD_RXTX_REG24_EE_LATCH_CALOUT_LSB		10
#define FIELD_RXTX_REG24_EE_LATCH_CALOUT_MSB		15
#define FIELD_RXTX_REG24_EE_LATCH_CALOUT_WIDTH		6
#define FIELD_RXTX_REG24_EE_LATCH_CALOUT_MASK		0x0000fc00
#define FIELD_RXTX_REG24_EE_LATCH_CALOUT_SHIFT_MASK		0xa
#define FIELD_RXTX_REG24_EE_LATCH_CALOUT_RD(src)	((FIELD_RXTX_REG24_EE_LATCH_CALOUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG24_EE_LATCH_CALOUT_SHIFT_MASK)
#define FIELD_RXTX_REG24_EE_LATCH_CALOUT_WR(dst)	(FIELD_RXTX_REG24_EE_LATCH_CALOUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG24_EE_LATCH_CALOUT_SHIFT_MASK))
#define FIELD_RXTX_REG24_EE_LATCH_CALOUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG24_EE_LATCH_CALOUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG24_EE_LATCH_CALOUT_SHIFT_MASK) & FIELD_RXTX_REG24_EE_LATCH_CALOUT_MASK))

#define FIELD_RXTX_REG24_SE_LATCH_CALOUT_LSB		4
#define FIELD_RXTX_REG24_SE_LATCH_CALOUT_MSB		9
#define FIELD_RXTX_REG24_SE_LATCH_CALOUT_WIDTH		6
#define FIELD_RXTX_REG24_SE_LATCH_CALOUT_MASK		0x000003f0
#define FIELD_RXTX_REG24_SE_LATCH_CALOUT_SHIFT_MASK		0x4
#define FIELD_RXTX_REG24_SE_LATCH_CALOUT_RD(src)	((FIELD_RXTX_REG24_SE_LATCH_CALOUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG24_SE_LATCH_CALOUT_SHIFT_MASK)
#define FIELD_RXTX_REG24_SE_LATCH_CALOUT_WR(dst)	(FIELD_RXTX_REG24_SE_LATCH_CALOUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG24_SE_LATCH_CALOUT_SHIFT_MASK))
#define FIELD_RXTX_REG24_SE_LATCH_CALOUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG24_SE_LATCH_CALOUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG24_SE_LATCH_CALOUT_SHIFT_MASK) & FIELD_RXTX_REG24_SE_LATCH_CALOUT_MASK))

#define FIELD_RXTX_REG24_TX_BC_CP1_UP_LSB		3
#define FIELD_RXTX_REG24_TX_BC_CP1_UP_MSB		3
#define FIELD_RXTX_REG24_TX_BC_CP1_UP_WIDTH		1
#define FIELD_RXTX_REG24_TX_BC_CP1_UP_MASK		0x00000008
#define FIELD_RXTX_REG24_TX_BC_CP1_UP_SHIFT_MASK		0x3
#define FIELD_RXTX_REG24_TX_BC_CP1_UP_RD(src)	((FIELD_RXTX_REG24_TX_BC_CP1_UP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG24_TX_BC_CP1_UP_SHIFT_MASK)
#define FIELD_RXTX_REG24_TX_BC_CP1_UP_WR(dst)	(FIELD_RXTX_REG24_TX_BC_CP1_UP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG24_TX_BC_CP1_UP_SHIFT_MASK))
#define FIELD_RXTX_REG24_TX_BC_CP1_UP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG24_TX_BC_CP1_UP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG24_TX_BC_CP1_UP_SHIFT_MASK) & FIELD_RXTX_REG24_TX_BC_CP1_UP_MASK))

#define FIELD_RXTX_REG24_TX_BC_CN1_UP_LSB		2
#define FIELD_RXTX_REG24_TX_BC_CN1_UP_MSB		2
#define FIELD_RXTX_REG24_TX_BC_CN1_UP_WIDTH		1
#define FIELD_RXTX_REG24_TX_BC_CN1_UP_MASK		0x00000004
#define FIELD_RXTX_REG24_TX_BC_CN1_UP_SHIFT_MASK		0x2
#define FIELD_RXTX_REG24_TX_BC_CN1_UP_RD(src)	((FIELD_RXTX_REG24_TX_BC_CN1_UP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG24_TX_BC_CN1_UP_SHIFT_MASK)
#define FIELD_RXTX_REG24_TX_BC_CN1_UP_WR(dst)	(FIELD_RXTX_REG24_TX_BC_CN1_UP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG24_TX_BC_CN1_UP_SHIFT_MASK))
#define FIELD_RXTX_REG24_TX_BC_CN1_UP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG24_TX_BC_CN1_UP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG24_TX_BC_CN1_UP_SHIFT_MASK) & FIELD_RXTX_REG24_TX_BC_CN1_UP_MASK))

#define FIELD_RXTX_REG24_TX_BC_CP1_DN_LSB		1
#define FIELD_RXTX_REG24_TX_BC_CP1_DN_MSB		1
#define FIELD_RXTX_REG24_TX_BC_CP1_DN_WIDTH		1
#define FIELD_RXTX_REG24_TX_BC_CP1_DN_MASK		0x00000002
#define FIELD_RXTX_REG24_TX_BC_CP1_DN_SHIFT_MASK		0x1
#define FIELD_RXTX_REG24_TX_BC_CP1_DN_RD(src)	((FIELD_RXTX_REG24_TX_BC_CP1_DN_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG24_TX_BC_CP1_DN_SHIFT_MASK)
#define FIELD_RXTX_REG24_TX_BC_CP1_DN_WR(dst)	(FIELD_RXTX_REG24_TX_BC_CP1_DN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG24_TX_BC_CP1_DN_SHIFT_MASK))
#define FIELD_RXTX_REG24_TX_BC_CP1_DN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG24_TX_BC_CP1_DN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG24_TX_BC_CP1_DN_SHIFT_MASK) & FIELD_RXTX_REG24_TX_BC_CP1_DN_MASK))

#define FIELD_RXTX_REG24_TX_BC_CN1_DN_LSB		0
#define FIELD_RXTX_REG24_TX_BC_CN1_DN_MSB		0
#define FIELD_RXTX_REG24_TX_BC_CN1_DN_WIDTH		1
#define FIELD_RXTX_REG24_TX_BC_CN1_DN_MASK		0x00000001
#define FIELD_RXTX_REG24_TX_BC_CN1_DN_SHIFT_MASK		0x0
#define FIELD_RXTX_REG24_TX_BC_CN1_DN_RD(src)	((FIELD_RXTX_REG24_TX_BC_CN1_DN_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG24_TX_BC_CN1_DN_WR(dst)	(FIELD_RXTX_REG24_TX_BC_CN1_DN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG24_TX_BC_CN1_DN_SHIFT_MASK))
#define FIELD_RXTX_REG24_TX_BC_CN1_DN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG24_TX_BC_CN1_DN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG24_TX_BC_CN1_DN_SHIFT_MASK) & FIELD_RXTX_REG24_TX_BC_CN1_DN_MASK))

#define RESERVE_BITS_CH0_RXTX_REG24 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG24 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG24 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG24 0x0000ffff
/****** rxtx_reg24 END *****/

/*****rxtx_reg25 START *****/
#define FIELD_RXTX_REG25_SWAP_XLATOUT_LSB		15
#define FIELD_RXTX_REG25_SWAP_XLATOUT_MSB		15
#define FIELD_RXTX_REG25_SWAP_XLATOUT_WIDTH		1
#define FIELD_RXTX_REG25_SWAP_XLATOUT_MASK		0x00008000
#define FIELD_RXTX_REG25_SWAP_XLATOUT_SHIFT_MASK		0xf
#define FIELD_RXTX_REG25_SWAP_XLATOUT_RD(src)	((FIELD_RXTX_REG25_SWAP_XLATOUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG25_SWAP_XLATOUT_SHIFT_MASK)
#define FIELD_RXTX_REG25_SWAP_XLATOUT_WR(dst)	(FIELD_RXTX_REG25_SWAP_XLATOUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG25_SWAP_XLATOUT_SHIFT_MASK))
#define FIELD_RXTX_REG25_SWAP_XLATOUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG25_SWAP_XLATOUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG25_SWAP_XLATOUT_SHIFT_MASK) & FIELD_RXTX_REG25_SWAP_XLATOUT_MASK))

#define FIELD_RXTX_REG25_RESERVED_14_LSB		14
#define FIELD_RXTX_REG25_RESERVED_14_MSB		14
#define FIELD_RXTX_REG25_RESERVED_14_WIDTH		1
#define FIELD_RXTX_REG25_RESERVED_14_MASK		0x00004000
#define FIELD_RXTX_REG25_RESERVED_14_SHIFT_MASK		0xe
#define FIELD_RXTX_REG25_RESERVED_14_RD(src)	((FIELD_RXTX_REG25_RESERVED_14_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG25_RESERVED_14_SHIFT_MASK)
#define FIELD_RXTX_REG25_RESERVED_14_WR(dst)	(FIELD_RXTX_REG25_RESERVED_14_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG25_RESERVED_14_SHIFT_MASK))
#define FIELD_RXTX_REG25_RESERVED_14_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG25_RESERVED_14_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG25_RESERVED_14_SHIFT_MASK) & FIELD_RXTX_REG25_RESERVED_14_MASK))

#define FIELD_RXTX_REG25_RESERVED_13_LSB		13
#define FIELD_RXTX_REG25_RESERVED_13_MSB		13
#define FIELD_RXTX_REG25_RESERVED_13_WIDTH		1
#define FIELD_RXTX_REG25_RESERVED_13_MASK		0x00002000
#define FIELD_RXTX_REG25_RESERVED_13_SHIFT_MASK		0xd
#define FIELD_RXTX_REG25_RESERVED_13_RD(src)	((FIELD_RXTX_REG25_RESERVED_13_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG25_RESERVED_13_SHIFT_MASK)
#define FIELD_RXTX_REG25_RESERVED_13_WR(dst)	(FIELD_RXTX_REG25_RESERVED_13_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG25_RESERVED_13_SHIFT_MASK))
#define FIELD_RXTX_REG25_RESERVED_13_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG25_RESERVED_13_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG25_RESERVED_13_SHIFT_MASK) & FIELD_RXTX_REG25_RESERVED_13_MASK))

#define FIELD_RXTX_REG25_BIT_SLIP_LSB		12
#define FIELD_RXTX_REG25_BIT_SLIP_MSB		12
#define FIELD_RXTX_REG25_BIT_SLIP_WIDTH		1
#define FIELD_RXTX_REG25_BIT_SLIP_MASK		0x00001000
#define FIELD_RXTX_REG25_BIT_SLIP_SHIFT_MASK		0xc
#define FIELD_RXTX_REG25_BIT_SLIP_RD(src)	((FIELD_RXTX_REG25_BIT_SLIP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG25_BIT_SLIP_SHIFT_MASK)
#define FIELD_RXTX_REG25_BIT_SLIP_WR(dst)	(FIELD_RXTX_REG25_BIT_SLIP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG25_BIT_SLIP_SHIFT_MASK))
#define FIELD_RXTX_REG25_BIT_SLIP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG25_BIT_SLIP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG25_BIT_SLIP_SHIFT_MASK) & FIELD_RXTX_REG25_BIT_SLIP_MASK))

#define FIELD_RXTX_REG25_DCOFST_LSB		5
#define FIELD_RXTX_REG25_DCOFST_MSB		11
#define FIELD_RXTX_REG25_DCOFST_WIDTH		7
#define FIELD_RXTX_REG25_DCOFST_MASK		0x00000fe0
#define FIELD_RXTX_REG25_DCOFST_SHIFT_MASK		0x5
#define FIELD_RXTX_REG25_DCOFST_RD(src)	((FIELD_RXTX_REG25_DCOFST_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG25_DCOFST_SHIFT_MASK)
#define FIELD_RXTX_REG25_DCOFST_WR(dst)	(FIELD_RXTX_REG25_DCOFST_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG25_DCOFST_SHIFT_MASK))
#define FIELD_RXTX_REG25_DCOFST_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG25_DCOFST_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG25_DCOFST_SHIFT_MASK) & FIELD_RXTX_REG25_DCOFST_MASK))

#define FIELD_RXTX_REG25_RESERVED_4_LSB		4
#define FIELD_RXTX_REG25_RESERVED_4_MSB		4
#define FIELD_RXTX_REG25_RESERVED_4_WIDTH		1
#define FIELD_RXTX_REG25_RESERVED_4_MASK		0x00000010
#define FIELD_RXTX_REG25_RESERVED_4_SHIFT_MASK		0x4
#define FIELD_RXTX_REG25_RESERVED_4_RD(src)	((FIELD_RXTX_REG25_RESERVED_4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG25_RESERVED_4_SHIFT_MASK)
#define FIELD_RXTX_REG25_RESERVED_4_WR(dst)	(FIELD_RXTX_REG25_RESERVED_4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG25_RESERVED_4_SHIFT_MASK))
#define FIELD_RXTX_REG25_RESERVED_4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG25_RESERVED_4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG25_RESERVED_4_SHIFT_MASK) & FIELD_RXTX_REG25_RESERVED_4_MASK))

#define FIELD_RXTX_REG25_SD_OUT_LSB		3
#define FIELD_RXTX_REG25_SD_OUT_MSB		3
#define FIELD_RXTX_REG25_SD_OUT_WIDTH		1
#define FIELD_RXTX_REG25_SD_OUT_MASK		0x00000008
#define FIELD_RXTX_REG25_SD_OUT_SHIFT_MASK		0x3
#define FIELD_RXTX_REG25_SD_OUT_RD(src)	((FIELD_RXTX_REG25_SD_OUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG25_SD_OUT_SHIFT_MASK)
#define FIELD_RXTX_REG25_SD_OUT_WR(dst)	(FIELD_RXTX_REG25_SD_OUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG25_SD_OUT_SHIFT_MASK))
#define FIELD_RXTX_REG25_SD_OUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG25_SD_OUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG25_SD_OUT_SHIFT_MASK) & FIELD_RXTX_REG25_SD_OUT_MASK))

#define FIELD_RXTX_REG25_SD_FL_OUT_LSB		2
#define FIELD_RXTX_REG25_SD_FL_OUT_MSB		2
#define FIELD_RXTX_REG25_SD_FL_OUT_WIDTH		1
#define FIELD_RXTX_REG25_SD_FL_OUT_MASK		0x00000004
#define FIELD_RXTX_REG25_SD_FL_OUT_SHIFT_MASK		0x2
#define FIELD_RXTX_REG25_SD_FL_OUT_RD(src)	((FIELD_RXTX_REG25_SD_FL_OUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG25_SD_FL_OUT_SHIFT_MASK)
#define FIELD_RXTX_REG25_SD_FL_OUT_WR(dst)	(FIELD_RXTX_REG25_SD_FL_OUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG25_SD_FL_OUT_SHIFT_MASK))
#define FIELD_RXTX_REG25_SD_FL_OUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG25_SD_FL_OUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG25_SD_FL_OUT_SHIFT_MASK) & FIELD_RXTX_REG25_SD_FL_OUT_MASK))

#define FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_LSB		1
#define FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_MSB		1
#define FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_WIDTH		1
#define FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_MASK		0x00000002
#define FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_SHIFT_MASK		0x1
#define FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_RD(src)	((FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_SHIFT_MASK)
#define FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_WR(dst)	(FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_SHIFT_MASK))
#define FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_SHIFT_MASK) & FIELD_RXTX_REG25_ERR_LAT_ODD_POL_INV_MASK))

#define FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_LSB		0
#define FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_MSB		0
#define FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_WIDTH		1
#define FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_MASK		0x00000001
#define FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_SHIFT_MASK		0x0
#define FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_RD(src)	((FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_WR(dst)	(FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_SHIFT_MASK))
#define FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_SHIFT_MASK) & FIELD_RXTX_REG25_ERR_LAT_EVEN_POL_INV_MASK))

#define RESERVE_BITS_CH0_RXTX_REG25 0x00006010
#define SELF_CLEAR_BITS_CH0_RXTX_REG25 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG25 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG25 0x00000fec
/****** rxtx_reg25 END *****/

/*****rxtx_reg26 START *****/
#define FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_LSB		14
#define FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_MSB		15
#define FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_WIDTH		2
#define FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_MASK		0x0000c000
#define FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_SHIFT_MASK		0xe
#define FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_RD(src)	((FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_SHIFT_MASK)
#define FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_WR(dst)	(FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_SHIFT_MASK))
#define FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_SHIFT_MASK) & FIELD_RXTX_REG26_SWITCH_ERROR_LATCH_MASK))

#define FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_LSB		11
#define FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_MSB		13
#define FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_WIDTH		3
#define FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_MASK		0x00003800
#define FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_SHIFT_MASK		0xb
#define FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_RD(src)	((FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_SHIFT_MASK)
#define FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_WR(dst)	(FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_SHIFT_MASK))
#define FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_SHIFT_MASK) & FIELD_RXTX_REG26_PERIOD_ERROR_LATCH_MASK))

#define FIELD_RXTX_REG26_DFE_TAP_SELECT_LSB		7
#define FIELD_RXTX_REG26_DFE_TAP_SELECT_MSB		10
#define FIELD_RXTX_REG26_DFE_TAP_SELECT_WIDTH		4
#define FIELD_RXTX_REG26_DFE_TAP_SELECT_MASK		0x00000780
#define FIELD_RXTX_REG26_DFE_TAP_SELECT_SHIFT_MASK		0x7
#define FIELD_RXTX_REG26_DFE_TAP_SELECT_RD(src)	((FIELD_RXTX_REG26_DFE_TAP_SELECT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG26_DFE_TAP_SELECT_SHIFT_MASK)
#define FIELD_RXTX_REG26_DFE_TAP_SELECT_WR(dst)	(FIELD_RXTX_REG26_DFE_TAP_SELECT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG26_DFE_TAP_SELECT_SHIFT_MASK))
#define FIELD_RXTX_REG26_DFE_TAP_SELECT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG26_DFE_TAP_SELECT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG26_DFE_TAP_SELECT_SHIFT_MASK) & FIELD_RXTX_REG26_DFE_TAP_SELECT_MASK))

#define FIELD_RXTX_REG26_RESERVED_6_LSB		4
#define FIELD_RXTX_REG26_RESERVED_6_MSB		6
#define FIELD_RXTX_REG26_RESERVED_6_WIDTH		3
#define FIELD_RXTX_REG26_RESERVED_6_MASK		0x00000070
#define FIELD_RXTX_REG26_RESERVED_6_SHIFT_MASK		0x4
#define FIELD_RXTX_REG26_RESERVED_6_RD(src)	((FIELD_RXTX_REG26_RESERVED_6_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG26_RESERVED_6_SHIFT_MASK)
#define FIELD_RXTX_REG26_RESERVED_6_WR(dst)	(FIELD_RXTX_REG26_RESERVED_6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG26_RESERVED_6_SHIFT_MASK))
#define FIELD_RXTX_REG26_RESERVED_6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG26_RESERVED_6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG26_RESERVED_6_SHIFT_MASK) & FIELD_RXTX_REG26_RESERVED_6_MASK))

#define FIELD_RXTX_REG26_BLWC_ENA_LSB		3
#define FIELD_RXTX_REG26_BLWC_ENA_MSB		3
#define FIELD_RXTX_REG26_BLWC_ENA_WIDTH		1
#define FIELD_RXTX_REG26_BLWC_ENA_MASK		0x00000008
#define FIELD_RXTX_REG26_BLWC_ENA_SHIFT_MASK		0x3
#define FIELD_RXTX_REG26_BLWC_ENA_RD(src)	((FIELD_RXTX_REG26_BLWC_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG26_BLWC_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG26_BLWC_ENA_WR(dst)	(FIELD_RXTX_REG26_BLWC_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG26_BLWC_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG26_BLWC_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG26_BLWC_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG26_BLWC_ENA_SHIFT_MASK) & FIELD_RXTX_REG26_BLWC_ENA_MASK))

#define FIELD_RXTX_REG26_RESERVED_2_LSB		2
#define FIELD_RXTX_REG26_RESERVED_2_MSB		2
#define FIELD_RXTX_REG26_RESERVED_2_WIDTH		1
#define FIELD_RXTX_REG26_RESERVED_2_MASK		0x00000004
#define FIELD_RXTX_REG26_RESERVED_2_SHIFT_MASK		0x2
#define FIELD_RXTX_REG26_RESERVED_2_RD(src)	((FIELD_RXTX_REG26_RESERVED_2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG26_RESERVED_2_SHIFT_MASK)
#define FIELD_RXTX_REG26_RESERVED_2_WR(dst)	(FIELD_RXTX_REG26_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG26_RESERVED_2_SHIFT_MASK))
#define FIELD_RXTX_REG26_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG26_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG26_RESERVED_2_SHIFT_MASK) & FIELD_RXTX_REG26_RESERVED_2_MASK))

#define FIELD_RXTX_REG26_H0_SIGN_REV_LSB		1
#define FIELD_RXTX_REG26_H0_SIGN_REV_MSB		1
#define FIELD_RXTX_REG26_H0_SIGN_REV_WIDTH		1
#define FIELD_RXTX_REG26_H0_SIGN_REV_MASK		0x00000002
#define FIELD_RXTX_REG26_H0_SIGN_REV_SHIFT_MASK		0x1
#define FIELD_RXTX_REG26_H0_SIGN_REV_RD(src)	((FIELD_RXTX_REG26_H0_SIGN_REV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG26_H0_SIGN_REV_SHIFT_MASK)
#define FIELD_RXTX_REG26_H0_SIGN_REV_WR(dst)	(FIELD_RXTX_REG26_H0_SIGN_REV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG26_H0_SIGN_REV_SHIFT_MASK))
#define FIELD_RXTX_REG26_H0_SIGN_REV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG26_H0_SIGN_REV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG26_H0_SIGN_REV_SHIFT_MASK) & FIELD_RXTX_REG26_H0_SIGN_REV_MASK))

#define FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_LSB		0
#define FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_MSB		0
#define FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_WIDTH		1
#define FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_MASK		0x00000001
#define FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_SHIFT_MASK		0x0
#define FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_RD(src)	((FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_WR(dst)	(FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_SHIFT_MASK) & FIELD_RXTX_REG26_DFE_TAP_WRITE_ENA_MASK))

#define RESERVE_BITS_CH0_RXTX_REG26 0x00000074
#define SELF_CLEAR_BITS_CH0_RXTX_REG26 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG26 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG26 0x00000000
/****** rxtx_reg26 END *****/

/*****rxtx_reg27 START *****/
#define FIELD_RXTX_REG27_RXPD_CONFIG_LSB		14
#define FIELD_RXTX_REG27_RXPD_CONFIG_MSB		15
#define FIELD_RXTX_REG27_RXPD_CONFIG_WIDTH		2
#define FIELD_RXTX_REG27_RXPD_CONFIG_MASK		0x0000c000
#define FIELD_RXTX_REG27_RXPD_CONFIG_SHIFT_MASK		0xe
#define FIELD_RXTX_REG27_RXPD_CONFIG_RD(src)	((FIELD_RXTX_REG27_RXPD_CONFIG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG27_RXPD_CONFIG_SHIFT_MASK)
#define FIELD_RXTX_REG27_RXPD_CONFIG_WR(dst)	(FIELD_RXTX_REG27_RXPD_CONFIG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG27_RXPD_CONFIG_SHIFT_MASK))
#define FIELD_RXTX_REG27_RXPD_CONFIG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG27_RXPD_CONFIG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG27_RXPD_CONFIG_SHIFT_MASK) & FIELD_RXTX_REG27_RXPD_CONFIG_MASK))

#define FIELD_RXTX_REG27_RXPD_BLOCK_LSB		11
#define FIELD_RXTX_REG27_RXPD_BLOCK_MSB		13
#define FIELD_RXTX_REG27_RXPD_BLOCK_WIDTH		3
#define FIELD_RXTX_REG27_RXPD_BLOCK_MASK		0x00003800
#define FIELD_RXTX_REG27_RXPD_BLOCK_SHIFT_MASK		0xb
#define FIELD_RXTX_REG27_RXPD_BLOCK_RD(src)	((FIELD_RXTX_REG27_RXPD_BLOCK_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG27_RXPD_BLOCK_SHIFT_MASK)
#define FIELD_RXTX_REG27_RXPD_BLOCK_WR(dst)	(FIELD_RXTX_REG27_RXPD_BLOCK_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG27_RXPD_BLOCK_SHIFT_MASK))
#define FIELD_RXTX_REG27_RXPD_BLOCK_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG27_RXPD_BLOCK_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG27_RXPD_BLOCK_SHIFT_MASK) & FIELD_RXTX_REG27_RXPD_BLOCK_MASK))

#define FIELD_RXTX_REG27_FLOATING_SRC_START_LSB		10
#define FIELD_RXTX_REG27_FLOATING_SRC_START_MSB		10
#define FIELD_RXTX_REG27_FLOATING_SRC_START_WIDTH		1
#define FIELD_RXTX_REG27_FLOATING_SRC_START_MASK		0x00000400
#define FIELD_RXTX_REG27_FLOATING_SRC_START_SHIFT_MASK		0xa
#define FIELD_RXTX_REG27_FLOATING_SRC_START_RD(src)	((FIELD_RXTX_REG27_FLOATING_SRC_START_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG27_FLOATING_SRC_START_SHIFT_MASK)
#define FIELD_RXTX_REG27_FLOATING_SRC_START_WR(dst)	(FIELD_RXTX_REG27_FLOATING_SRC_START_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG27_FLOATING_SRC_START_SHIFT_MASK))
#define FIELD_RXTX_REG27_FLOATING_SRC_START_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG27_FLOATING_SRC_START_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG27_FLOATING_SRC_START_SHIFT_MASK) & FIELD_RXTX_REG27_FLOATING_SRC_START_MASK))

#define FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_LSB		5
#define FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_MSB		9
#define FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_WIDTH		5
#define FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_MASK		0x000003e0
#define FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_SHIFT_MASK		0x5
#define FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_RD(src)	((FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_SHIFT_MASK)
#define FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_WR(dst)	(FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_SHIFT_MASK))
#define FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_SHIFT_MASK) & FIELD_RXTX_REG27_CTLE_CAL_HS_LEVEL_MASK))

#define FIELD_RXTX_REG27_ALPHA_BLWC_LSB		1
#define FIELD_RXTX_REG27_ALPHA_BLWC_MSB		4
#define FIELD_RXTX_REG27_ALPHA_BLWC_WIDTH		4
#define FIELD_RXTX_REG27_ALPHA_BLWC_MASK		0x0000001e
#define FIELD_RXTX_REG27_ALPHA_BLWC_SHIFT_MASK		0x1
#define FIELD_RXTX_REG27_ALPHA_BLWC_RD(src)	((FIELD_RXTX_REG27_ALPHA_BLWC_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG27_ALPHA_BLWC_SHIFT_MASK)
#define FIELD_RXTX_REG27_ALPHA_BLWC_WR(dst)	(FIELD_RXTX_REG27_ALPHA_BLWC_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG27_ALPHA_BLWC_SHIFT_MASK))
#define FIELD_RXTX_REG27_ALPHA_BLWC_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG27_ALPHA_BLWC_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG27_ALPHA_BLWC_SHIFT_MASK) & FIELD_RXTX_REG27_ALPHA_BLWC_MASK))

#define FIELD_RXTX_REG27_RESERVED_0_LSB		0
#define FIELD_RXTX_REG27_RESERVED_0_MSB		0
#define FIELD_RXTX_REG27_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG27_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG27_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG27_RESERVED_0_RD(src)	((FIELD_RXTX_REG27_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG27_RESERVED_0_WR(dst)	(FIELD_RXTX_REG27_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG27_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG27_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG27_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG27_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG27_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG27 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG27 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG27 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG27 0x000003e0
/****** rxtx_reg27 END *****/

/*****rxtx_reg28 START *****/
#define FIELD_RXTX_REG28_DFE_TAP_ENA_LSB		0
#define FIELD_RXTX_REG28_DFE_TAP_ENA_MSB		15
#define FIELD_RXTX_REG28_DFE_TAP_ENA_WIDTH		16
#define FIELD_RXTX_REG28_DFE_TAP_ENA_MASK		0x0000ffff
#define FIELD_RXTX_REG28_DFE_TAP_ENA_SHIFT_MASK		0x0
#define FIELD_RXTX_REG28_DFE_TAP_ENA_RD(src)	((FIELD_RXTX_REG28_DFE_TAP_ENA_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG28_DFE_TAP_ENA_WR(dst)	(FIELD_RXTX_REG28_DFE_TAP_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG28_DFE_TAP_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG28_DFE_TAP_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG28_DFE_TAP_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG28_DFE_TAP_ENA_SHIFT_MASK) & FIELD_RXTX_REG28_DFE_TAP_ENA_MASK))

#define RESERVE_BITS_CH0_RXTX_REG28 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG28 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG28 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG28 0x00000000
/****** rxtx_reg28 END *****/

/*****rxtx_reg29 START *****/
#define FIELD_RXTX_REG29_RESERVED_15_LSB		0
#define FIELD_RXTX_REG29_RESERVED_15_MSB		15
#define FIELD_RXTX_REG29_RESERVED_15_WIDTH		16
#define FIELD_RXTX_REG29_RESERVED_15_MASK		0x0000ffff
#define FIELD_RXTX_REG29_RESERVED_15_SHIFT_MASK		0x0
#define FIELD_RXTX_REG29_RESERVED_15_RD(src)	((FIELD_RXTX_REG29_RESERVED_15_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG29_RESERVED_15_WR(dst)	(FIELD_RXTX_REG29_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG29_RESERVED_15_SHIFT_MASK))
#define FIELD_RXTX_REG29_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG29_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG29_RESERVED_15_SHIFT_MASK) & FIELD_RXTX_REG29_RESERVED_15_MASK))

#define RESERVE_BITS_CH0_RXTX_REG29 0x0000ffff
#define SELF_CLEAR_BITS_CH0_RXTX_REG29 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG29 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG29 0x00000000
/****** rxtx_reg29 END *****/

/*****rxtx_reg30 START *****/
#define FIELD_RXTX_REG30_RESERVED_15_LSB		0
#define FIELD_RXTX_REG30_RESERVED_15_MSB		15
#define FIELD_RXTX_REG30_RESERVED_15_WIDTH		16
#define FIELD_RXTX_REG30_RESERVED_15_MASK		0x0000ffff
#define FIELD_RXTX_REG30_RESERVED_15_SHIFT_MASK		0x0
#define FIELD_RXTX_REG30_RESERVED_15_RD(src)	((FIELD_RXTX_REG30_RESERVED_15_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG30_RESERVED_15_WR(dst)	(FIELD_RXTX_REG30_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG30_RESERVED_15_SHIFT_MASK))
#define FIELD_RXTX_REG30_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG30_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG30_RESERVED_15_SHIFT_MASK) & FIELD_RXTX_REG30_RESERVED_15_MASK))

#define RESERVE_BITS_CH0_RXTX_REG30 0x0000ffff
#define SELF_CLEAR_BITS_CH0_RXTX_REG30 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG30 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG30 0x00000000
/****** rxtx_reg30 END *****/

/*****rxtx_reg31 START *****/
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_LSB		9
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_MSB		15
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_WIDTH		7
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_MASK		0x0000fe00
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_SHIFT_MASK		0x9
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_RD(src)	((FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_SHIFT_MASK)
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_WR(dst)	(FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_SHIFT_MASK))
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_SHIFT_MASK) & FIELD_RXTX_REG31_DFE_PRESET_VALUE_H0_MASK))

#define FIELD_RXTX_REG31_RESERVED_8_LSB		8
#define FIELD_RXTX_REG31_RESERVED_8_MSB		8
#define FIELD_RXTX_REG31_RESERVED_8_WIDTH		1
#define FIELD_RXTX_REG31_RESERVED_8_MASK		0x00000100
#define FIELD_RXTX_REG31_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_RXTX_REG31_RESERVED_8_RD(src)	((FIELD_RXTX_REG31_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG31_RESERVED_8_SHIFT_MASK)
#define FIELD_RXTX_REG31_RESERVED_8_WR(dst)	(FIELD_RXTX_REG31_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG31_RESERVED_8_SHIFT_MASK))
#define FIELD_RXTX_REG31_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG31_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG31_RESERVED_8_SHIFT_MASK) & FIELD_RXTX_REG31_RESERVED_8_MASK))

#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_LSB		1
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_MSB		7
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_WIDTH		7
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_MASK		0x000000fe
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_SHIFT_MASK		0x1
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_RD(src)	((FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_SHIFT_MASK)
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_WR(dst)	(FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_SHIFT_MASK))
#define FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_SHIFT_MASK) & FIELD_RXTX_REG31_DFE_PRESET_VALUE_H1_MASK))

#define FIELD_RXTX_REG31_RESERVED_0_LSB		0
#define FIELD_RXTX_REG31_RESERVED_0_MSB		0
#define FIELD_RXTX_REG31_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG31_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG31_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG31_RESERVED_0_RD(src)	((FIELD_RXTX_REG31_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG31_RESERVED_0_WR(dst)	(FIELD_RXTX_REG31_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG31_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG31_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG31_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG31_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG31_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG31 0x00000101
#define SELF_CLEAR_BITS_CH0_RXTX_REG31 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG31 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG31 0x00000000
/****** rxtx_reg31 END *****/

/*****rxtx_reg32 START *****/
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_LSB		9
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_MSB		15
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_WIDTH		7
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_MASK		0x0000fe00
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_SHIFT_MASK		0x9
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_RD(src)	((FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_SHIFT_MASK)
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_WR(dst)	(FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_SHIFT_MASK))
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_SHIFT_MASK) & FIELD_RXTX_REG32_DFE_PRESET_VALUE_H2_MASK))

#define FIELD_RXTX_REG32_RESERVED_8_LSB		8
#define FIELD_RXTX_REG32_RESERVED_8_MSB		8
#define FIELD_RXTX_REG32_RESERVED_8_WIDTH		1
#define FIELD_RXTX_REG32_RESERVED_8_MASK		0x00000100
#define FIELD_RXTX_REG32_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_RXTX_REG32_RESERVED_8_RD(src)	((FIELD_RXTX_REG32_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG32_RESERVED_8_SHIFT_MASK)
#define FIELD_RXTX_REG32_RESERVED_8_WR(dst)	(FIELD_RXTX_REG32_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG32_RESERVED_8_SHIFT_MASK))
#define FIELD_RXTX_REG32_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG32_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG32_RESERVED_8_SHIFT_MASK) & FIELD_RXTX_REG32_RESERVED_8_MASK))

#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_LSB		1
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_MSB		7
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_WIDTH		7
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_MASK		0x000000fe
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_SHIFT_MASK		0x1
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_RD(src)	((FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_SHIFT_MASK)
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_WR(dst)	(FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_SHIFT_MASK))
#define FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_SHIFT_MASK) & FIELD_RXTX_REG32_DFE_PRESET_VALUE_H3_MASK))

#define FIELD_RXTX_REG32_RESERVED_0_LSB		0
#define FIELD_RXTX_REG32_RESERVED_0_MSB		0
#define FIELD_RXTX_REG32_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG32_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG32_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG32_RESERVED_0_RD(src)	((FIELD_RXTX_REG32_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG32_RESERVED_0_WR(dst)	(FIELD_RXTX_REG32_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG32_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG32_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG32_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG32_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG32_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG32 0x00000101
#define SELF_CLEAR_BITS_CH0_RXTX_REG32 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG32 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG32 0x00000000
/****** rxtx_reg32 END *****/

/*****rxtx_reg33 START *****/
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_LSB		9
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_MSB		15
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_WIDTH		7
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_MASK		0x0000fe00
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_SHIFT_MASK		0x9
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_RD(src)	((FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_SHIFT_MASK)
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_WR(dst)	(FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_SHIFT_MASK))
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_SHIFT_MASK) & FIELD_RXTX_REG33_DFE_PRESET_VALUE_H4_MASK))

#define FIELD_RXTX_REG33_RESERVED_8_LSB		8
#define FIELD_RXTX_REG33_RESERVED_8_MSB		8
#define FIELD_RXTX_REG33_RESERVED_8_WIDTH		1
#define FIELD_RXTX_REG33_RESERVED_8_MASK		0x00000100
#define FIELD_RXTX_REG33_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_RXTX_REG33_RESERVED_8_RD(src)	((FIELD_RXTX_REG33_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG33_RESERVED_8_SHIFT_MASK)
#define FIELD_RXTX_REG33_RESERVED_8_WR(dst)	(FIELD_RXTX_REG33_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG33_RESERVED_8_SHIFT_MASK))
#define FIELD_RXTX_REG33_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG33_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG33_RESERVED_8_SHIFT_MASK) & FIELD_RXTX_REG33_RESERVED_8_MASK))

#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_LSB		1
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_MSB		7
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_WIDTH		7
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_MASK		0x000000fe
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_SHIFT_MASK		0x1
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_RD(src)	((FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_SHIFT_MASK)
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_WR(dst)	(FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_SHIFT_MASK))
#define FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_SHIFT_MASK) & FIELD_RXTX_REG33_DFE_PRESET_VALUE_H5_MASK))

#define FIELD_RXTX_REG33_RESERVED_0_LSB		0
#define FIELD_RXTX_REG33_RESERVED_0_MSB		0
#define FIELD_RXTX_REG33_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG33_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG33_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG33_RESERVED_0_RD(src)	((FIELD_RXTX_REG33_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG33_RESERVED_0_WR(dst)	(FIELD_RXTX_REG33_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG33_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG33_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG33_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG33_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG33_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG33 0x00000101
#define SELF_CLEAR_BITS_CH0_RXTX_REG33 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG33 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG33 0x00000000
/****** rxtx_reg33 END *****/

/*****rxtx_reg34 START *****/
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_LSB		9
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_MSB		15
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_WIDTH		7
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_MASK		0x0000fe00
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_SHIFT_MASK		0x9
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_RD(src)	((FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_SHIFT_MASK)
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_WR(dst)	(FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_SHIFT_MASK))
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_SHIFT_MASK) & FIELD_RXTX_REG34_DFE_PRESET_VALUE_H6_MASK))

#define FIELD_RXTX_REG34_RESERVED_8_LSB		8
#define FIELD_RXTX_REG34_RESERVED_8_MSB		8
#define FIELD_RXTX_REG34_RESERVED_8_WIDTH		1
#define FIELD_RXTX_REG34_RESERVED_8_MASK		0x00000100
#define FIELD_RXTX_REG34_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_RXTX_REG34_RESERVED_8_RD(src)	((FIELD_RXTX_REG34_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG34_RESERVED_8_SHIFT_MASK)
#define FIELD_RXTX_REG34_RESERVED_8_WR(dst)	(FIELD_RXTX_REG34_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG34_RESERVED_8_SHIFT_MASK))
#define FIELD_RXTX_REG34_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG34_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG34_RESERVED_8_SHIFT_MASK) & FIELD_RXTX_REG34_RESERVED_8_MASK))

#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_LSB		1
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_MSB		7
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_WIDTH		7
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_MASK		0x000000fe
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_SHIFT_MASK		0x1
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_RD(src)	((FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_SHIFT_MASK)
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_WR(dst)	(FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_SHIFT_MASK))
#define FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_SHIFT_MASK) & FIELD_RXTX_REG34_DFE_PRESET_VALUE_H7_MASK))

#define FIELD_RXTX_REG34_RESERVED_0_LSB		0
#define FIELD_RXTX_REG34_RESERVED_0_MSB		0
#define FIELD_RXTX_REG34_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG34_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG34_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG34_RESERVED_0_RD(src)	((FIELD_RXTX_REG34_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG34_RESERVED_0_WR(dst)	(FIELD_RXTX_REG34_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG34_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG34_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG34_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG34_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG34_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG34 0x00000101
#define SELF_CLEAR_BITS_CH0_RXTX_REG34 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG34 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG34 0x00000000
/****** rxtx_reg34 END *****/

/*****rxtx_reg35 START *****/
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_LSB		9
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_MSB		15
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_WIDTH		7
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_MASK		0x0000fe00
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_SHIFT_MASK		0x9
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_RD(src)	((FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_SHIFT_MASK)
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_WR(dst)	(FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_SHIFT_MASK))
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_SHIFT_MASK) & FIELD_RXTX_REG35_DFE_PRESET_VALUE_H8_MASK))

#define FIELD_RXTX_REG35_RESERVED_8_LSB		8
#define FIELD_RXTX_REG35_RESERVED_8_MSB		8
#define FIELD_RXTX_REG35_RESERVED_8_WIDTH		1
#define FIELD_RXTX_REG35_RESERVED_8_MASK		0x00000100
#define FIELD_RXTX_REG35_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_RXTX_REG35_RESERVED_8_RD(src)	((FIELD_RXTX_REG35_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG35_RESERVED_8_SHIFT_MASK)
#define FIELD_RXTX_REG35_RESERVED_8_WR(dst)	(FIELD_RXTX_REG35_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG35_RESERVED_8_SHIFT_MASK))
#define FIELD_RXTX_REG35_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG35_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG35_RESERVED_8_SHIFT_MASK) & FIELD_RXTX_REG35_RESERVED_8_MASK))

#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_LSB		1
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_MSB		7
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_WIDTH		7
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_MASK		0x000000fe
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_SHIFT_MASK		0x1
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_RD(src)	((FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_SHIFT_MASK)
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_WR(dst)	(FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_SHIFT_MASK))
#define FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_SHIFT_MASK) & FIELD_RXTX_REG35_DFE_PRESET_VALUE_H9_MASK))

#define FIELD_RXTX_REG35_RESERVED_0_LSB		0
#define FIELD_RXTX_REG35_RESERVED_0_MSB		0
#define FIELD_RXTX_REG35_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG35_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG35_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG35_RESERVED_0_RD(src)	((FIELD_RXTX_REG35_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG35_RESERVED_0_WR(dst)	(FIELD_RXTX_REG35_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG35_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG35_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG35_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG35_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG35_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG35 0x00000101
#define SELF_CLEAR_BITS_CH0_RXTX_REG35 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG35 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG35 0x00000000
/****** rxtx_reg35 END *****/

/*****rxtx_reg36 START *****/
#define FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_LSB		9
#define FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_MSB		15
#define FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_WIDTH		7
#define FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_MASK		0x0000fe00
#define FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_SHIFT_MASK		0x9
#define FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_RD(src)	((FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_SHIFT_MASK)
#define FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_WR(dst)	(FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_SHIFT_MASK))
#define FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_SHIFT_MASK) & FIELD_RXTX_REG36_DFE_PRESET_VALUE_H10_MASK))

#define FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_LSB		8
#define FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_MSB		8
#define FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_WIDTH		1
#define FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_MASK		0x00000100
#define FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_SHIFT_MASK		0x8
#define FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_RD(src)	((FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_SHIFT_MASK)
#define FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_WR(dst)	(FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_SHIFT_MASK))
#define FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_SHIFT_MASK) & FIELD_RXTX_REG36_RX_CLK_SLEW_CNTL_MASK))

#define FIELD_RXTX_REG36_EKBC_REV_LSB		7
#define FIELD_RXTX_REG36_EKBC_REV_MSB		7
#define FIELD_RXTX_REG36_EKBC_REV_WIDTH		1
#define FIELD_RXTX_REG36_EKBC_REV_MASK		0x00000080
#define FIELD_RXTX_REG36_EKBC_REV_SHIFT_MASK		0x7
#define FIELD_RXTX_REG36_EKBC_REV_RD(src)	((FIELD_RXTX_REG36_EKBC_REV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG36_EKBC_REV_SHIFT_MASK)
#define FIELD_RXTX_REG36_EKBC_REV_WR(dst)	(FIELD_RXTX_REG36_EKBC_REV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG36_EKBC_REV_SHIFT_MASK))
#define FIELD_RXTX_REG36_EKBC_REV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG36_EKBC_REV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG36_EKBC_REV_SHIFT_MASK) & FIELD_RXTX_REG36_EKBC_REV_MASK))

#define FIELD_RXTX_REG36_SD_FL_PDOWN_LSB		6
#define FIELD_RXTX_REG36_SD_FL_PDOWN_MSB		6
#define FIELD_RXTX_REG36_SD_FL_PDOWN_WIDTH		1
#define FIELD_RXTX_REG36_SD_FL_PDOWN_MASK		0x00000040
#define FIELD_RXTX_REG36_SD_FL_PDOWN_SHIFT_MASK		0x6
#define FIELD_RXTX_REG36_SD_FL_PDOWN_RD(src)	((FIELD_RXTX_REG36_SD_FL_PDOWN_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG36_SD_FL_PDOWN_SHIFT_MASK)
#define FIELD_RXTX_REG36_SD_FL_PDOWN_WR(dst)	(FIELD_RXTX_REG36_SD_FL_PDOWN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG36_SD_FL_PDOWN_SHIFT_MASK))
#define FIELD_RXTX_REG36_SD_FL_PDOWN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG36_SD_FL_PDOWN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG36_SD_FL_PDOWN_SHIFT_MASK) & FIELD_RXTX_REG36_SD_FL_PDOWN_MASK))

#define FIELD_RXTX_REG36_RESERVED_5_LSB		0
#define FIELD_RXTX_REG36_RESERVED_5_MSB		5
#define FIELD_RXTX_REG36_RESERVED_5_WIDTH		6
#define FIELD_RXTX_REG36_RESERVED_5_MASK		0x0000003f
#define FIELD_RXTX_REG36_RESERVED_5_SHIFT_MASK		0x0
#define FIELD_RXTX_REG36_RESERVED_5_RD(src)	((FIELD_RXTX_REG36_RESERVED_5_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG36_RESERVED_5_WR(dst)	(FIELD_RXTX_REG36_RESERVED_5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG36_RESERVED_5_SHIFT_MASK))
#define FIELD_RXTX_REG36_RESERVED_5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG36_RESERVED_5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG36_RESERVED_5_SHIFT_MASK) & FIELD_RXTX_REG36_RESERVED_5_MASK))

#define RESERVE_BITS_CH0_RXTX_REG36 0x0000003f
#define SELF_CLEAR_BITS_CH0_RXTX_REG36 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG36 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG36 0x00000000
/****** rxtx_reg36 END *****/

/*****rxtx_reg37 START *****/
#define FIELD_RXTX_REG37_TX_SPARE_OUT_LSB		8
#define FIELD_RXTX_REG37_TX_SPARE_OUT_MSB		15
#define FIELD_RXTX_REG37_TX_SPARE_OUT_WIDTH		8
#define FIELD_RXTX_REG37_TX_SPARE_OUT_MASK		0x0000ff00
#define FIELD_RXTX_REG37_TX_SPARE_OUT_SHIFT_MASK		0x8
#define FIELD_RXTX_REG37_TX_SPARE_OUT_RD(src)	((FIELD_RXTX_REG37_TX_SPARE_OUT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG37_TX_SPARE_OUT_SHIFT_MASK)
#define FIELD_RXTX_REG37_TX_SPARE_OUT_WR(dst)	(FIELD_RXTX_REG37_TX_SPARE_OUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG37_TX_SPARE_OUT_SHIFT_MASK))
#define FIELD_RXTX_REG37_TX_SPARE_OUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG37_TX_SPARE_OUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG37_TX_SPARE_OUT_SHIFT_MASK) & FIELD_RXTX_REG37_TX_SPARE_OUT_MASK))

#define FIELD_RXTX_REG37_RX_SPARE_OUT_LSB		0
#define FIELD_RXTX_REG37_RX_SPARE_OUT_MSB		7
#define FIELD_RXTX_REG37_RX_SPARE_OUT_WIDTH		8
#define FIELD_RXTX_REG37_RX_SPARE_OUT_MASK		0x000000ff
#define FIELD_RXTX_REG37_RX_SPARE_OUT_SHIFT_MASK		0x0
#define FIELD_RXTX_REG37_RX_SPARE_OUT_RD(src)	((FIELD_RXTX_REG37_RX_SPARE_OUT_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG37_RX_SPARE_OUT_WR(dst)	(FIELD_RXTX_REG37_RX_SPARE_OUT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG37_RX_SPARE_OUT_SHIFT_MASK))
#define FIELD_RXTX_REG37_RX_SPARE_OUT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG37_RX_SPARE_OUT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG37_RX_SPARE_OUT_SHIFT_MASK) & FIELD_RXTX_REG37_RX_SPARE_OUT_MASK))

#define RESERVE_BITS_CH0_RXTX_REG37 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG37 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG37 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG37 0x0000ffff
/****** rxtx_reg37 END *****/

/*****rxtx_reg38 START *****/
#define FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_LSB		1
#define FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_MSB		15
#define FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_WIDTH		15
#define FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_MASK		0x0000fffe
#define FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_SHIFT_MASK		0x1
#define FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_RD(src)	((FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_SHIFT_MASK)
#define FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_WR(dst)	(FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_SHIFT_MASK))
#define FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_SHIFT_MASK) & FIELD_RXTX_REG38_CUSTOMER_PINMODE_INV_MASK))

#define FIELD_RXTX_REG38_TX_USER_PATT_SEL_LSB		0
#define FIELD_RXTX_REG38_TX_USER_PATT_SEL_MSB		0
#define FIELD_RXTX_REG38_TX_USER_PATT_SEL_WIDTH		1
#define FIELD_RXTX_REG38_TX_USER_PATT_SEL_MASK		0x00000001
#define FIELD_RXTX_REG38_TX_USER_PATT_SEL_SHIFT_MASK		0x0
#define FIELD_RXTX_REG38_TX_USER_PATT_SEL_RD(src)	((FIELD_RXTX_REG38_TX_USER_PATT_SEL_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG38_TX_USER_PATT_SEL_WR(dst)	(FIELD_RXTX_REG38_TX_USER_PATT_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG38_TX_USER_PATT_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG38_TX_USER_PATT_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG38_TX_USER_PATT_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG38_TX_USER_PATT_SEL_SHIFT_MASK) & FIELD_RXTX_REG38_TX_USER_PATT_SEL_MASK))

#define RESERVE_BITS_CH0_RXTX_REG38 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG38 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG38 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG38 0x00000000
/****** rxtx_reg38 END *****/

/*****rxtx_reg39 START *****/
#define FIELD_RXTX_REG39_TX_USER_PATT16_LSB		8
#define FIELD_RXTX_REG39_TX_USER_PATT16_MSB		15
#define FIELD_RXTX_REG39_TX_USER_PATT16_WIDTH		8
#define FIELD_RXTX_REG39_TX_USER_PATT16_MASK		0x0000ff00
#define FIELD_RXTX_REG39_TX_USER_PATT16_SHIFT_MASK		0x8
#define FIELD_RXTX_REG39_TX_USER_PATT16_RD(src)	((FIELD_RXTX_REG39_TX_USER_PATT16_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG39_TX_USER_PATT16_SHIFT_MASK)
#define FIELD_RXTX_REG39_TX_USER_PATT16_WR(dst)	(FIELD_RXTX_REG39_TX_USER_PATT16_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG39_TX_USER_PATT16_SHIFT_MASK))
#define FIELD_RXTX_REG39_TX_USER_PATT16_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG39_TX_USER_PATT16_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG39_TX_USER_PATT16_SHIFT_MASK) & FIELD_RXTX_REG39_TX_USER_PATT16_MASK))

#define FIELD_RXTX_REG39_RESERVED_7_LSB		0
#define FIELD_RXTX_REG39_RESERVED_7_MSB		7
#define FIELD_RXTX_REG39_RESERVED_7_WIDTH		8
#define FIELD_RXTX_REG39_RESERVED_7_MASK		0x000000ff
#define FIELD_RXTX_REG39_RESERVED_7_SHIFT_MASK		0x0
#define FIELD_RXTX_REG39_RESERVED_7_RD(src)	((FIELD_RXTX_REG39_RESERVED_7_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG39_RESERVED_7_WR(dst)	(FIELD_RXTX_REG39_RESERVED_7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG39_RESERVED_7_SHIFT_MASK))
#define FIELD_RXTX_REG39_RESERVED_7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG39_RESERVED_7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG39_RESERVED_7_SHIFT_MASK) & FIELD_RXTX_REG39_RESERVED_7_MASK))

#define RESERVE_BITS_CH0_RXTX_REG39 0x000000ff
#define SELF_CLEAR_BITS_CH0_RXTX_REG39 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG39 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG39 0x00000000
/****** rxtx_reg39 END *****/

/*****rxtx_reg40 START *****/
#define FIELD_RXTX_REG40_TX_USER_PATT15_LSB		0
#define FIELD_RXTX_REG40_TX_USER_PATT15_MSB		15
#define FIELD_RXTX_REG40_TX_USER_PATT15_WIDTH		16
#define FIELD_RXTX_REG40_TX_USER_PATT15_MASK		0x0000ffff
#define FIELD_RXTX_REG40_TX_USER_PATT15_SHIFT_MASK		0x0
#define FIELD_RXTX_REG40_TX_USER_PATT15_RD(src)	((FIELD_RXTX_REG40_TX_USER_PATT15_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG40_TX_USER_PATT15_WR(dst)	(FIELD_RXTX_REG40_TX_USER_PATT15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG40_TX_USER_PATT15_SHIFT_MASK))
#define FIELD_RXTX_REG40_TX_USER_PATT15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG40_TX_USER_PATT15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG40_TX_USER_PATT15_SHIFT_MASK) & FIELD_RXTX_REG40_TX_USER_PATT15_MASK))

#define RESERVE_BITS_CH0_RXTX_REG40 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG40 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG40 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG40 0x00000000
/****** rxtx_reg40 END *****/

/*****rxtx_reg41 START *****/
#define FIELD_RXTX_REG41_TX_USER_PATT14_LSB		0
#define FIELD_RXTX_REG41_TX_USER_PATT14_MSB		15
#define FIELD_RXTX_REG41_TX_USER_PATT14_WIDTH		16
#define FIELD_RXTX_REG41_TX_USER_PATT14_MASK		0x0000ffff
#define FIELD_RXTX_REG41_TX_USER_PATT14_SHIFT_MASK		0x0
#define FIELD_RXTX_REG41_TX_USER_PATT14_RD(src)	((FIELD_RXTX_REG41_TX_USER_PATT14_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG41_TX_USER_PATT14_WR(dst)	(FIELD_RXTX_REG41_TX_USER_PATT14_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG41_TX_USER_PATT14_SHIFT_MASK))
#define FIELD_RXTX_REG41_TX_USER_PATT14_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG41_TX_USER_PATT14_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG41_TX_USER_PATT14_SHIFT_MASK) & FIELD_RXTX_REG41_TX_USER_PATT14_MASK))

#define RESERVE_BITS_CH0_RXTX_REG41 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG41 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG41 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG41 0x00000000
/****** rxtx_reg41 END *****/

/*****rxtx_reg42 START *****/
#define FIELD_RXTX_REG42_TX_USER_PATT13_LSB		0
#define FIELD_RXTX_REG42_TX_USER_PATT13_MSB		15
#define FIELD_RXTX_REG42_TX_USER_PATT13_WIDTH		16
#define FIELD_RXTX_REG42_TX_USER_PATT13_MASK		0x0000ffff
#define FIELD_RXTX_REG42_TX_USER_PATT13_SHIFT_MASK		0x0
#define FIELD_RXTX_REG42_TX_USER_PATT13_RD(src)	((FIELD_RXTX_REG42_TX_USER_PATT13_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG42_TX_USER_PATT13_WR(dst)	(FIELD_RXTX_REG42_TX_USER_PATT13_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG42_TX_USER_PATT13_SHIFT_MASK))
#define FIELD_RXTX_REG42_TX_USER_PATT13_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG42_TX_USER_PATT13_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG42_TX_USER_PATT13_SHIFT_MASK) & FIELD_RXTX_REG42_TX_USER_PATT13_MASK))

#define RESERVE_BITS_CH0_RXTX_REG42 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG42 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG42 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG42 0x00000000
/****** rxtx_reg42 END *****/

/*****rxtx_reg43 START *****/
#define FIELD_RXTX_REG43_TX_USER_PATT12_LSB		0
#define FIELD_RXTX_REG43_TX_USER_PATT12_MSB		15
#define FIELD_RXTX_REG43_TX_USER_PATT12_WIDTH		16
#define FIELD_RXTX_REG43_TX_USER_PATT12_MASK		0x0000ffff
#define FIELD_RXTX_REG43_TX_USER_PATT12_SHIFT_MASK		0x0
#define FIELD_RXTX_REG43_TX_USER_PATT12_RD(src)	((FIELD_RXTX_REG43_TX_USER_PATT12_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG43_TX_USER_PATT12_WR(dst)	(FIELD_RXTX_REG43_TX_USER_PATT12_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG43_TX_USER_PATT12_SHIFT_MASK))
#define FIELD_RXTX_REG43_TX_USER_PATT12_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG43_TX_USER_PATT12_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG43_TX_USER_PATT12_SHIFT_MASK) & FIELD_RXTX_REG43_TX_USER_PATT12_MASK))

#define RESERVE_BITS_CH0_RXTX_REG43 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG43 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG43 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG43 0x00000000
/****** rxtx_reg43 END *****/

/*****rxtx_reg44 START *****/
#define FIELD_RXTX_REG44_TX_USER_PATT11_LSB		0
#define FIELD_RXTX_REG44_TX_USER_PATT11_MSB		15
#define FIELD_RXTX_REG44_TX_USER_PATT11_WIDTH		16
#define FIELD_RXTX_REG44_TX_USER_PATT11_MASK		0x0000ffff
#define FIELD_RXTX_REG44_TX_USER_PATT11_SHIFT_MASK		0x0
#define FIELD_RXTX_REG44_TX_USER_PATT11_RD(src)	((FIELD_RXTX_REG44_TX_USER_PATT11_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG44_TX_USER_PATT11_WR(dst)	(FIELD_RXTX_REG44_TX_USER_PATT11_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG44_TX_USER_PATT11_SHIFT_MASK))
#define FIELD_RXTX_REG44_TX_USER_PATT11_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG44_TX_USER_PATT11_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG44_TX_USER_PATT11_SHIFT_MASK) & FIELD_RXTX_REG44_TX_USER_PATT11_MASK))

#define RESERVE_BITS_CH0_RXTX_REG44 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG44 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG44 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG44 0x00000000
/****** rxtx_reg44 END *****/

/*****rxtx_reg45 START *****/
#define FIELD_RXTX_REG45_TX_USER_PATT10_LSB		0
#define FIELD_RXTX_REG45_TX_USER_PATT10_MSB		15
#define FIELD_RXTX_REG45_TX_USER_PATT10_WIDTH		16
#define FIELD_RXTX_REG45_TX_USER_PATT10_MASK		0x0000ffff
#define FIELD_RXTX_REG45_TX_USER_PATT10_SHIFT_MASK		0x0
#define FIELD_RXTX_REG45_TX_USER_PATT10_RD(src)	((FIELD_RXTX_REG45_TX_USER_PATT10_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG45_TX_USER_PATT10_WR(dst)	(FIELD_RXTX_REG45_TX_USER_PATT10_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG45_TX_USER_PATT10_SHIFT_MASK))
#define FIELD_RXTX_REG45_TX_USER_PATT10_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG45_TX_USER_PATT10_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG45_TX_USER_PATT10_SHIFT_MASK) & FIELD_RXTX_REG45_TX_USER_PATT10_MASK))

#define RESERVE_BITS_CH0_RXTX_REG45 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG45 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG45 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG45 0x00000000
/****** rxtx_reg45 END *****/

/*****rxtx_reg46 START *****/
#define FIELD_RXTX_REG46_TX_USER_PATT9_LSB		0
#define FIELD_RXTX_REG46_TX_USER_PATT9_MSB		15
#define FIELD_RXTX_REG46_TX_USER_PATT9_WIDTH		16
#define FIELD_RXTX_REG46_TX_USER_PATT9_MASK		0x0000ffff
#define FIELD_RXTX_REG46_TX_USER_PATT9_SHIFT_MASK		0x0
#define FIELD_RXTX_REG46_TX_USER_PATT9_RD(src)	((FIELD_RXTX_REG46_TX_USER_PATT9_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG46_TX_USER_PATT9_WR(dst)	(FIELD_RXTX_REG46_TX_USER_PATT9_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG46_TX_USER_PATT9_SHIFT_MASK))
#define FIELD_RXTX_REG46_TX_USER_PATT9_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG46_TX_USER_PATT9_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG46_TX_USER_PATT9_SHIFT_MASK) & FIELD_RXTX_REG46_TX_USER_PATT9_MASK))

#define RESERVE_BITS_CH0_RXTX_REG46 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG46 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG46 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG46 0x00000000
/****** rxtx_reg46 END *****/

/*****rxtx_reg47 START *****/
#define FIELD_RXTX_REG47_TX_USER_PATT8_LSB		0
#define FIELD_RXTX_REG47_TX_USER_PATT8_MSB		15
#define FIELD_RXTX_REG47_TX_USER_PATT8_WIDTH		16
#define FIELD_RXTX_REG47_TX_USER_PATT8_MASK		0x0000ffff
#define FIELD_RXTX_REG47_TX_USER_PATT8_SHIFT_MASK		0x0
#define FIELD_RXTX_REG47_TX_USER_PATT8_RD(src)	((FIELD_RXTX_REG47_TX_USER_PATT8_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG47_TX_USER_PATT8_WR(dst)	(FIELD_RXTX_REG47_TX_USER_PATT8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG47_TX_USER_PATT8_SHIFT_MASK))
#define FIELD_RXTX_REG47_TX_USER_PATT8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG47_TX_USER_PATT8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG47_TX_USER_PATT8_SHIFT_MASK) & FIELD_RXTX_REG47_TX_USER_PATT8_MASK))

#define RESERVE_BITS_CH0_RXTX_REG47 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG47 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG47 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG47 0x00000000
/****** rxtx_reg47 END *****/

/*****rxtx_reg48 START *****/
#define FIELD_RXTX_REG48_TX_USER_PATT7_LSB		0
#define FIELD_RXTX_REG48_TX_USER_PATT7_MSB		15
#define FIELD_RXTX_REG48_TX_USER_PATT7_WIDTH		16
#define FIELD_RXTX_REG48_TX_USER_PATT7_MASK		0x0000ffff
#define FIELD_RXTX_REG48_TX_USER_PATT7_SHIFT_MASK		0x0
#define FIELD_RXTX_REG48_TX_USER_PATT7_RD(src)	((FIELD_RXTX_REG48_TX_USER_PATT7_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG48_TX_USER_PATT7_WR(dst)	(FIELD_RXTX_REG48_TX_USER_PATT7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG48_TX_USER_PATT7_SHIFT_MASK))
#define FIELD_RXTX_REG48_TX_USER_PATT7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG48_TX_USER_PATT7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG48_TX_USER_PATT7_SHIFT_MASK) & FIELD_RXTX_REG48_TX_USER_PATT7_MASK))

#define RESERVE_BITS_CH0_RXTX_REG48 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG48 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG48 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG48 0x00000000
/****** rxtx_reg48 END *****/

/*****rxtx_reg49 START *****/
#define FIELD_RXTX_REG49_TX_USER_PATT6_LSB		0
#define FIELD_RXTX_REG49_TX_USER_PATT6_MSB		15
#define FIELD_RXTX_REG49_TX_USER_PATT6_WIDTH		16
#define FIELD_RXTX_REG49_TX_USER_PATT6_MASK		0x0000ffff
#define FIELD_RXTX_REG49_TX_USER_PATT6_SHIFT_MASK		0x0
#define FIELD_RXTX_REG49_TX_USER_PATT6_RD(src)	((FIELD_RXTX_REG49_TX_USER_PATT6_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG49_TX_USER_PATT6_WR(dst)	(FIELD_RXTX_REG49_TX_USER_PATT6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG49_TX_USER_PATT6_SHIFT_MASK))
#define FIELD_RXTX_REG49_TX_USER_PATT6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG49_TX_USER_PATT6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG49_TX_USER_PATT6_SHIFT_MASK) & FIELD_RXTX_REG49_TX_USER_PATT6_MASK))

#define RESERVE_BITS_CH0_RXTX_REG49 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG49 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG49 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG49 0x00000000
/****** rxtx_reg49 END *****/

/*****rxtx_reg50 START *****/
#define FIELD_RXTX_REG50_TX_USER_PATT5_LSB		0
#define FIELD_RXTX_REG50_TX_USER_PATT5_MSB		15
#define FIELD_RXTX_REG50_TX_USER_PATT5_WIDTH		16
#define FIELD_RXTX_REG50_TX_USER_PATT5_MASK		0x0000ffff
#define FIELD_RXTX_REG50_TX_USER_PATT5_SHIFT_MASK		0x0
#define FIELD_RXTX_REG50_TX_USER_PATT5_RD(src)	((FIELD_RXTX_REG50_TX_USER_PATT5_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG50_TX_USER_PATT5_WR(dst)	(FIELD_RXTX_REG50_TX_USER_PATT5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG50_TX_USER_PATT5_SHIFT_MASK))
#define FIELD_RXTX_REG50_TX_USER_PATT5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG50_TX_USER_PATT5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG50_TX_USER_PATT5_SHIFT_MASK) & FIELD_RXTX_REG50_TX_USER_PATT5_MASK))

#define RESERVE_BITS_CH0_RXTX_REG50 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG50 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG50 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG50 0x00000000
/****** rxtx_reg50 END *****/

/*****rxtx_reg51 START *****/
#define FIELD_RXTX_REG51_TX_USER_PATT4_LSB		0
#define FIELD_RXTX_REG51_TX_USER_PATT4_MSB		15
#define FIELD_RXTX_REG51_TX_USER_PATT4_WIDTH		16
#define FIELD_RXTX_REG51_TX_USER_PATT4_MASK		0x0000ffff
#define FIELD_RXTX_REG51_TX_USER_PATT4_SHIFT_MASK		0x0
#define FIELD_RXTX_REG51_TX_USER_PATT4_RD(src)	((FIELD_RXTX_REG51_TX_USER_PATT4_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG51_TX_USER_PATT4_WR(dst)	(FIELD_RXTX_REG51_TX_USER_PATT4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG51_TX_USER_PATT4_SHIFT_MASK))
#define FIELD_RXTX_REG51_TX_USER_PATT4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG51_TX_USER_PATT4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG51_TX_USER_PATT4_SHIFT_MASK) & FIELD_RXTX_REG51_TX_USER_PATT4_MASK))

#define RESERVE_BITS_CH0_RXTX_REG51 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG51 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG51 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG51 0x00000000
/****** rxtx_reg51 END *****/

/*****rxtx_reg52 START *****/
#define FIELD_RXTX_REG52_TX_USER_PATT3_LSB		0
#define FIELD_RXTX_REG52_TX_USER_PATT3_MSB		15
#define FIELD_RXTX_REG52_TX_USER_PATT3_WIDTH		16
#define FIELD_RXTX_REG52_TX_USER_PATT3_MASK		0x0000ffff
#define FIELD_RXTX_REG52_TX_USER_PATT3_SHIFT_MASK		0x0
#define FIELD_RXTX_REG52_TX_USER_PATT3_RD(src)	((FIELD_RXTX_REG52_TX_USER_PATT3_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG52_TX_USER_PATT3_WR(dst)	(FIELD_RXTX_REG52_TX_USER_PATT3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG52_TX_USER_PATT3_SHIFT_MASK))
#define FIELD_RXTX_REG52_TX_USER_PATT3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG52_TX_USER_PATT3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG52_TX_USER_PATT3_SHIFT_MASK) & FIELD_RXTX_REG52_TX_USER_PATT3_MASK))

#define RESERVE_BITS_CH0_RXTX_REG52 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG52 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG52 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG52 0x00000000
/****** rxtx_reg52 END *****/

/*****rxtx_reg53 START *****/
#define FIELD_RXTX_REG53_TX_USER_PATT2_LSB		0
#define FIELD_RXTX_REG53_TX_USER_PATT2_MSB		15
#define FIELD_RXTX_REG53_TX_USER_PATT2_WIDTH		16
#define FIELD_RXTX_REG53_TX_USER_PATT2_MASK		0x0000ffff
#define FIELD_RXTX_REG53_TX_USER_PATT2_SHIFT_MASK		0x0
#define FIELD_RXTX_REG53_TX_USER_PATT2_RD(src)	((FIELD_RXTX_REG53_TX_USER_PATT2_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG53_TX_USER_PATT2_WR(dst)	(FIELD_RXTX_REG53_TX_USER_PATT2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG53_TX_USER_PATT2_SHIFT_MASK))
#define FIELD_RXTX_REG53_TX_USER_PATT2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG53_TX_USER_PATT2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG53_TX_USER_PATT2_SHIFT_MASK) & FIELD_RXTX_REG53_TX_USER_PATT2_MASK))

#define RESERVE_BITS_CH0_RXTX_REG53 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG53 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG53 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG53 0x00000000
/****** rxtx_reg53 END *****/

/*****rxtx_reg54 START *****/
#define FIELD_RXTX_REG54_TX_USER_PATT1_LSB		0
#define FIELD_RXTX_REG54_TX_USER_PATT1_MSB		15
#define FIELD_RXTX_REG54_TX_USER_PATT1_WIDTH		16
#define FIELD_RXTX_REG54_TX_USER_PATT1_MASK		0x0000ffff
#define FIELD_RXTX_REG54_TX_USER_PATT1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG54_TX_USER_PATT1_RD(src)	((FIELD_RXTX_REG54_TX_USER_PATT1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG54_TX_USER_PATT1_WR(dst)	(FIELD_RXTX_REG54_TX_USER_PATT1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG54_TX_USER_PATT1_SHIFT_MASK))
#define FIELD_RXTX_REG54_TX_USER_PATT1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG54_TX_USER_PATT1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG54_TX_USER_PATT1_SHIFT_MASK) & FIELD_RXTX_REG54_TX_USER_PATT1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG54 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG54 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG54 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG54 0x00000000
/****** rxtx_reg54 END *****/

/*****rxtx_reg55 START *****/
#define FIELD_RXTX_REG55_TX_USER_PATT0_LSB		0
#define FIELD_RXTX_REG55_TX_USER_PATT0_MSB		15
#define FIELD_RXTX_REG55_TX_USER_PATT0_WIDTH		16
#define FIELD_RXTX_REG55_TX_USER_PATT0_MASK		0x0000ffff
#define FIELD_RXTX_REG55_TX_USER_PATT0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG55_TX_USER_PATT0_RD(src)	((FIELD_RXTX_REG55_TX_USER_PATT0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG55_TX_USER_PATT0_WR(dst)	(FIELD_RXTX_REG55_TX_USER_PATT0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG55_TX_USER_PATT0_SHIFT_MASK))
#define FIELD_RXTX_REG55_TX_USER_PATT0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG55_TX_USER_PATT0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG55_TX_USER_PATT0_SHIFT_MASK) & FIELD_RXTX_REG55_TX_USER_PATT0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG55 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG55 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG55 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG55 0x00000000
/****** rxtx_reg55 END *****/

/*****rxtx_reg56 START *****/
#define FIELD_RXTX_REG56_RX_USER_PATT4_LSB		14
#define FIELD_RXTX_REG56_RX_USER_PATT4_MSB		15
#define FIELD_RXTX_REG56_RX_USER_PATT4_WIDTH		2
#define FIELD_RXTX_REG56_RX_USER_PATT4_MASK		0x0000c000
#define FIELD_RXTX_REG56_RX_USER_PATT4_SHIFT_MASK		0xe
#define FIELD_RXTX_REG56_RX_USER_PATT4_RD(src)	((FIELD_RXTX_REG56_RX_USER_PATT4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG56_RX_USER_PATT4_SHIFT_MASK)
#define FIELD_RXTX_REG56_RX_USER_PATT4_WR(dst)	(FIELD_RXTX_REG56_RX_USER_PATT4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG56_RX_USER_PATT4_SHIFT_MASK))
#define FIELD_RXTX_REG56_RX_USER_PATT4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG56_RX_USER_PATT4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG56_RX_USER_PATT4_SHIFT_MASK) & FIELD_RXTX_REG56_RX_USER_PATT4_MASK))

#define FIELD_RXTX_REG56_RESERVED_13_LSB		0
#define FIELD_RXTX_REG56_RESERVED_13_MSB		13
#define FIELD_RXTX_REG56_RESERVED_13_WIDTH		14
#define FIELD_RXTX_REG56_RESERVED_13_MASK		0x00003fff
#define FIELD_RXTX_REG56_RESERVED_13_SHIFT_MASK		0x0
#define FIELD_RXTX_REG56_RESERVED_13_RD(src)	((FIELD_RXTX_REG56_RESERVED_13_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG56_RESERVED_13_WR(dst)	(FIELD_RXTX_REG56_RESERVED_13_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG56_RESERVED_13_SHIFT_MASK))
#define FIELD_RXTX_REG56_RESERVED_13_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG56_RESERVED_13_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG56_RESERVED_13_SHIFT_MASK) & FIELD_RXTX_REG56_RESERVED_13_MASK))

#define RESERVE_BITS_CH0_RXTX_REG56 0x00003fff
#define SELF_CLEAR_BITS_CH0_RXTX_REG56 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG56 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG56 0x0000ffff
/****** rxtx_reg56 END *****/

/*****rxtx_reg57 START *****/
#define FIELD_RXTX_REG57_RX_USER_PATT3_LSB		0
#define FIELD_RXTX_REG57_RX_USER_PATT3_MSB		15
#define FIELD_RXTX_REG57_RX_USER_PATT3_WIDTH		16
#define FIELD_RXTX_REG57_RX_USER_PATT3_MASK		0x0000ffff
#define FIELD_RXTX_REG57_RX_USER_PATT3_SHIFT_MASK		0x0
#define FIELD_RXTX_REG57_RX_USER_PATT3_RD(src)	((FIELD_RXTX_REG57_RX_USER_PATT3_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG57_RX_USER_PATT3_WR(dst)	(FIELD_RXTX_REG57_RX_USER_PATT3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG57_RX_USER_PATT3_SHIFT_MASK))
#define FIELD_RXTX_REG57_RX_USER_PATT3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG57_RX_USER_PATT3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG57_RX_USER_PATT3_SHIFT_MASK) & FIELD_RXTX_REG57_RX_USER_PATT3_MASK))

#define RESERVE_BITS_CH0_RXTX_REG57 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG57 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG57 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG57 0x0000ffff
/****** rxtx_reg57 END *****/

/*****rxtx_reg58 START *****/
#define FIELD_RXTX_REG58_RX_USER_PATT2_LSB		0
#define FIELD_RXTX_REG58_RX_USER_PATT2_MSB		15
#define FIELD_RXTX_REG58_RX_USER_PATT2_WIDTH		16
#define FIELD_RXTX_REG58_RX_USER_PATT2_MASK		0x0000ffff
#define FIELD_RXTX_REG58_RX_USER_PATT2_SHIFT_MASK		0x0
#define FIELD_RXTX_REG58_RX_USER_PATT2_RD(src)	((FIELD_RXTX_REG58_RX_USER_PATT2_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG58_RX_USER_PATT2_WR(dst)	(FIELD_RXTX_REG58_RX_USER_PATT2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG58_RX_USER_PATT2_SHIFT_MASK))
#define FIELD_RXTX_REG58_RX_USER_PATT2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG58_RX_USER_PATT2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG58_RX_USER_PATT2_SHIFT_MASK) & FIELD_RXTX_REG58_RX_USER_PATT2_MASK))

#define RESERVE_BITS_CH0_RXTX_REG58 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG58 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG58 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG58 0x0000ffff
/****** rxtx_reg58 END *****/

/*****rxtx_reg59 START *****/
#define FIELD_RXTX_REG59_RX_USER_PATT1_LSB		0
#define FIELD_RXTX_REG59_RX_USER_PATT1_MSB		15
#define FIELD_RXTX_REG59_RX_USER_PATT1_WIDTH		16
#define FIELD_RXTX_REG59_RX_USER_PATT1_MASK		0x0000ffff
#define FIELD_RXTX_REG59_RX_USER_PATT1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG59_RX_USER_PATT1_RD(src)	((FIELD_RXTX_REG59_RX_USER_PATT1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG59_RX_USER_PATT1_WR(dst)	(FIELD_RXTX_REG59_RX_USER_PATT1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG59_RX_USER_PATT1_SHIFT_MASK))
#define FIELD_RXTX_REG59_RX_USER_PATT1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG59_RX_USER_PATT1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG59_RX_USER_PATT1_SHIFT_MASK) & FIELD_RXTX_REG59_RX_USER_PATT1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG59 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG59 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG59 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG59 0x0000ffff
/****** rxtx_reg59 END *****/

/*****rxtx_reg60 START *****/
#define FIELD_RXTX_REG60_RX_USER_PATT0_LSB		0
#define FIELD_RXTX_REG60_RX_USER_PATT0_MSB		15
#define FIELD_RXTX_REG60_RX_USER_PATT0_WIDTH		16
#define FIELD_RXTX_REG60_RX_USER_PATT0_MASK		0x0000ffff
#define FIELD_RXTX_REG60_RX_USER_PATT0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG60_RX_USER_PATT0_RD(src)	((FIELD_RXTX_REG60_RX_USER_PATT0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG60_RX_USER_PATT0_WR(dst)	(FIELD_RXTX_REG60_RX_USER_PATT0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG60_RX_USER_PATT0_SHIFT_MASK))
#define FIELD_RXTX_REG60_RX_USER_PATT0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG60_RX_USER_PATT0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG60_RX_USER_PATT0_SHIFT_MASK) & FIELD_RXTX_REG60_RX_USER_PATT0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG60 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG60 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG60 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG60 0x0000ffff
/****** rxtx_reg60 END *****/

/*****rxtx_reg61 START *****/
#define FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_LSB		15
#define FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_MSB		15
#define FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_WIDTH		1
#define FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_MASK		0x00008000
#define FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_SHIFT_MASK		0xf
#define FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_RD(src)	((FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_SHIFT_MASK)
#define FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_WR(dst)	(FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_SHIFT_MASK))
#define FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_SHIFT_MASK) & FIELD_RXTX_REG61_RX_HSLS_PLL_SELECT_MASK))

#define FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_LSB		14
#define FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_MSB		14
#define FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_WIDTH		1
#define FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_MASK		0x00004000
#define FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_SHIFT_MASK		0xe
#define FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_RD(src)	((FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_SHIFT_MASK)
#define FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_WR(dst)	(FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_SHIFT_MASK))
#define FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_SHIFT_MASK) & FIELD_RXTX_REG61_TX_HSLS_PLL_SELECT_MASK))

#define FIELD_RXTX_REG61_SPD_SEL_CDR_LSB		10
#define FIELD_RXTX_REG61_SPD_SEL_CDR_MSB		13
#define FIELD_RXTX_REG61_SPD_SEL_CDR_WIDTH		4
#define FIELD_RXTX_REG61_SPD_SEL_CDR_MASK		0x00003c00
#define FIELD_RXTX_REG61_SPD_SEL_CDR_SHIFT_MASK		0xa
#define FIELD_RXTX_REG61_SPD_SEL_CDR_RD(src)	((FIELD_RXTX_REG61_SPD_SEL_CDR_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_SPD_SEL_CDR_SHIFT_MASK)
#define FIELD_RXTX_REG61_SPD_SEL_CDR_WR(dst)	(FIELD_RXTX_REG61_SPD_SEL_CDR_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_SPD_SEL_CDR_SHIFT_MASK))
#define FIELD_RXTX_REG61_SPD_SEL_CDR_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_SPD_SEL_CDR_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_SPD_SEL_CDR_SHIFT_MASK) & FIELD_RXTX_REG61_SPD_SEL_CDR_MASK))

#define FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_LSB		9
#define FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_MSB		9
#define FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_WIDTH		1
#define FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_MASK		0x00000200
#define FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_SHIFT_MASK		0x9
#define FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_RD(src)	((FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_SHIFT_MASK)
#define FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_WR(dst)	(FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_SHIFT_MASK))
#define FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_SHIFT_MASK) & FIELD_RXTX_REG61_EYE_MONITOR_CAPTURE_MASK))

#define FIELD_RXTX_REG61_EYE_ACC_RESETB_LSB		8
#define FIELD_RXTX_REG61_EYE_ACC_RESETB_MSB		8
#define FIELD_RXTX_REG61_EYE_ACC_RESETB_WIDTH		1
#define FIELD_RXTX_REG61_EYE_ACC_RESETB_MASK		0x00000100
#define FIELD_RXTX_REG61_EYE_ACC_RESETB_SHIFT_MASK		0x8
#define FIELD_RXTX_REG61_EYE_ACC_RESETB_RD(src)	((FIELD_RXTX_REG61_EYE_ACC_RESETB_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_EYE_ACC_RESETB_SHIFT_MASK)
#define FIELD_RXTX_REG61_EYE_ACC_RESETB_WR(dst)	(FIELD_RXTX_REG61_EYE_ACC_RESETB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_EYE_ACC_RESETB_SHIFT_MASK))
#define FIELD_RXTX_REG61_EYE_ACC_RESETB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_EYE_ACC_RESETB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_EYE_ACC_RESETB_SHIFT_MASK) & FIELD_RXTX_REG61_EYE_ACC_RESETB_MASK))

#define FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_LSB		6
#define FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_MSB		7
#define FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_WIDTH		2
#define FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_MASK		0x000000c0
#define FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_SHIFT_MASK		0x6
#define FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_RD(src)	((FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_SHIFT_MASK)
#define FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_WR(dst)	(FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_SHIFT_MASK) & FIELD_RXTX_REG61_EYE_COUNT_WIDTH_SEL_MASK))

#define FIELD_RXTX_REG61_BERT_RESETB_LSB		5
#define FIELD_RXTX_REG61_BERT_RESETB_MSB		5
#define FIELD_RXTX_REG61_BERT_RESETB_WIDTH		1
#define FIELD_RXTX_REG61_BERT_RESETB_MASK		0x00000020
#define FIELD_RXTX_REG61_BERT_RESETB_SHIFT_MASK		0x5
#define FIELD_RXTX_REG61_BERT_RESETB_RD(src)	((FIELD_RXTX_REG61_BERT_RESETB_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_BERT_RESETB_SHIFT_MASK)
#define FIELD_RXTX_REG61_BERT_RESETB_WR(dst)	(FIELD_RXTX_REG61_BERT_RESETB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_BERT_RESETB_SHIFT_MASK))
#define FIELD_RXTX_REG61_BERT_RESETB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_BERT_RESETB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_BERT_RESETB_SHIFT_MASK) & FIELD_RXTX_REG61_BERT_RESETB_MASK))

#define FIELD_RXTX_REG61_ISCAN_INBERT_LSB		4
#define FIELD_RXTX_REG61_ISCAN_INBERT_MSB		4
#define FIELD_RXTX_REG61_ISCAN_INBERT_WIDTH		1
#define FIELD_RXTX_REG61_ISCAN_INBERT_MASK		0x00000010
#define FIELD_RXTX_REG61_ISCAN_INBERT_SHIFT_MASK		0x4
#define FIELD_RXTX_REG61_ISCAN_INBERT_RD(src)	((FIELD_RXTX_REG61_ISCAN_INBERT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_ISCAN_INBERT_SHIFT_MASK)
#define FIELD_RXTX_REG61_ISCAN_INBERT_WR(dst)	(FIELD_RXTX_REG61_ISCAN_INBERT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_ISCAN_INBERT_SHIFT_MASK))
#define FIELD_RXTX_REG61_ISCAN_INBERT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_ISCAN_INBERT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_ISCAN_INBERT_SHIFT_MASK) & FIELD_RXTX_REG61_ISCAN_INBERT_MASK))

#define FIELD_RXTX_REG61_LOADFREQ_SHIFT_LSB		3
#define FIELD_RXTX_REG61_LOADFREQ_SHIFT_MSB		3
#define FIELD_RXTX_REG61_LOADFREQ_SHIFT_WIDTH		1
#define FIELD_RXTX_REG61_LOADFREQ_SHIFT_MASK		0x00000008
#define FIELD_RXTX_REG61_LOADFREQ_SHIFT_SHIFT_MASK		0x3
#define FIELD_RXTX_REG61_LOADFREQ_SHIFT_RD(src)	((FIELD_RXTX_REG61_LOADFREQ_SHIFT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_LOADFREQ_SHIFT_SHIFT_MASK)
#define FIELD_RXTX_REG61_LOADFREQ_SHIFT_WR(dst)	(FIELD_RXTX_REG61_LOADFREQ_SHIFT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_LOADFREQ_SHIFT_SHIFT_MASK))
#define FIELD_RXTX_REG61_LOADFREQ_SHIFT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_LOADFREQ_SHIFT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_LOADFREQ_SHIFT_SHIFT_MASK) & FIELD_RXTX_REG61_LOADFREQ_SHIFT_MASK))

#define FIELD_RXTX_REG61_MU_TIMER_RESET_LSB		2
#define FIELD_RXTX_REG61_MU_TIMER_RESET_MSB		2
#define FIELD_RXTX_REG61_MU_TIMER_RESET_WIDTH		1
#define FIELD_RXTX_REG61_MU_TIMER_RESET_MASK		0x00000004
#define FIELD_RXTX_REG61_MU_TIMER_RESET_SHIFT_MASK		0x2
#define FIELD_RXTX_REG61_MU_TIMER_RESET_RD(src)	((FIELD_RXTX_REG61_MU_TIMER_RESET_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_MU_TIMER_RESET_SHIFT_MASK)
#define FIELD_RXTX_REG61_MU_TIMER_RESET_WR(dst)	(FIELD_RXTX_REG61_MU_TIMER_RESET_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_MU_TIMER_RESET_SHIFT_MASK))
#define FIELD_RXTX_REG61_MU_TIMER_RESET_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_MU_TIMER_RESET_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_MU_TIMER_RESET_SHIFT_MASK) & FIELD_RXTX_REG61_MU_TIMER_RESET_MASK))

#define FIELD_RXTX_REG61_BLWC_MAN_ENA_LSB		1
#define FIELD_RXTX_REG61_BLWC_MAN_ENA_MSB		1
#define FIELD_RXTX_REG61_BLWC_MAN_ENA_WIDTH		1
#define FIELD_RXTX_REG61_BLWC_MAN_ENA_MASK		0x00000002
#define FIELD_RXTX_REG61_BLWC_MAN_ENA_SHIFT_MASK		0x1
#define FIELD_RXTX_REG61_BLWC_MAN_ENA_RD(src)	((FIELD_RXTX_REG61_BLWC_MAN_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG61_BLWC_MAN_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG61_BLWC_MAN_ENA_WR(dst)	(FIELD_RXTX_REG61_BLWC_MAN_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_BLWC_MAN_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG61_BLWC_MAN_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_BLWC_MAN_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_BLWC_MAN_ENA_SHIFT_MASK) & FIELD_RXTX_REG61_BLWC_MAN_ENA_MASK))

#define FIELD_RXTX_REG61_DFE_TAB_ACCB_LSB		0
#define FIELD_RXTX_REG61_DFE_TAB_ACCB_MSB		0
#define FIELD_RXTX_REG61_DFE_TAB_ACCB_WIDTH		1
#define FIELD_RXTX_REG61_DFE_TAB_ACCB_MASK		0x00000001
#define FIELD_RXTX_REG61_DFE_TAB_ACCB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG61_DFE_TAB_ACCB_RD(src)	((FIELD_RXTX_REG61_DFE_TAB_ACCB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG61_DFE_TAB_ACCB_WR(dst)	(FIELD_RXTX_REG61_DFE_TAB_ACCB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG61_DFE_TAB_ACCB_SHIFT_MASK))
#define FIELD_RXTX_REG61_DFE_TAB_ACCB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG61_DFE_TAB_ACCB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG61_DFE_TAB_ACCB_SHIFT_MASK) & FIELD_RXTX_REG61_DFE_TAB_ACCB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG61 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG61 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG61 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG61 0x00000000
/****** rxtx_reg61 END *****/

/*****rxtx_reg62 START *****/
#define FIELD_RXTX_REG62_RESERVED_15_LSB		15
#define FIELD_RXTX_REG62_RESERVED_15_MSB		15
#define FIELD_RXTX_REG62_RESERVED_15_WIDTH		1
#define FIELD_RXTX_REG62_RESERVED_15_MASK		0x00008000
#define FIELD_RXTX_REG62_RESERVED_15_SHIFT_MASK		0xf
#define FIELD_RXTX_REG62_RESERVED_15_RD(src)	((FIELD_RXTX_REG62_RESERVED_15_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG62_RESERVED_15_SHIFT_MASK)
#define FIELD_RXTX_REG62_RESERVED_15_WR(dst)	(FIELD_RXTX_REG62_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG62_RESERVED_15_SHIFT_MASK))
#define FIELD_RXTX_REG62_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG62_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG62_RESERVED_15_SHIFT_MASK) & FIELD_RXTX_REG62_RESERVED_15_MASK))

#define FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_LSB		14
#define FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_MSB		14
#define FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_WIDTH		1
#define FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_MASK		0x00004000
#define FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_SHIFT_MASK		0xe
#define FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_RD(src)	((FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_SHIFT_MASK)
#define FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_WR(dst)	(FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_SHIFT_MASK))
#define FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_SHIFT_MASK) & FIELD_RXTX_REG62_H1_QLATCH_SIGN_INV_MASK))

#define FIELD_RXTX_REG62_PERIOD_H1_QLATCH_LSB		11
#define FIELD_RXTX_REG62_PERIOD_H1_QLATCH_MSB		13
#define FIELD_RXTX_REG62_PERIOD_H1_QLATCH_WIDTH		3
#define FIELD_RXTX_REG62_PERIOD_H1_QLATCH_MASK		0x00003800
#define FIELD_RXTX_REG62_PERIOD_H1_QLATCH_SHIFT_MASK		0xb
#define FIELD_RXTX_REG62_PERIOD_H1_QLATCH_RD(src)	((FIELD_RXTX_REG62_PERIOD_H1_QLATCH_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG62_PERIOD_H1_QLATCH_SHIFT_MASK)
#define FIELD_RXTX_REG62_PERIOD_H1_QLATCH_WR(dst)	(FIELD_RXTX_REG62_PERIOD_H1_QLATCH_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG62_PERIOD_H1_QLATCH_SHIFT_MASK))
#define FIELD_RXTX_REG62_PERIOD_H1_QLATCH_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG62_PERIOD_H1_QLATCH_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG62_PERIOD_H1_QLATCH_SHIFT_MASK) & FIELD_RXTX_REG62_PERIOD_H1_QLATCH_MASK))

#define FIELD_RXTX_REG62_SWITCH_H1_QLATCH_LSB		10
#define FIELD_RXTX_REG62_SWITCH_H1_QLATCH_MSB		10
#define FIELD_RXTX_REG62_SWITCH_H1_QLATCH_WIDTH		1
#define FIELD_RXTX_REG62_SWITCH_H1_QLATCH_MASK		0x00000400
#define FIELD_RXTX_REG62_SWITCH_H1_QLATCH_SHIFT_MASK		0xa
#define FIELD_RXTX_REG62_SWITCH_H1_QLATCH_RD(src)	((FIELD_RXTX_REG62_SWITCH_H1_QLATCH_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG62_SWITCH_H1_QLATCH_SHIFT_MASK)
#define FIELD_RXTX_REG62_SWITCH_H1_QLATCH_WR(dst)	(FIELD_RXTX_REG62_SWITCH_H1_QLATCH_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG62_SWITCH_H1_QLATCH_SHIFT_MASK))
#define FIELD_RXTX_REG62_SWITCH_H1_QLATCH_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG62_SWITCH_H1_QLATCH_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG62_SWITCH_H1_QLATCH_SHIFT_MASK) & FIELD_RXTX_REG62_SWITCH_H1_QLATCH_MASK))

#define FIELD_RXTX_REG62_EYE_COUNT_THRES_LSB		0
#define FIELD_RXTX_REG62_EYE_COUNT_THRES_MSB		9
#define FIELD_RXTX_REG62_EYE_COUNT_THRES_WIDTH		10
#define FIELD_RXTX_REG62_EYE_COUNT_THRES_MASK		0x000003ff
#define FIELD_RXTX_REG62_EYE_COUNT_THRES_SHIFT_MASK		0x0
#define FIELD_RXTX_REG62_EYE_COUNT_THRES_RD(src)	((FIELD_RXTX_REG62_EYE_COUNT_THRES_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG62_EYE_COUNT_THRES_WR(dst)	(FIELD_RXTX_REG62_EYE_COUNT_THRES_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG62_EYE_COUNT_THRES_SHIFT_MASK))
#define FIELD_RXTX_REG62_EYE_COUNT_THRES_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG62_EYE_COUNT_THRES_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG62_EYE_COUNT_THRES_SHIFT_MASK) & FIELD_RXTX_REG62_EYE_COUNT_THRES_MASK))

#define RESERVE_BITS_CH0_RXTX_REG62 0x00008000
#define SELF_CLEAR_BITS_CH0_RXTX_REG62 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG62 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG62 0x00000000
/****** rxtx_reg62 END *****/

/*****rxtx_reg63 START *****/
#define FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_LSB		5
#define FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_MSB		15
#define FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_WIDTH		11
#define FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_MASK		0x0000ffe0
#define FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_SHIFT_MASK		0x5
#define FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_RD(src)	((FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_SHIFT_MASK)
#define FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_WR(dst)	(FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_SHIFT_MASK) & FIELD_RXTX_REG63_INITFREQ_SHIFT_MSB_MASK))

#define FIELD_RXTX_REG63_RESERVED_4_LSB		0
#define FIELD_RXTX_REG63_RESERVED_4_MSB		4
#define FIELD_RXTX_REG63_RESERVED_4_WIDTH		5
#define FIELD_RXTX_REG63_RESERVED_4_MASK		0x0000001f
#define FIELD_RXTX_REG63_RESERVED_4_SHIFT_MASK		0x0
#define FIELD_RXTX_REG63_RESERVED_4_RD(src)	((FIELD_RXTX_REG63_RESERVED_4_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG63_RESERVED_4_WR(dst)	(FIELD_RXTX_REG63_RESERVED_4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG63_RESERVED_4_SHIFT_MASK))
#define FIELD_RXTX_REG63_RESERVED_4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG63_RESERVED_4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG63_RESERVED_4_SHIFT_MASK) & FIELD_RXTX_REG63_RESERVED_4_MASK))

#define RESERVE_BITS_CH0_RXTX_REG63 0x0000001f
#define SELF_CLEAR_BITS_CH0_RXTX_REG63 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG63 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG63 0x00000000
/****** rxtx_reg63 END *****/

/*****rxtx_reg64 START *****/
#define FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_LSB		0
#define FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_MSB		15
#define FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_WIDTH		16
#define FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_RD(src)	((FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_WR(dst)	(FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_SHIFT_MASK) & FIELD_RXTX_REG64_INITFREQ_SHIFT_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG64 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG64 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG64 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG64 0x00000000
/****** rxtx_reg64 END *****/

/*****rxtx_reg65 START *****/
#define FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_LSB		0
#define FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_MSB		15
#define FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_WIDTH		16
#define FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_RD(src)	((FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_WR(dst)	(FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_SHIFT_MASK) & FIELD_RXTX_REG65_LOOPBW_TAP1_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG65 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG65 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG65 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG65 0x00000000
/****** rxtx_reg65 END *****/

/*****rxtx_reg66 START *****/
#define FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_LSB		0
#define FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_MSB		15
#define FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_WIDTH		16
#define FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_RD(src)	((FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_WR(dst)	(FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_SHIFT_MASK) & FIELD_RXTX_REG66_LOOPBW_TAP1_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG66 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG66 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG66 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG66 0x00000000
/****** rxtx_reg66 END *****/

/*****rxtx_reg67 START *****/
#define FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_LSB		0
#define FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_MSB		15
#define FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_WIDTH		16
#define FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_RD(src)	((FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_WR(dst)	(FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_SHIFT_MASK) & FIELD_RXTX_REG67_LOOPBW_TAP2_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG67 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG67 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG67 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG67 0x00000000
/****** rxtx_reg67 END *****/

/*****rxtx_reg68 START *****/
#define FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_LSB		0
#define FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_MSB		15
#define FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_WIDTH		16
#define FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_RD(src)	((FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_WR(dst)	(FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_SHIFT_MASK) & FIELD_RXTX_REG68_LOOPBW_TAP2_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG68 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG68 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG68 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG68 0x00000000
/****** rxtx_reg68 END *****/

/*****rxtx_reg69 START *****/
#define FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_LSB		0
#define FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_MSB		15
#define FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_WIDTH		16
#define FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_RD(src)	((FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_WR(dst)	(FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_SHIFT_MASK) & FIELD_RXTX_REG69_LOOPBW_TAP3_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG69 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG69 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG69 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG69 0x00000000
/****** rxtx_reg69 END *****/

/*****rxtx_reg70 START *****/
#define FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_LSB		0
#define FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_MSB		15
#define FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_WIDTH		16
#define FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_RD(src)	((FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_WR(dst)	(FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_SHIFT_MASK) & FIELD_RXTX_REG70_LOOPBW_TAP3_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG70 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG70 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG70 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG70 0x00000000
/****** rxtx_reg70 END *****/

/*****rxtx_reg71 START *****/
#define FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_LSB		0
#define FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_MSB		15
#define FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_WIDTH		16
#define FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_RD(src)	((FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_WR(dst)	(FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_SHIFT_MASK) & FIELD_RXTX_REG71_LOOPBW_TAP4_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG71 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG71 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG71 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG71 0x00000000
/****** rxtx_reg71 END *****/

/*****rxtx_reg72 START *****/
#define FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_LSB		0
#define FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_MSB		15
#define FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_WIDTH		16
#define FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_RD(src)	((FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_WR(dst)	(FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_SHIFT_MASK) & FIELD_RXTX_REG72_LOOPBW_TAP4_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG72 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG72 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG72 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG72 0x00000000
/****** rxtx_reg72 END *****/

/*****rxtx_reg73 START *****/
#define FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_LSB		0
#define FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_MSB		15
#define FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_WIDTH		16
#define FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_RD(src)	((FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_WR(dst)	(FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_SHIFT_MASK) & FIELD_RXTX_REG73_LOOPBW_TAP5_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG73 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG73 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG73 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG73 0x00000000
/****** rxtx_reg73 END *****/

/*****rxtx_reg74 START *****/
#define FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_LSB		0
#define FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_MSB		15
#define FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_WIDTH		16
#define FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_RD(src)	((FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_WR(dst)	(FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_SHIFT_MASK) & FIELD_RXTX_REG74_LOOPBW_TAP5_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG74 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG74 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG74 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG74 0x00000000
/****** rxtx_reg74 END *****/

/*****rxtx_reg75 START *****/
#define FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_LSB		0
#define FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_MSB		15
#define FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_WIDTH		16
#define FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_RD(src)	((FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_WR(dst)	(FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_SHIFT_MASK) & FIELD_RXTX_REG75_LOOPBW_TAP6_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG75 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG75 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG75 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG75 0x00000000
/****** rxtx_reg75 END *****/

/*****rxtx_reg76 START *****/
#define FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_LSB		0
#define FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_MSB		15
#define FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_WIDTH		16
#define FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_RD(src)	((FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_WR(dst)	(FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_SHIFT_MASK) & FIELD_RXTX_REG76_LOOPBW_TAP6_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG76 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG76 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG76 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG76 0x00000000
/****** rxtx_reg76 END *****/

/*****rxtx_reg77 START *****/
#define FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_LSB		0
#define FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_MSB		15
#define FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_WIDTH		16
#define FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_RD(src)	((FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_WR(dst)	(FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_SHIFT_MASK) & FIELD_RXTX_REG77_LOOPBW_TAP7_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG77 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG77 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG77 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG77 0x00000000
/****** rxtx_reg77 END *****/

/*****rxtx_reg78 START *****/
#define FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_LSB		0
#define FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_MSB		15
#define FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_WIDTH		16
#define FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_RD(src)	((FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_WR(dst)	(FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_SHIFT_MASK) & FIELD_RXTX_REG78_LOOPBW_TAP7_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG78 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG78 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG78 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG78 0x00000000
/****** rxtx_reg78 END *****/

/*****rxtx_reg79 START *****/
#define FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_LSB		0
#define FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_MSB		15
#define FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_WIDTH		16
#define FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_RD(src)	((FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_WR(dst)	(FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_SHIFT_MASK) & FIELD_RXTX_REG79_LOOPBW_TAP8_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG79 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG79 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG79 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG79 0x00000000
/****** rxtx_reg79 END *****/

/*****rxtx_reg80 START *****/
#define FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_LSB		0
#define FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_MSB		15
#define FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_WIDTH		16
#define FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_RD(src)	((FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_WR(dst)	(FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_SHIFT_MASK) & FIELD_RXTX_REG80_LOOPBW_TAP8_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG80 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG80 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG80 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG80 0x00000000
/****** rxtx_reg80 END *****/

/*****rxtx_reg81 START *****/
#define FIELD_RXTX_REG81_MU_DFE1_LSB		11
#define FIELD_RXTX_REG81_MU_DFE1_MSB		15
#define FIELD_RXTX_REG81_MU_DFE1_WIDTH		5
#define FIELD_RXTX_REG81_MU_DFE1_MASK		0x0000f800
#define FIELD_RXTX_REG81_MU_DFE1_SHIFT_MASK		0xb
#define FIELD_RXTX_REG81_MU_DFE1_RD(src)	((FIELD_RXTX_REG81_MU_DFE1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG81_MU_DFE1_SHIFT_MASK)
#define FIELD_RXTX_REG81_MU_DFE1_WR(dst)	(FIELD_RXTX_REG81_MU_DFE1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG81_MU_DFE1_SHIFT_MASK))
#define FIELD_RXTX_REG81_MU_DFE1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG81_MU_DFE1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG81_MU_DFE1_SHIFT_MASK) & FIELD_RXTX_REG81_MU_DFE1_MASK))

#define FIELD_RXTX_REG81_MU_DFE2_LSB		6
#define FIELD_RXTX_REG81_MU_DFE2_MSB		10
#define FIELD_RXTX_REG81_MU_DFE2_WIDTH		5
#define FIELD_RXTX_REG81_MU_DFE2_MASK		0x000007c0
#define FIELD_RXTX_REG81_MU_DFE2_SHIFT_MASK		0x6
#define FIELD_RXTX_REG81_MU_DFE2_RD(src)	((FIELD_RXTX_REG81_MU_DFE2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG81_MU_DFE2_SHIFT_MASK)
#define FIELD_RXTX_REG81_MU_DFE2_WR(dst)	(FIELD_RXTX_REG81_MU_DFE2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG81_MU_DFE2_SHIFT_MASK))
#define FIELD_RXTX_REG81_MU_DFE2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG81_MU_DFE2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG81_MU_DFE2_SHIFT_MASK) & FIELD_RXTX_REG81_MU_DFE2_MASK))

#define FIELD_RXTX_REG81_MU_DFE3_LSB		1
#define FIELD_RXTX_REG81_MU_DFE3_MSB		5
#define FIELD_RXTX_REG81_MU_DFE3_WIDTH		5
#define FIELD_RXTX_REG81_MU_DFE3_MASK		0x0000003e
#define FIELD_RXTX_REG81_MU_DFE3_SHIFT_MASK		0x1
#define FIELD_RXTX_REG81_MU_DFE3_RD(src)	((FIELD_RXTX_REG81_MU_DFE3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG81_MU_DFE3_SHIFT_MASK)
#define FIELD_RXTX_REG81_MU_DFE3_WR(dst)	(FIELD_RXTX_REG81_MU_DFE3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG81_MU_DFE3_SHIFT_MASK))
#define FIELD_RXTX_REG81_MU_DFE3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG81_MU_DFE3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG81_MU_DFE3_SHIFT_MASK) & FIELD_RXTX_REG81_MU_DFE3_MASK))

#define FIELD_RXTX_REG81_RESERVED_0_LSB		0
#define FIELD_RXTX_REG81_RESERVED_0_MSB		0
#define FIELD_RXTX_REG81_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG81_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG81_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG81_RESERVED_0_RD(src)	((FIELD_RXTX_REG81_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG81_RESERVED_0_WR(dst)	(FIELD_RXTX_REG81_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG81_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG81_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG81_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG81_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG81_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG81 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG81 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG81 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG81 0x00000000
/****** rxtx_reg81 END *****/

/*****rxtx_reg82 START *****/
#define FIELD_RXTX_REG82_MU_DFE4_LSB		11
#define FIELD_RXTX_REG82_MU_DFE4_MSB		15
#define FIELD_RXTX_REG82_MU_DFE4_WIDTH		5
#define FIELD_RXTX_REG82_MU_DFE4_MASK		0x0000f800
#define FIELD_RXTX_REG82_MU_DFE4_SHIFT_MASK		0xb
#define FIELD_RXTX_REG82_MU_DFE4_RD(src)	((FIELD_RXTX_REG82_MU_DFE4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG82_MU_DFE4_SHIFT_MASK)
#define FIELD_RXTX_REG82_MU_DFE4_WR(dst)	(FIELD_RXTX_REG82_MU_DFE4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG82_MU_DFE4_SHIFT_MASK))
#define FIELD_RXTX_REG82_MU_DFE4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG82_MU_DFE4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG82_MU_DFE4_SHIFT_MASK) & FIELD_RXTX_REG82_MU_DFE4_MASK))

#define FIELD_RXTX_REG82_MU_DFE5_LSB		6
#define FIELD_RXTX_REG82_MU_DFE5_MSB		10
#define FIELD_RXTX_REG82_MU_DFE5_WIDTH		5
#define FIELD_RXTX_REG82_MU_DFE5_MASK		0x000007c0
#define FIELD_RXTX_REG82_MU_DFE5_SHIFT_MASK		0x6
#define FIELD_RXTX_REG82_MU_DFE5_RD(src)	((FIELD_RXTX_REG82_MU_DFE5_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG82_MU_DFE5_SHIFT_MASK)
#define FIELD_RXTX_REG82_MU_DFE5_WR(dst)	(FIELD_RXTX_REG82_MU_DFE5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG82_MU_DFE5_SHIFT_MASK))
#define FIELD_RXTX_REG82_MU_DFE5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG82_MU_DFE5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG82_MU_DFE5_SHIFT_MASK) & FIELD_RXTX_REG82_MU_DFE5_MASK))

#define FIELD_RXTX_REG82_MU_DFE6_LSB		1
#define FIELD_RXTX_REG82_MU_DFE6_MSB		5
#define FIELD_RXTX_REG82_MU_DFE6_WIDTH		5
#define FIELD_RXTX_REG82_MU_DFE6_MASK		0x0000003e
#define FIELD_RXTX_REG82_MU_DFE6_SHIFT_MASK		0x1
#define FIELD_RXTX_REG82_MU_DFE6_RD(src)	((FIELD_RXTX_REG82_MU_DFE6_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG82_MU_DFE6_SHIFT_MASK)
#define FIELD_RXTX_REG82_MU_DFE6_WR(dst)	(FIELD_RXTX_REG82_MU_DFE6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG82_MU_DFE6_SHIFT_MASK))
#define FIELD_RXTX_REG82_MU_DFE6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG82_MU_DFE6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG82_MU_DFE6_SHIFT_MASK) & FIELD_RXTX_REG82_MU_DFE6_MASK))

#define FIELD_RXTX_REG82_RESERVED_0_LSB		0
#define FIELD_RXTX_REG82_RESERVED_0_MSB		0
#define FIELD_RXTX_REG82_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG82_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG82_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG82_RESERVED_0_RD(src)	((FIELD_RXTX_REG82_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG82_RESERVED_0_WR(dst)	(FIELD_RXTX_REG82_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG82_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG82_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG82_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG82_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG82_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG82 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG82 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG82 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG82 0x00000000
/****** rxtx_reg82 END *****/

/*****rxtx_reg83 START *****/
#define FIELD_RXTX_REG83_MU_DFE7_LSB		11
#define FIELD_RXTX_REG83_MU_DFE7_MSB		15
#define FIELD_RXTX_REG83_MU_DFE7_WIDTH		5
#define FIELD_RXTX_REG83_MU_DFE7_MASK		0x0000f800
#define FIELD_RXTX_REG83_MU_DFE7_SHIFT_MASK		0xb
#define FIELD_RXTX_REG83_MU_DFE7_RD(src)	((FIELD_RXTX_REG83_MU_DFE7_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG83_MU_DFE7_SHIFT_MASK)
#define FIELD_RXTX_REG83_MU_DFE7_WR(dst)	(FIELD_RXTX_REG83_MU_DFE7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG83_MU_DFE7_SHIFT_MASK))
#define FIELD_RXTX_REG83_MU_DFE7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG83_MU_DFE7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG83_MU_DFE7_SHIFT_MASK) & FIELD_RXTX_REG83_MU_DFE7_MASK))

#define FIELD_RXTX_REG83_MU_DFE8_LSB		6
#define FIELD_RXTX_REG83_MU_DFE8_MSB		10
#define FIELD_RXTX_REG83_MU_DFE8_WIDTH		5
#define FIELD_RXTX_REG83_MU_DFE8_MASK		0x000007c0
#define FIELD_RXTX_REG83_MU_DFE8_SHIFT_MASK		0x6
#define FIELD_RXTX_REG83_MU_DFE8_RD(src)	((FIELD_RXTX_REG83_MU_DFE8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG83_MU_DFE8_SHIFT_MASK)
#define FIELD_RXTX_REG83_MU_DFE8_WR(dst)	(FIELD_RXTX_REG83_MU_DFE8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG83_MU_DFE8_SHIFT_MASK))
#define FIELD_RXTX_REG83_MU_DFE8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG83_MU_DFE8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG83_MU_DFE8_SHIFT_MASK) & FIELD_RXTX_REG83_MU_DFE8_MASK))

#define FIELD_RXTX_REG83_MU_DFE9_LSB		1
#define FIELD_RXTX_REG83_MU_DFE9_MSB		5
#define FIELD_RXTX_REG83_MU_DFE9_WIDTH		5
#define FIELD_RXTX_REG83_MU_DFE9_MASK		0x0000003e
#define FIELD_RXTX_REG83_MU_DFE9_SHIFT_MASK		0x1
#define FIELD_RXTX_REG83_MU_DFE9_RD(src)	((FIELD_RXTX_REG83_MU_DFE9_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG83_MU_DFE9_SHIFT_MASK)
#define FIELD_RXTX_REG83_MU_DFE9_WR(dst)	(FIELD_RXTX_REG83_MU_DFE9_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG83_MU_DFE9_SHIFT_MASK))
#define FIELD_RXTX_REG83_MU_DFE9_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG83_MU_DFE9_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG83_MU_DFE9_SHIFT_MASK) & FIELD_RXTX_REG83_MU_DFE9_MASK))

#define FIELD_RXTX_REG83_RESERVED_0_LSB		0
#define FIELD_RXTX_REG83_RESERVED_0_MSB		0
#define FIELD_RXTX_REG83_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG83_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG83_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG83_RESERVED_0_RD(src)	((FIELD_RXTX_REG83_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG83_RESERVED_0_WR(dst)	(FIELD_RXTX_REG83_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG83_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG83_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG83_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG83_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG83_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG83 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG83 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG83 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG83 0x00000000
/****** rxtx_reg83 END *****/

/*****rxtx_reg84 START *****/
#define FIELD_RXTX_REG84_MU_PH1_LSB		11
#define FIELD_RXTX_REG84_MU_PH1_MSB		15
#define FIELD_RXTX_REG84_MU_PH1_WIDTH		5
#define FIELD_RXTX_REG84_MU_PH1_MASK		0x0000f800
#define FIELD_RXTX_REG84_MU_PH1_SHIFT_MASK		0xb
#define FIELD_RXTX_REG84_MU_PH1_RD(src)	((FIELD_RXTX_REG84_MU_PH1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG84_MU_PH1_SHIFT_MASK)
#define FIELD_RXTX_REG84_MU_PH1_WR(dst)	(FIELD_RXTX_REG84_MU_PH1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG84_MU_PH1_SHIFT_MASK))
#define FIELD_RXTX_REG84_MU_PH1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG84_MU_PH1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG84_MU_PH1_SHIFT_MASK) & FIELD_RXTX_REG84_MU_PH1_MASK))

#define FIELD_RXTX_REG84_MU_PH2_LSB		6
#define FIELD_RXTX_REG84_MU_PH2_MSB		10
#define FIELD_RXTX_REG84_MU_PH2_WIDTH		5
#define FIELD_RXTX_REG84_MU_PH2_MASK		0x000007c0
#define FIELD_RXTX_REG84_MU_PH2_SHIFT_MASK		0x6
#define FIELD_RXTX_REG84_MU_PH2_RD(src)	((FIELD_RXTX_REG84_MU_PH2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG84_MU_PH2_SHIFT_MASK)
#define FIELD_RXTX_REG84_MU_PH2_WR(dst)	(FIELD_RXTX_REG84_MU_PH2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG84_MU_PH2_SHIFT_MASK))
#define FIELD_RXTX_REG84_MU_PH2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG84_MU_PH2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG84_MU_PH2_SHIFT_MASK) & FIELD_RXTX_REG84_MU_PH2_MASK))

#define FIELD_RXTX_REG84_MU_PH3_LSB		1
#define FIELD_RXTX_REG84_MU_PH3_MSB		5
#define FIELD_RXTX_REG84_MU_PH3_WIDTH		5
#define FIELD_RXTX_REG84_MU_PH3_MASK		0x0000003e
#define FIELD_RXTX_REG84_MU_PH3_SHIFT_MASK		0x1
#define FIELD_RXTX_REG84_MU_PH3_RD(src)	((FIELD_RXTX_REG84_MU_PH3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG84_MU_PH3_SHIFT_MASK)
#define FIELD_RXTX_REG84_MU_PH3_WR(dst)	(FIELD_RXTX_REG84_MU_PH3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG84_MU_PH3_SHIFT_MASK))
#define FIELD_RXTX_REG84_MU_PH3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG84_MU_PH3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG84_MU_PH3_SHIFT_MASK) & FIELD_RXTX_REG84_MU_PH3_MASK))

#define FIELD_RXTX_REG84_RESERVED_0_LSB		0
#define FIELD_RXTX_REG84_RESERVED_0_MSB		0
#define FIELD_RXTX_REG84_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG84_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG84_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG84_RESERVED_0_RD(src)	((FIELD_RXTX_REG84_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG84_RESERVED_0_WR(dst)	(FIELD_RXTX_REG84_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG84_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG84_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG84_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG84_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG84_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG84 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG84 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG84 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG84 0x00000000
/****** rxtx_reg84 END *****/

/*****rxtx_reg85 START *****/
#define FIELD_RXTX_REG85_MU_PH4_LSB		11
#define FIELD_RXTX_REG85_MU_PH4_MSB		15
#define FIELD_RXTX_REG85_MU_PH4_WIDTH		5
#define FIELD_RXTX_REG85_MU_PH4_MASK		0x0000f800
#define FIELD_RXTX_REG85_MU_PH4_SHIFT_MASK		0xb
#define FIELD_RXTX_REG85_MU_PH4_RD(src)	((FIELD_RXTX_REG85_MU_PH4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG85_MU_PH4_SHIFT_MASK)
#define FIELD_RXTX_REG85_MU_PH4_WR(dst)	(FIELD_RXTX_REG85_MU_PH4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG85_MU_PH4_SHIFT_MASK))
#define FIELD_RXTX_REG85_MU_PH4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG85_MU_PH4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG85_MU_PH4_SHIFT_MASK) & FIELD_RXTX_REG85_MU_PH4_MASK))

#define FIELD_RXTX_REG85_MU_PH5_LSB		6
#define FIELD_RXTX_REG85_MU_PH5_MSB		10
#define FIELD_RXTX_REG85_MU_PH5_WIDTH		5
#define FIELD_RXTX_REG85_MU_PH5_MASK		0x000007c0
#define FIELD_RXTX_REG85_MU_PH5_SHIFT_MASK		0x6
#define FIELD_RXTX_REG85_MU_PH5_RD(src)	((FIELD_RXTX_REG85_MU_PH5_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG85_MU_PH5_SHIFT_MASK)
#define FIELD_RXTX_REG85_MU_PH5_WR(dst)	(FIELD_RXTX_REG85_MU_PH5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG85_MU_PH5_SHIFT_MASK))
#define FIELD_RXTX_REG85_MU_PH5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG85_MU_PH5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG85_MU_PH5_SHIFT_MASK) & FIELD_RXTX_REG85_MU_PH5_MASK))

#define FIELD_RXTX_REG85_MU_PH6_LSB		1
#define FIELD_RXTX_REG85_MU_PH6_MSB		5
#define FIELD_RXTX_REG85_MU_PH6_WIDTH		5
#define FIELD_RXTX_REG85_MU_PH6_MASK		0x0000003e
#define FIELD_RXTX_REG85_MU_PH6_SHIFT_MASK		0x1
#define FIELD_RXTX_REG85_MU_PH6_RD(src)	((FIELD_RXTX_REG85_MU_PH6_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG85_MU_PH6_SHIFT_MASK)
#define FIELD_RXTX_REG85_MU_PH6_WR(dst)	(FIELD_RXTX_REG85_MU_PH6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG85_MU_PH6_SHIFT_MASK))
#define FIELD_RXTX_REG85_MU_PH6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG85_MU_PH6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG85_MU_PH6_SHIFT_MASK) & FIELD_RXTX_REG85_MU_PH6_MASK))

#define FIELD_RXTX_REG85_RESERVED_0_LSB		0
#define FIELD_RXTX_REG85_RESERVED_0_MSB		0
#define FIELD_RXTX_REG85_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG85_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG85_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG85_RESERVED_0_RD(src)	((FIELD_RXTX_REG85_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG85_RESERVED_0_WR(dst)	(FIELD_RXTX_REG85_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG85_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG85_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG85_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG85_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG85_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG85 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG85 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG85 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG85 0x00000000
/****** rxtx_reg85 END *****/

/*****rxtx_reg86 START *****/
#define FIELD_RXTX_REG86_MU_PH7_LSB		11
#define FIELD_RXTX_REG86_MU_PH7_MSB		15
#define FIELD_RXTX_REG86_MU_PH7_WIDTH		5
#define FIELD_RXTX_REG86_MU_PH7_MASK		0x0000f800
#define FIELD_RXTX_REG86_MU_PH7_SHIFT_MASK		0xb
#define FIELD_RXTX_REG86_MU_PH7_RD(src)	((FIELD_RXTX_REG86_MU_PH7_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG86_MU_PH7_SHIFT_MASK)
#define FIELD_RXTX_REG86_MU_PH7_WR(dst)	(FIELD_RXTX_REG86_MU_PH7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG86_MU_PH7_SHIFT_MASK))
#define FIELD_RXTX_REG86_MU_PH7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG86_MU_PH7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG86_MU_PH7_SHIFT_MASK) & FIELD_RXTX_REG86_MU_PH7_MASK))

#define FIELD_RXTX_REG86_MU_PH8_LSB		6
#define FIELD_RXTX_REG86_MU_PH8_MSB		10
#define FIELD_RXTX_REG86_MU_PH8_WIDTH		5
#define FIELD_RXTX_REG86_MU_PH8_MASK		0x000007c0
#define FIELD_RXTX_REG86_MU_PH8_SHIFT_MASK		0x6
#define FIELD_RXTX_REG86_MU_PH8_RD(src)	((FIELD_RXTX_REG86_MU_PH8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG86_MU_PH8_SHIFT_MASK)
#define FIELD_RXTX_REG86_MU_PH8_WR(dst)	(FIELD_RXTX_REG86_MU_PH8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG86_MU_PH8_SHIFT_MASK))
#define FIELD_RXTX_REG86_MU_PH8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG86_MU_PH8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG86_MU_PH8_SHIFT_MASK) & FIELD_RXTX_REG86_MU_PH8_MASK))

#define FIELD_RXTX_REG86_MU_PH9_LSB		1
#define FIELD_RXTX_REG86_MU_PH9_MSB		5
#define FIELD_RXTX_REG86_MU_PH9_WIDTH		5
#define FIELD_RXTX_REG86_MU_PH9_MASK		0x0000003e
#define FIELD_RXTX_REG86_MU_PH9_SHIFT_MASK		0x1
#define FIELD_RXTX_REG86_MU_PH9_RD(src)	((FIELD_RXTX_REG86_MU_PH9_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG86_MU_PH9_SHIFT_MASK)
#define FIELD_RXTX_REG86_MU_PH9_WR(dst)	(FIELD_RXTX_REG86_MU_PH9_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG86_MU_PH9_SHIFT_MASK))
#define FIELD_RXTX_REG86_MU_PH9_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG86_MU_PH9_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG86_MU_PH9_SHIFT_MASK) & FIELD_RXTX_REG86_MU_PH9_MASK))

#define FIELD_RXTX_REG86_RESERVED_0_LSB		0
#define FIELD_RXTX_REG86_RESERVED_0_MSB		0
#define FIELD_RXTX_REG86_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG86_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG86_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG86_RESERVED_0_RD(src)	((FIELD_RXTX_REG86_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG86_RESERVED_0_WR(dst)	(FIELD_RXTX_REG86_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG86_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG86_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG86_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG86_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG86_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG86 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG86 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG86 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG86 0x00000000
/****** rxtx_reg86 END *****/

/*****rxtx_reg87 START *****/
#define FIELD_RXTX_REG87_MU_TH1_LSB		11
#define FIELD_RXTX_REG87_MU_TH1_MSB		15
#define FIELD_RXTX_REG87_MU_TH1_WIDTH		5
#define FIELD_RXTX_REG87_MU_TH1_MASK		0x0000f800
#define FIELD_RXTX_REG87_MU_TH1_SHIFT_MASK		0xb
#define FIELD_RXTX_REG87_MU_TH1_RD(src)	((FIELD_RXTX_REG87_MU_TH1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG87_MU_TH1_SHIFT_MASK)
#define FIELD_RXTX_REG87_MU_TH1_WR(dst)	(FIELD_RXTX_REG87_MU_TH1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG87_MU_TH1_SHIFT_MASK))
#define FIELD_RXTX_REG87_MU_TH1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG87_MU_TH1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG87_MU_TH1_SHIFT_MASK) & FIELD_RXTX_REG87_MU_TH1_MASK))

#define FIELD_RXTX_REG87_MU_TH2_LSB		6
#define FIELD_RXTX_REG87_MU_TH2_MSB		10
#define FIELD_RXTX_REG87_MU_TH2_WIDTH		5
#define FIELD_RXTX_REG87_MU_TH2_MASK		0x000007c0
#define FIELD_RXTX_REG87_MU_TH2_SHIFT_MASK		0x6
#define FIELD_RXTX_REG87_MU_TH2_RD(src)	((FIELD_RXTX_REG87_MU_TH2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG87_MU_TH2_SHIFT_MASK)
#define FIELD_RXTX_REG87_MU_TH2_WR(dst)	(FIELD_RXTX_REG87_MU_TH2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG87_MU_TH2_SHIFT_MASK))
#define FIELD_RXTX_REG87_MU_TH2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG87_MU_TH2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG87_MU_TH2_SHIFT_MASK) & FIELD_RXTX_REG87_MU_TH2_MASK))

#define FIELD_RXTX_REG87_MU_TH3_LSB		1
#define FIELD_RXTX_REG87_MU_TH3_MSB		5
#define FIELD_RXTX_REG87_MU_TH3_WIDTH		5
#define FIELD_RXTX_REG87_MU_TH3_MASK		0x0000003e
#define FIELD_RXTX_REG87_MU_TH3_SHIFT_MASK		0x1
#define FIELD_RXTX_REG87_MU_TH3_RD(src)	((FIELD_RXTX_REG87_MU_TH3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG87_MU_TH3_SHIFT_MASK)
#define FIELD_RXTX_REG87_MU_TH3_WR(dst)	(FIELD_RXTX_REG87_MU_TH3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG87_MU_TH3_SHIFT_MASK))
#define FIELD_RXTX_REG87_MU_TH3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG87_MU_TH3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG87_MU_TH3_SHIFT_MASK) & FIELD_RXTX_REG87_MU_TH3_MASK))

#define FIELD_RXTX_REG87_RESERVED_0_LSB		0
#define FIELD_RXTX_REG87_RESERVED_0_MSB		0
#define FIELD_RXTX_REG87_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG87_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG87_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG87_RESERVED_0_RD(src)	((FIELD_RXTX_REG87_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG87_RESERVED_0_WR(dst)	(FIELD_RXTX_REG87_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG87_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG87_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG87_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG87_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG87_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG87 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG87 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG87 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG87 0x00000000
/****** rxtx_reg87 END *****/

/*****rxtx_reg88 START *****/
#define FIELD_RXTX_REG88_MU_TH4_LSB		11
#define FIELD_RXTX_REG88_MU_TH4_MSB		15
#define FIELD_RXTX_REG88_MU_TH4_WIDTH		5
#define FIELD_RXTX_REG88_MU_TH4_MASK		0x0000f800
#define FIELD_RXTX_REG88_MU_TH4_SHIFT_MASK		0xb
#define FIELD_RXTX_REG88_MU_TH4_RD(src)	((FIELD_RXTX_REG88_MU_TH4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG88_MU_TH4_SHIFT_MASK)
#define FIELD_RXTX_REG88_MU_TH4_WR(dst)	(FIELD_RXTX_REG88_MU_TH4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG88_MU_TH4_SHIFT_MASK))
#define FIELD_RXTX_REG88_MU_TH4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG88_MU_TH4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG88_MU_TH4_SHIFT_MASK) & FIELD_RXTX_REG88_MU_TH4_MASK))

#define FIELD_RXTX_REG88_MU_TH5_LSB		6
#define FIELD_RXTX_REG88_MU_TH5_MSB		10
#define FIELD_RXTX_REG88_MU_TH5_WIDTH		5
#define FIELD_RXTX_REG88_MU_TH5_MASK		0x000007c0
#define FIELD_RXTX_REG88_MU_TH5_SHIFT_MASK		0x6
#define FIELD_RXTX_REG88_MU_TH5_RD(src)	((FIELD_RXTX_REG88_MU_TH5_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG88_MU_TH5_SHIFT_MASK)
#define FIELD_RXTX_REG88_MU_TH5_WR(dst)	(FIELD_RXTX_REG88_MU_TH5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG88_MU_TH5_SHIFT_MASK))
#define FIELD_RXTX_REG88_MU_TH5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG88_MU_TH5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG88_MU_TH5_SHIFT_MASK) & FIELD_RXTX_REG88_MU_TH5_MASK))

#define FIELD_RXTX_REG88_MU_TH6_LSB		1
#define FIELD_RXTX_REG88_MU_TH6_MSB		5
#define FIELD_RXTX_REG88_MU_TH6_WIDTH		5
#define FIELD_RXTX_REG88_MU_TH6_MASK		0x0000003e
#define FIELD_RXTX_REG88_MU_TH6_SHIFT_MASK		0x1
#define FIELD_RXTX_REG88_MU_TH6_RD(src)	((FIELD_RXTX_REG88_MU_TH6_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG88_MU_TH6_SHIFT_MASK)
#define FIELD_RXTX_REG88_MU_TH6_WR(dst)	(FIELD_RXTX_REG88_MU_TH6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG88_MU_TH6_SHIFT_MASK))
#define FIELD_RXTX_REG88_MU_TH6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG88_MU_TH6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG88_MU_TH6_SHIFT_MASK) & FIELD_RXTX_REG88_MU_TH6_MASK))

#define FIELD_RXTX_REG88_RESERVED_0_LSB		0
#define FIELD_RXTX_REG88_RESERVED_0_MSB		0
#define FIELD_RXTX_REG88_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG88_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG88_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG88_RESERVED_0_RD(src)	((FIELD_RXTX_REG88_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG88_RESERVED_0_WR(dst)	(FIELD_RXTX_REG88_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG88_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG88_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG88_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG88_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG88_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG88 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG88 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG88 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG88 0x00000000
/****** rxtx_reg88 END *****/

/*****rxtx_reg89 START *****/
#define FIELD_RXTX_REG89_MU_TH7_LSB		11
#define FIELD_RXTX_REG89_MU_TH7_MSB		15
#define FIELD_RXTX_REG89_MU_TH7_WIDTH		5
#define FIELD_RXTX_REG89_MU_TH7_MASK		0x0000f800
#define FIELD_RXTX_REG89_MU_TH7_SHIFT_MASK		0xb
#define FIELD_RXTX_REG89_MU_TH7_RD(src)	((FIELD_RXTX_REG89_MU_TH7_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG89_MU_TH7_SHIFT_MASK)
#define FIELD_RXTX_REG89_MU_TH7_WR(dst)	(FIELD_RXTX_REG89_MU_TH7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG89_MU_TH7_SHIFT_MASK))
#define FIELD_RXTX_REG89_MU_TH7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG89_MU_TH7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG89_MU_TH7_SHIFT_MASK) & FIELD_RXTX_REG89_MU_TH7_MASK))

#define FIELD_RXTX_REG89_MU_TH8_LSB		6
#define FIELD_RXTX_REG89_MU_TH8_MSB		10
#define FIELD_RXTX_REG89_MU_TH8_WIDTH		5
#define FIELD_RXTX_REG89_MU_TH8_MASK		0x000007c0
#define FIELD_RXTX_REG89_MU_TH8_SHIFT_MASK		0x6
#define FIELD_RXTX_REG89_MU_TH8_RD(src)	((FIELD_RXTX_REG89_MU_TH8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG89_MU_TH8_SHIFT_MASK)
#define FIELD_RXTX_REG89_MU_TH8_WR(dst)	(FIELD_RXTX_REG89_MU_TH8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG89_MU_TH8_SHIFT_MASK))
#define FIELD_RXTX_REG89_MU_TH8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG89_MU_TH8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG89_MU_TH8_SHIFT_MASK) & FIELD_RXTX_REG89_MU_TH8_MASK))

#define FIELD_RXTX_REG89_MU_TH9_LSB		1
#define FIELD_RXTX_REG89_MU_TH9_MSB		5
#define FIELD_RXTX_REG89_MU_TH9_WIDTH		5
#define FIELD_RXTX_REG89_MU_TH9_MASK		0x0000003e
#define FIELD_RXTX_REG89_MU_TH9_SHIFT_MASK		0x1
#define FIELD_RXTX_REG89_MU_TH9_RD(src)	((FIELD_RXTX_REG89_MU_TH9_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG89_MU_TH9_SHIFT_MASK)
#define FIELD_RXTX_REG89_MU_TH9_WR(dst)	(FIELD_RXTX_REG89_MU_TH9_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG89_MU_TH9_SHIFT_MASK))
#define FIELD_RXTX_REG89_MU_TH9_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG89_MU_TH9_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG89_MU_TH9_SHIFT_MASK) & FIELD_RXTX_REG89_MU_TH9_MASK))

#define FIELD_RXTX_REG89_RESERVED_0_LSB		0
#define FIELD_RXTX_REG89_RESERVED_0_MSB		0
#define FIELD_RXTX_REG89_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG89_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG89_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG89_RESERVED_0_RD(src)	((FIELD_RXTX_REG89_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG89_RESERVED_0_WR(dst)	(FIELD_RXTX_REG89_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG89_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG89_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG89_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG89_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG89_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG89 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG89 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG89 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG89 0x00000000
/****** rxtx_reg89 END *****/

/*****rxtx_reg90 START *****/
#define FIELD_RXTX_REG90_MU_BCA1_LSB		11
#define FIELD_RXTX_REG90_MU_BCA1_MSB		15
#define FIELD_RXTX_REG90_MU_BCA1_WIDTH		5
#define FIELD_RXTX_REG90_MU_BCA1_MASK		0x0000f800
#define FIELD_RXTX_REG90_MU_BCA1_SHIFT_MASK		0xb
#define FIELD_RXTX_REG90_MU_BCA1_RD(src)	((FIELD_RXTX_REG90_MU_BCA1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG90_MU_BCA1_SHIFT_MASK)
#define FIELD_RXTX_REG90_MU_BCA1_WR(dst)	(FIELD_RXTX_REG90_MU_BCA1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG90_MU_BCA1_SHIFT_MASK))
#define FIELD_RXTX_REG90_MU_BCA1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG90_MU_BCA1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG90_MU_BCA1_SHIFT_MASK) & FIELD_RXTX_REG90_MU_BCA1_MASK))

#define FIELD_RXTX_REG90_MU_BCA2_LSB		6
#define FIELD_RXTX_REG90_MU_BCA2_MSB		10
#define FIELD_RXTX_REG90_MU_BCA2_WIDTH		5
#define FIELD_RXTX_REG90_MU_BCA2_MASK		0x000007c0
#define FIELD_RXTX_REG90_MU_BCA2_SHIFT_MASK		0x6
#define FIELD_RXTX_REG90_MU_BCA2_RD(src)	((FIELD_RXTX_REG90_MU_BCA2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG90_MU_BCA2_SHIFT_MASK)
#define FIELD_RXTX_REG90_MU_BCA2_WR(dst)	(FIELD_RXTX_REG90_MU_BCA2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG90_MU_BCA2_SHIFT_MASK))
#define FIELD_RXTX_REG90_MU_BCA2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG90_MU_BCA2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG90_MU_BCA2_SHIFT_MASK) & FIELD_RXTX_REG90_MU_BCA2_MASK))

#define FIELD_RXTX_REG90_MU_BCA3_LSB		1
#define FIELD_RXTX_REG90_MU_BCA3_MSB		5
#define FIELD_RXTX_REG90_MU_BCA3_WIDTH		5
#define FIELD_RXTX_REG90_MU_BCA3_MASK		0x0000003e
#define FIELD_RXTX_REG90_MU_BCA3_SHIFT_MASK		0x1
#define FIELD_RXTX_REG90_MU_BCA3_RD(src)	((FIELD_RXTX_REG90_MU_BCA3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG90_MU_BCA3_SHIFT_MASK)
#define FIELD_RXTX_REG90_MU_BCA3_WR(dst)	(FIELD_RXTX_REG90_MU_BCA3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG90_MU_BCA3_SHIFT_MASK))
#define FIELD_RXTX_REG90_MU_BCA3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG90_MU_BCA3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG90_MU_BCA3_SHIFT_MASK) & FIELD_RXTX_REG90_MU_BCA3_MASK))

#define FIELD_RXTX_REG90_RESERVED_0_LSB		0
#define FIELD_RXTX_REG90_RESERVED_0_MSB		0
#define FIELD_RXTX_REG90_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG90_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG90_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG90_RESERVED_0_RD(src)	((FIELD_RXTX_REG90_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG90_RESERVED_0_WR(dst)	(FIELD_RXTX_REG90_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG90_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG90_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG90_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG90_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG90_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG90 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG90 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG90 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG90 0x00000000
/****** rxtx_reg90 END *****/

/*****rxtx_reg91 START *****/
#define FIELD_RXTX_REG91_MU_BCA4_LSB		11
#define FIELD_RXTX_REG91_MU_BCA4_MSB		15
#define FIELD_RXTX_REG91_MU_BCA4_WIDTH		5
#define FIELD_RXTX_REG91_MU_BCA4_MASK		0x0000f800
#define FIELD_RXTX_REG91_MU_BCA4_SHIFT_MASK		0xb
#define FIELD_RXTX_REG91_MU_BCA4_RD(src)	((FIELD_RXTX_REG91_MU_BCA4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG91_MU_BCA4_SHIFT_MASK)
#define FIELD_RXTX_REG91_MU_BCA4_WR(dst)	(FIELD_RXTX_REG91_MU_BCA4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG91_MU_BCA4_SHIFT_MASK))
#define FIELD_RXTX_REG91_MU_BCA4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG91_MU_BCA4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG91_MU_BCA4_SHIFT_MASK) & FIELD_RXTX_REG91_MU_BCA4_MASK))

#define FIELD_RXTX_REG91_MU_BCA5_LSB		6
#define FIELD_RXTX_REG91_MU_BCA5_MSB		10
#define FIELD_RXTX_REG91_MU_BCA5_WIDTH		5
#define FIELD_RXTX_REG91_MU_BCA5_MASK		0x000007c0
#define FIELD_RXTX_REG91_MU_BCA5_SHIFT_MASK		0x6
#define FIELD_RXTX_REG91_MU_BCA5_RD(src)	((FIELD_RXTX_REG91_MU_BCA5_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG91_MU_BCA5_SHIFT_MASK)
#define FIELD_RXTX_REG91_MU_BCA5_WR(dst)	(FIELD_RXTX_REG91_MU_BCA5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG91_MU_BCA5_SHIFT_MASK))
#define FIELD_RXTX_REG91_MU_BCA5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG91_MU_BCA5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG91_MU_BCA5_SHIFT_MASK) & FIELD_RXTX_REG91_MU_BCA5_MASK))

#define FIELD_RXTX_REG91_MU_BCA6_LSB		1
#define FIELD_RXTX_REG91_MU_BCA6_MSB		5
#define FIELD_RXTX_REG91_MU_BCA6_WIDTH		5
#define FIELD_RXTX_REG91_MU_BCA6_MASK		0x0000003e
#define FIELD_RXTX_REG91_MU_BCA6_SHIFT_MASK		0x1
#define FIELD_RXTX_REG91_MU_BCA6_RD(src)	((FIELD_RXTX_REG91_MU_BCA6_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG91_MU_BCA6_SHIFT_MASK)
#define FIELD_RXTX_REG91_MU_BCA6_WR(dst)	(FIELD_RXTX_REG91_MU_BCA6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG91_MU_BCA6_SHIFT_MASK))
#define FIELD_RXTX_REG91_MU_BCA6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG91_MU_BCA6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG91_MU_BCA6_SHIFT_MASK) & FIELD_RXTX_REG91_MU_BCA6_MASK))

#define FIELD_RXTX_REG91_RESERVED_0_LSB		0
#define FIELD_RXTX_REG91_RESERVED_0_MSB		0
#define FIELD_RXTX_REG91_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG91_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG91_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG91_RESERVED_0_RD(src)	((FIELD_RXTX_REG91_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG91_RESERVED_0_WR(dst)	(FIELD_RXTX_REG91_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG91_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG91_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG91_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG91_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG91_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG91 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG91 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG91 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG91 0x00000000
/****** rxtx_reg91 END *****/

/*****rxtx_reg92 START *****/
#define FIELD_RXTX_REG92_MU_BCA7_LSB		11
#define FIELD_RXTX_REG92_MU_BCA7_MSB		15
#define FIELD_RXTX_REG92_MU_BCA7_WIDTH		5
#define FIELD_RXTX_REG92_MU_BCA7_MASK		0x0000f800
#define FIELD_RXTX_REG92_MU_BCA7_SHIFT_MASK		0xb
#define FIELD_RXTX_REG92_MU_BCA7_RD(src)	((FIELD_RXTX_REG92_MU_BCA7_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG92_MU_BCA7_SHIFT_MASK)
#define FIELD_RXTX_REG92_MU_BCA7_WR(dst)	(FIELD_RXTX_REG92_MU_BCA7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG92_MU_BCA7_SHIFT_MASK))
#define FIELD_RXTX_REG92_MU_BCA7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG92_MU_BCA7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG92_MU_BCA7_SHIFT_MASK) & FIELD_RXTX_REG92_MU_BCA7_MASK))

#define FIELD_RXTX_REG92_MU_BCA8_LSB		6
#define FIELD_RXTX_REG92_MU_BCA8_MSB		10
#define FIELD_RXTX_REG92_MU_BCA8_WIDTH		5
#define FIELD_RXTX_REG92_MU_BCA8_MASK		0x000007c0
#define FIELD_RXTX_REG92_MU_BCA8_SHIFT_MASK		0x6
#define FIELD_RXTX_REG92_MU_BCA8_RD(src)	((FIELD_RXTX_REG92_MU_BCA8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG92_MU_BCA8_SHIFT_MASK)
#define FIELD_RXTX_REG92_MU_BCA8_WR(dst)	(FIELD_RXTX_REG92_MU_BCA8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG92_MU_BCA8_SHIFT_MASK))
#define FIELD_RXTX_REG92_MU_BCA8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG92_MU_BCA8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG92_MU_BCA8_SHIFT_MASK) & FIELD_RXTX_REG92_MU_BCA8_MASK))

#define FIELD_RXTX_REG92_MU_BCA9_LSB		1
#define FIELD_RXTX_REG92_MU_BCA9_MSB		5
#define FIELD_RXTX_REG92_MU_BCA9_WIDTH		5
#define FIELD_RXTX_REG92_MU_BCA9_MASK		0x0000003e
#define FIELD_RXTX_REG92_MU_BCA9_SHIFT_MASK		0x1
#define FIELD_RXTX_REG92_MU_BCA9_RD(src)	((FIELD_RXTX_REG92_MU_BCA9_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG92_MU_BCA9_SHIFT_MASK)
#define FIELD_RXTX_REG92_MU_BCA9_WR(dst)	(FIELD_RXTX_REG92_MU_BCA9_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG92_MU_BCA9_SHIFT_MASK))
#define FIELD_RXTX_REG92_MU_BCA9_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG92_MU_BCA9_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG92_MU_BCA9_SHIFT_MASK) & FIELD_RXTX_REG92_MU_BCA9_MASK))

#define FIELD_RXTX_REG92_RESERVED_0_LSB		0
#define FIELD_RXTX_REG92_RESERVED_0_MSB		0
#define FIELD_RXTX_REG92_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG92_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG92_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG92_RESERVED_0_RD(src)	((FIELD_RXTX_REG92_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG92_RESERVED_0_WR(dst)	(FIELD_RXTX_REG92_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG92_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG92_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG92_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG92_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG92_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG92 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG92 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG92 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG92 0x00000000
/****** rxtx_reg92 END *****/

/*****rxtx_reg93 START *****/
#define FIELD_RXTX_REG93_MU_BLWC1_LSB		11
#define FIELD_RXTX_REG93_MU_BLWC1_MSB		15
#define FIELD_RXTX_REG93_MU_BLWC1_WIDTH		5
#define FIELD_RXTX_REG93_MU_BLWC1_MASK		0x0000f800
#define FIELD_RXTX_REG93_MU_BLWC1_SHIFT_MASK		0xb
#define FIELD_RXTX_REG93_MU_BLWC1_RD(src)	((FIELD_RXTX_REG93_MU_BLWC1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG93_MU_BLWC1_SHIFT_MASK)
#define FIELD_RXTX_REG93_MU_BLWC1_WR(dst)	(FIELD_RXTX_REG93_MU_BLWC1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG93_MU_BLWC1_SHIFT_MASK))
#define FIELD_RXTX_REG93_MU_BLWC1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG93_MU_BLWC1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG93_MU_BLWC1_SHIFT_MASK) & FIELD_RXTX_REG93_MU_BLWC1_MASK))

#define FIELD_RXTX_REG93_MU_BLWC2_LSB		6
#define FIELD_RXTX_REG93_MU_BLWC2_MSB		10
#define FIELD_RXTX_REG93_MU_BLWC2_WIDTH		5
#define FIELD_RXTX_REG93_MU_BLWC2_MASK		0x000007c0
#define FIELD_RXTX_REG93_MU_BLWC2_SHIFT_MASK		0x6
#define FIELD_RXTX_REG93_MU_BLWC2_RD(src)	((FIELD_RXTX_REG93_MU_BLWC2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG93_MU_BLWC2_SHIFT_MASK)
#define FIELD_RXTX_REG93_MU_BLWC2_WR(dst)	(FIELD_RXTX_REG93_MU_BLWC2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG93_MU_BLWC2_SHIFT_MASK))
#define FIELD_RXTX_REG93_MU_BLWC2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG93_MU_BLWC2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG93_MU_BLWC2_SHIFT_MASK) & FIELD_RXTX_REG93_MU_BLWC2_MASK))

#define FIELD_RXTX_REG93_MU_BLWC3_LSB		1
#define FIELD_RXTX_REG93_MU_BLWC3_MSB		5
#define FIELD_RXTX_REG93_MU_BLWC3_WIDTH		5
#define FIELD_RXTX_REG93_MU_BLWC3_MASK		0x0000003e
#define FIELD_RXTX_REG93_MU_BLWC3_SHIFT_MASK		0x1
#define FIELD_RXTX_REG93_MU_BLWC3_RD(src)	((FIELD_RXTX_REG93_MU_BLWC3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG93_MU_BLWC3_SHIFT_MASK)
#define FIELD_RXTX_REG93_MU_BLWC3_WR(dst)	(FIELD_RXTX_REG93_MU_BLWC3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG93_MU_BLWC3_SHIFT_MASK))
#define FIELD_RXTX_REG93_MU_BLWC3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG93_MU_BLWC3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG93_MU_BLWC3_SHIFT_MASK) & FIELD_RXTX_REG93_MU_BLWC3_MASK))

#define FIELD_RXTX_REG93_RESERVED_0_LSB		0
#define FIELD_RXTX_REG93_RESERVED_0_MSB		0
#define FIELD_RXTX_REG93_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG93_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG93_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG93_RESERVED_0_RD(src)	((FIELD_RXTX_REG93_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG93_RESERVED_0_WR(dst)	(FIELD_RXTX_REG93_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG93_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG93_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG93_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG93_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG93_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG93 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG93 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG93 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG93 0x00000000
/****** rxtx_reg93 END *****/

/*****rxtx_reg94 START *****/
#define FIELD_RXTX_REG94_MU_BLWC4_LSB		11
#define FIELD_RXTX_REG94_MU_BLWC4_MSB		15
#define FIELD_RXTX_REG94_MU_BLWC4_WIDTH		5
#define FIELD_RXTX_REG94_MU_BLWC4_MASK		0x0000f800
#define FIELD_RXTX_REG94_MU_BLWC4_SHIFT_MASK		0xb
#define FIELD_RXTX_REG94_MU_BLWC4_RD(src)	((FIELD_RXTX_REG94_MU_BLWC4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG94_MU_BLWC4_SHIFT_MASK)
#define FIELD_RXTX_REG94_MU_BLWC4_WR(dst)	(FIELD_RXTX_REG94_MU_BLWC4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG94_MU_BLWC4_SHIFT_MASK))
#define FIELD_RXTX_REG94_MU_BLWC4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG94_MU_BLWC4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG94_MU_BLWC4_SHIFT_MASK) & FIELD_RXTX_REG94_MU_BLWC4_MASK))

#define FIELD_RXTX_REG94_MU_BLWC5_LSB		6
#define FIELD_RXTX_REG94_MU_BLWC5_MSB		10
#define FIELD_RXTX_REG94_MU_BLWC5_WIDTH		5
#define FIELD_RXTX_REG94_MU_BLWC5_MASK		0x000007c0
#define FIELD_RXTX_REG94_MU_BLWC5_SHIFT_MASK		0x6
#define FIELD_RXTX_REG94_MU_BLWC5_RD(src)	((FIELD_RXTX_REG94_MU_BLWC5_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG94_MU_BLWC5_SHIFT_MASK)
#define FIELD_RXTX_REG94_MU_BLWC5_WR(dst)	(FIELD_RXTX_REG94_MU_BLWC5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG94_MU_BLWC5_SHIFT_MASK))
#define FIELD_RXTX_REG94_MU_BLWC5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG94_MU_BLWC5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG94_MU_BLWC5_SHIFT_MASK) & FIELD_RXTX_REG94_MU_BLWC5_MASK))

#define FIELD_RXTX_REG94_MU_BLWC6_LSB		1
#define FIELD_RXTX_REG94_MU_BLWC6_MSB		5
#define FIELD_RXTX_REG94_MU_BLWC6_WIDTH		5
#define FIELD_RXTX_REG94_MU_BLWC6_MASK		0x0000003e
#define FIELD_RXTX_REG94_MU_BLWC6_SHIFT_MASK		0x1
#define FIELD_RXTX_REG94_MU_BLWC6_RD(src)	((FIELD_RXTX_REG94_MU_BLWC6_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG94_MU_BLWC6_SHIFT_MASK)
#define FIELD_RXTX_REG94_MU_BLWC6_WR(dst)	(FIELD_RXTX_REG94_MU_BLWC6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG94_MU_BLWC6_SHIFT_MASK))
#define FIELD_RXTX_REG94_MU_BLWC6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG94_MU_BLWC6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG94_MU_BLWC6_SHIFT_MASK) & FIELD_RXTX_REG94_MU_BLWC6_MASK))

#define FIELD_RXTX_REG94_RESERVED_0_LSB		0
#define FIELD_RXTX_REG94_RESERVED_0_MSB		0
#define FIELD_RXTX_REG94_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG94_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG94_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG94_RESERVED_0_RD(src)	((FIELD_RXTX_REG94_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG94_RESERVED_0_WR(dst)	(FIELD_RXTX_REG94_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG94_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG94_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG94_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG94_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG94_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG94 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG94 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG94 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG94 0x00000000
/****** rxtx_reg94 END *****/

/*****rxtx_reg95 START *****/
#define FIELD_RXTX_REG95_MU_BLWC7_LSB		11
#define FIELD_RXTX_REG95_MU_BLWC7_MSB		15
#define FIELD_RXTX_REG95_MU_BLWC7_WIDTH		5
#define FIELD_RXTX_REG95_MU_BLWC7_MASK		0x0000f800
#define FIELD_RXTX_REG95_MU_BLWC7_SHIFT_MASK		0xb
#define FIELD_RXTX_REG95_MU_BLWC7_RD(src)	((FIELD_RXTX_REG95_MU_BLWC7_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG95_MU_BLWC7_SHIFT_MASK)
#define FIELD_RXTX_REG95_MU_BLWC7_WR(dst)	(FIELD_RXTX_REG95_MU_BLWC7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG95_MU_BLWC7_SHIFT_MASK))
#define FIELD_RXTX_REG95_MU_BLWC7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG95_MU_BLWC7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG95_MU_BLWC7_SHIFT_MASK) & FIELD_RXTX_REG95_MU_BLWC7_MASK))

#define FIELD_RXTX_REG95_MU_BLWC8_LSB		6
#define FIELD_RXTX_REG95_MU_BLWC8_MSB		10
#define FIELD_RXTX_REG95_MU_BLWC8_WIDTH		5
#define FIELD_RXTX_REG95_MU_BLWC8_MASK		0x000007c0
#define FIELD_RXTX_REG95_MU_BLWC8_SHIFT_MASK		0x6
#define FIELD_RXTX_REG95_MU_BLWC8_RD(src)	((FIELD_RXTX_REG95_MU_BLWC8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG95_MU_BLWC8_SHIFT_MASK)
#define FIELD_RXTX_REG95_MU_BLWC8_WR(dst)	(FIELD_RXTX_REG95_MU_BLWC8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG95_MU_BLWC8_SHIFT_MASK))
#define FIELD_RXTX_REG95_MU_BLWC8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG95_MU_BLWC8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG95_MU_BLWC8_SHIFT_MASK) & FIELD_RXTX_REG95_MU_BLWC8_MASK))

#define FIELD_RXTX_REG95_MU_BLWC9_LSB		1
#define FIELD_RXTX_REG95_MU_BLWC9_MSB		5
#define FIELD_RXTX_REG95_MU_BLWC9_WIDTH		5
#define FIELD_RXTX_REG95_MU_BLWC9_MASK		0x0000003e
#define FIELD_RXTX_REG95_MU_BLWC9_SHIFT_MASK		0x1
#define FIELD_RXTX_REG95_MU_BLWC9_RD(src)	((FIELD_RXTX_REG95_MU_BLWC9_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG95_MU_BLWC9_SHIFT_MASK)
#define FIELD_RXTX_REG95_MU_BLWC9_WR(dst)	(FIELD_RXTX_REG95_MU_BLWC9_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG95_MU_BLWC9_SHIFT_MASK))
#define FIELD_RXTX_REG95_MU_BLWC9_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG95_MU_BLWC9_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG95_MU_BLWC9_SHIFT_MASK) & FIELD_RXTX_REG95_MU_BLWC9_MASK))

#define FIELD_RXTX_REG95_RESERVED_0_LSB		0
#define FIELD_RXTX_REG95_RESERVED_0_MSB		0
#define FIELD_RXTX_REG95_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG95_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG95_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG95_RESERVED_0_RD(src)	((FIELD_RXTX_REG95_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG95_RESERVED_0_WR(dst)	(FIELD_RXTX_REG95_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG95_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG95_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG95_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG95_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG95_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG95 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG95 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG95 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG95 0x00000000
/****** rxtx_reg95 END *****/

/*****rxtx_reg96 START *****/
#define FIELD_RXTX_REG96_MU_FREQ1_LSB		11
#define FIELD_RXTX_REG96_MU_FREQ1_MSB		15
#define FIELD_RXTX_REG96_MU_FREQ1_WIDTH		5
#define FIELD_RXTX_REG96_MU_FREQ1_MASK		0x0000f800
#define FIELD_RXTX_REG96_MU_FREQ1_SHIFT_MASK		0xb
#define FIELD_RXTX_REG96_MU_FREQ1_RD(src)	((FIELD_RXTX_REG96_MU_FREQ1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG96_MU_FREQ1_SHIFT_MASK)
#define FIELD_RXTX_REG96_MU_FREQ1_WR(dst)	(FIELD_RXTX_REG96_MU_FREQ1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG96_MU_FREQ1_SHIFT_MASK))
#define FIELD_RXTX_REG96_MU_FREQ1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG96_MU_FREQ1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG96_MU_FREQ1_SHIFT_MASK) & FIELD_RXTX_REG96_MU_FREQ1_MASK))

#define FIELD_RXTX_REG96_MU_FREQ2_LSB		6
#define FIELD_RXTX_REG96_MU_FREQ2_MSB		10
#define FIELD_RXTX_REG96_MU_FREQ2_WIDTH		5
#define FIELD_RXTX_REG96_MU_FREQ2_MASK		0x000007c0
#define FIELD_RXTX_REG96_MU_FREQ2_SHIFT_MASK		0x6
#define FIELD_RXTX_REG96_MU_FREQ2_RD(src)	((FIELD_RXTX_REG96_MU_FREQ2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG96_MU_FREQ2_SHIFT_MASK)
#define FIELD_RXTX_REG96_MU_FREQ2_WR(dst)	(FIELD_RXTX_REG96_MU_FREQ2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG96_MU_FREQ2_SHIFT_MASK))
#define FIELD_RXTX_REG96_MU_FREQ2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG96_MU_FREQ2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG96_MU_FREQ2_SHIFT_MASK) & FIELD_RXTX_REG96_MU_FREQ2_MASK))

#define FIELD_RXTX_REG96_MU_FREQ3_LSB		1
#define FIELD_RXTX_REG96_MU_FREQ3_MSB		5
#define FIELD_RXTX_REG96_MU_FREQ3_WIDTH		5
#define FIELD_RXTX_REG96_MU_FREQ3_MASK		0x0000003e
#define FIELD_RXTX_REG96_MU_FREQ3_SHIFT_MASK		0x1
#define FIELD_RXTX_REG96_MU_FREQ3_RD(src)	((FIELD_RXTX_REG96_MU_FREQ3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG96_MU_FREQ3_SHIFT_MASK)
#define FIELD_RXTX_REG96_MU_FREQ3_WR(dst)	(FIELD_RXTX_REG96_MU_FREQ3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG96_MU_FREQ3_SHIFT_MASK))
#define FIELD_RXTX_REG96_MU_FREQ3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG96_MU_FREQ3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG96_MU_FREQ3_SHIFT_MASK) & FIELD_RXTX_REG96_MU_FREQ3_MASK))

#define FIELD_RXTX_REG96_RESERVED_0_LSB		0
#define FIELD_RXTX_REG96_RESERVED_0_MSB		0
#define FIELD_RXTX_REG96_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG96_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG96_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG96_RESERVED_0_RD(src)	((FIELD_RXTX_REG96_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG96_RESERVED_0_WR(dst)	(FIELD_RXTX_REG96_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG96_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG96_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG96_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG96_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG96_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG96 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG96 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG96 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG96 0x00000000
/****** rxtx_reg96 END *****/

/*****rxtx_reg97 START *****/
#define FIELD_RXTX_REG97_MU_FREQ4_LSB		11
#define FIELD_RXTX_REG97_MU_FREQ4_MSB		15
#define FIELD_RXTX_REG97_MU_FREQ4_WIDTH		5
#define FIELD_RXTX_REG97_MU_FREQ4_MASK		0x0000f800
#define FIELD_RXTX_REG97_MU_FREQ4_SHIFT_MASK		0xb
#define FIELD_RXTX_REG97_MU_FREQ4_RD(src)	((FIELD_RXTX_REG97_MU_FREQ4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG97_MU_FREQ4_SHIFT_MASK)
#define FIELD_RXTX_REG97_MU_FREQ4_WR(dst)	(FIELD_RXTX_REG97_MU_FREQ4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG97_MU_FREQ4_SHIFT_MASK))
#define FIELD_RXTX_REG97_MU_FREQ4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG97_MU_FREQ4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG97_MU_FREQ4_SHIFT_MASK) & FIELD_RXTX_REG97_MU_FREQ4_MASK))

#define FIELD_RXTX_REG97_MU_FREQ5_LSB		6
#define FIELD_RXTX_REG97_MU_FREQ5_MSB		10
#define FIELD_RXTX_REG97_MU_FREQ5_WIDTH		5
#define FIELD_RXTX_REG97_MU_FREQ5_MASK		0x000007c0
#define FIELD_RXTX_REG97_MU_FREQ5_SHIFT_MASK		0x6
#define FIELD_RXTX_REG97_MU_FREQ5_RD(src)	((FIELD_RXTX_REG97_MU_FREQ5_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG97_MU_FREQ5_SHIFT_MASK)
#define FIELD_RXTX_REG97_MU_FREQ5_WR(dst)	(FIELD_RXTX_REG97_MU_FREQ5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG97_MU_FREQ5_SHIFT_MASK))
#define FIELD_RXTX_REG97_MU_FREQ5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG97_MU_FREQ5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG97_MU_FREQ5_SHIFT_MASK) & FIELD_RXTX_REG97_MU_FREQ5_MASK))

#define FIELD_RXTX_REG97_MU_FREQ6_LSB		1
#define FIELD_RXTX_REG97_MU_FREQ6_MSB		5
#define FIELD_RXTX_REG97_MU_FREQ6_WIDTH		5
#define FIELD_RXTX_REG97_MU_FREQ6_MASK		0x0000003e
#define FIELD_RXTX_REG97_MU_FREQ6_SHIFT_MASK		0x1
#define FIELD_RXTX_REG97_MU_FREQ6_RD(src)	((FIELD_RXTX_REG97_MU_FREQ6_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG97_MU_FREQ6_SHIFT_MASK)
#define FIELD_RXTX_REG97_MU_FREQ6_WR(dst)	(FIELD_RXTX_REG97_MU_FREQ6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG97_MU_FREQ6_SHIFT_MASK))
#define FIELD_RXTX_REG97_MU_FREQ6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG97_MU_FREQ6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG97_MU_FREQ6_SHIFT_MASK) & FIELD_RXTX_REG97_MU_FREQ6_MASK))

#define FIELD_RXTX_REG97_RESERVED_0_LSB		0
#define FIELD_RXTX_REG97_RESERVED_0_MSB		0
#define FIELD_RXTX_REG97_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG97_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG97_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG97_RESERVED_0_RD(src)	((FIELD_RXTX_REG97_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG97_RESERVED_0_WR(dst)	(FIELD_RXTX_REG97_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG97_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG97_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG97_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG97_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG97_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG97 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG97 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG97 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG97 0x00000000
/****** rxtx_reg97 END *****/

/*****rxtx_reg98 START *****/
#define FIELD_RXTX_REG98_MU_FREQ7_LSB		11
#define FIELD_RXTX_REG98_MU_FREQ7_MSB		15
#define FIELD_RXTX_REG98_MU_FREQ7_WIDTH		5
#define FIELD_RXTX_REG98_MU_FREQ7_MASK		0x0000f800
#define FIELD_RXTX_REG98_MU_FREQ7_SHIFT_MASK		0xb
#define FIELD_RXTX_REG98_MU_FREQ7_RD(src)	((FIELD_RXTX_REG98_MU_FREQ7_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG98_MU_FREQ7_SHIFT_MASK)
#define FIELD_RXTX_REG98_MU_FREQ7_WR(dst)	(FIELD_RXTX_REG98_MU_FREQ7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG98_MU_FREQ7_SHIFT_MASK))
#define FIELD_RXTX_REG98_MU_FREQ7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG98_MU_FREQ7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG98_MU_FREQ7_SHIFT_MASK) & FIELD_RXTX_REG98_MU_FREQ7_MASK))

#define FIELD_RXTX_REG98_MU_FREQ8_LSB		6
#define FIELD_RXTX_REG98_MU_FREQ8_MSB		10
#define FIELD_RXTX_REG98_MU_FREQ8_WIDTH		5
#define FIELD_RXTX_REG98_MU_FREQ8_MASK		0x000007c0
#define FIELD_RXTX_REG98_MU_FREQ8_SHIFT_MASK		0x6
#define FIELD_RXTX_REG98_MU_FREQ8_RD(src)	((FIELD_RXTX_REG98_MU_FREQ8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG98_MU_FREQ8_SHIFT_MASK)
#define FIELD_RXTX_REG98_MU_FREQ8_WR(dst)	(FIELD_RXTX_REG98_MU_FREQ8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG98_MU_FREQ8_SHIFT_MASK))
#define FIELD_RXTX_REG98_MU_FREQ8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG98_MU_FREQ8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG98_MU_FREQ8_SHIFT_MASK) & FIELD_RXTX_REG98_MU_FREQ8_MASK))

#define FIELD_RXTX_REG98_MU_FREQ9_LSB		1
#define FIELD_RXTX_REG98_MU_FREQ9_MSB		5
#define FIELD_RXTX_REG98_MU_FREQ9_WIDTH		5
#define FIELD_RXTX_REG98_MU_FREQ9_MASK		0x0000003e
#define FIELD_RXTX_REG98_MU_FREQ9_SHIFT_MASK		0x1
#define FIELD_RXTX_REG98_MU_FREQ9_RD(src)	((FIELD_RXTX_REG98_MU_FREQ9_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG98_MU_FREQ9_SHIFT_MASK)
#define FIELD_RXTX_REG98_MU_FREQ9_WR(dst)	(FIELD_RXTX_REG98_MU_FREQ9_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG98_MU_FREQ9_SHIFT_MASK))
#define FIELD_RXTX_REG98_MU_FREQ9_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG98_MU_FREQ9_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG98_MU_FREQ9_SHIFT_MASK) & FIELD_RXTX_REG98_MU_FREQ9_MASK))

#define FIELD_RXTX_REG98_RESERVED_0_LSB		0
#define FIELD_RXTX_REG98_RESERVED_0_MSB		0
#define FIELD_RXTX_REG98_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG98_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG98_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG98_RESERVED_0_RD(src)	((FIELD_RXTX_REG98_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG98_RESERVED_0_WR(dst)	(FIELD_RXTX_REG98_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG98_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG98_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG98_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG98_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG98_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG98 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG98 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG98 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG98 0x00000000
/****** rxtx_reg98 END *****/

/*****rxtx_reg99 START *****/
#define FIELD_RXTX_REG99_MU_PHASE1_LSB		11
#define FIELD_RXTX_REG99_MU_PHASE1_MSB		15
#define FIELD_RXTX_REG99_MU_PHASE1_WIDTH		5
#define FIELD_RXTX_REG99_MU_PHASE1_MASK		0x0000f800
#define FIELD_RXTX_REG99_MU_PHASE1_SHIFT_MASK		0xb
#define FIELD_RXTX_REG99_MU_PHASE1_RD(src)	((FIELD_RXTX_REG99_MU_PHASE1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG99_MU_PHASE1_SHIFT_MASK)
#define FIELD_RXTX_REG99_MU_PHASE1_WR(dst)	(FIELD_RXTX_REG99_MU_PHASE1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG99_MU_PHASE1_SHIFT_MASK))
#define FIELD_RXTX_REG99_MU_PHASE1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG99_MU_PHASE1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG99_MU_PHASE1_SHIFT_MASK) & FIELD_RXTX_REG99_MU_PHASE1_MASK))

#define FIELD_RXTX_REG99_MU_PHASE2_LSB		6
#define FIELD_RXTX_REG99_MU_PHASE2_MSB		10
#define FIELD_RXTX_REG99_MU_PHASE2_WIDTH		5
#define FIELD_RXTX_REG99_MU_PHASE2_MASK		0x000007c0
#define FIELD_RXTX_REG99_MU_PHASE2_SHIFT_MASK		0x6
#define FIELD_RXTX_REG99_MU_PHASE2_RD(src)	((FIELD_RXTX_REG99_MU_PHASE2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG99_MU_PHASE2_SHIFT_MASK)
#define FIELD_RXTX_REG99_MU_PHASE2_WR(dst)	(FIELD_RXTX_REG99_MU_PHASE2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG99_MU_PHASE2_SHIFT_MASK))
#define FIELD_RXTX_REG99_MU_PHASE2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG99_MU_PHASE2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG99_MU_PHASE2_SHIFT_MASK) & FIELD_RXTX_REG99_MU_PHASE2_MASK))

#define FIELD_RXTX_REG99_MU_PHASE3_LSB		1
#define FIELD_RXTX_REG99_MU_PHASE3_MSB		5
#define FIELD_RXTX_REG99_MU_PHASE3_WIDTH		5
#define FIELD_RXTX_REG99_MU_PHASE3_MASK		0x0000003e
#define FIELD_RXTX_REG99_MU_PHASE3_SHIFT_MASK		0x1
#define FIELD_RXTX_REG99_MU_PHASE3_RD(src)	((FIELD_RXTX_REG99_MU_PHASE3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG99_MU_PHASE3_SHIFT_MASK)
#define FIELD_RXTX_REG99_MU_PHASE3_WR(dst)	(FIELD_RXTX_REG99_MU_PHASE3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG99_MU_PHASE3_SHIFT_MASK))
#define FIELD_RXTX_REG99_MU_PHASE3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG99_MU_PHASE3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG99_MU_PHASE3_SHIFT_MASK) & FIELD_RXTX_REG99_MU_PHASE3_MASK))

#define FIELD_RXTX_REG99_RESERVED_0_LSB		0
#define FIELD_RXTX_REG99_RESERVED_0_MSB		0
#define FIELD_RXTX_REG99_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG99_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG99_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG99_RESERVED_0_RD(src)	((FIELD_RXTX_REG99_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG99_RESERVED_0_WR(dst)	(FIELD_RXTX_REG99_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG99_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG99_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG99_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG99_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG99_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG99 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG99 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG99 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG99 0x00000000
/****** rxtx_reg99 END *****/

/*****rxtx_reg100 START *****/
#define FIELD_RXTX_REG100_MU_PHASE4_LSB		11
#define FIELD_RXTX_REG100_MU_PHASE4_MSB		15
#define FIELD_RXTX_REG100_MU_PHASE4_WIDTH		5
#define FIELD_RXTX_REG100_MU_PHASE4_MASK		0x0000f800
#define FIELD_RXTX_REG100_MU_PHASE4_SHIFT_MASK		0xb
#define FIELD_RXTX_REG100_MU_PHASE4_RD(src)	((FIELD_RXTX_REG100_MU_PHASE4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG100_MU_PHASE4_SHIFT_MASK)
#define FIELD_RXTX_REG100_MU_PHASE4_WR(dst)	(FIELD_RXTX_REG100_MU_PHASE4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG100_MU_PHASE4_SHIFT_MASK))
#define FIELD_RXTX_REG100_MU_PHASE4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG100_MU_PHASE4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG100_MU_PHASE4_SHIFT_MASK) & FIELD_RXTX_REG100_MU_PHASE4_MASK))

#define FIELD_RXTX_REG100_MU_PHASE5_LSB		6
#define FIELD_RXTX_REG100_MU_PHASE5_MSB		10
#define FIELD_RXTX_REG100_MU_PHASE5_WIDTH		5
#define FIELD_RXTX_REG100_MU_PHASE5_MASK		0x000007c0
#define FIELD_RXTX_REG100_MU_PHASE5_SHIFT_MASK		0x6
#define FIELD_RXTX_REG100_MU_PHASE5_RD(src)	((FIELD_RXTX_REG100_MU_PHASE5_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG100_MU_PHASE5_SHIFT_MASK)
#define FIELD_RXTX_REG100_MU_PHASE5_WR(dst)	(FIELD_RXTX_REG100_MU_PHASE5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG100_MU_PHASE5_SHIFT_MASK))
#define FIELD_RXTX_REG100_MU_PHASE5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG100_MU_PHASE5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG100_MU_PHASE5_SHIFT_MASK) & FIELD_RXTX_REG100_MU_PHASE5_MASK))

#define FIELD_RXTX_REG100_MU_PHASE6_LSB		1
#define FIELD_RXTX_REG100_MU_PHASE6_MSB		5
#define FIELD_RXTX_REG100_MU_PHASE6_WIDTH		5
#define FIELD_RXTX_REG100_MU_PHASE6_MASK		0x0000003e
#define FIELD_RXTX_REG100_MU_PHASE6_SHIFT_MASK		0x1
#define FIELD_RXTX_REG100_MU_PHASE6_RD(src)	((FIELD_RXTX_REG100_MU_PHASE6_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG100_MU_PHASE6_SHIFT_MASK)
#define FIELD_RXTX_REG100_MU_PHASE6_WR(dst)	(FIELD_RXTX_REG100_MU_PHASE6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG100_MU_PHASE6_SHIFT_MASK))
#define FIELD_RXTX_REG100_MU_PHASE6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG100_MU_PHASE6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG100_MU_PHASE6_SHIFT_MASK) & FIELD_RXTX_REG100_MU_PHASE6_MASK))

#define FIELD_RXTX_REG100_RESERVED_0_LSB		0
#define FIELD_RXTX_REG100_RESERVED_0_MSB		0
#define FIELD_RXTX_REG100_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG100_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG100_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG100_RESERVED_0_RD(src)	((FIELD_RXTX_REG100_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG100_RESERVED_0_WR(dst)	(FIELD_RXTX_REG100_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG100_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG100_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG100_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG100_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG100_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG100 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG100 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG100 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG100 0x00000000
/****** rxtx_reg100 END *****/

/*****rxtx_reg101 START *****/
#define FIELD_RXTX_REG101_MU_PHASE7_LSB		11
#define FIELD_RXTX_REG101_MU_PHASE7_MSB		15
#define FIELD_RXTX_REG101_MU_PHASE7_WIDTH		5
#define FIELD_RXTX_REG101_MU_PHASE7_MASK		0x0000f800
#define FIELD_RXTX_REG101_MU_PHASE7_SHIFT_MASK		0xb
#define FIELD_RXTX_REG101_MU_PHASE7_RD(src)	((FIELD_RXTX_REG101_MU_PHASE7_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG101_MU_PHASE7_SHIFT_MASK)
#define FIELD_RXTX_REG101_MU_PHASE7_WR(dst)	(FIELD_RXTX_REG101_MU_PHASE7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG101_MU_PHASE7_SHIFT_MASK))
#define FIELD_RXTX_REG101_MU_PHASE7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG101_MU_PHASE7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG101_MU_PHASE7_SHIFT_MASK) & FIELD_RXTX_REG101_MU_PHASE7_MASK))

#define FIELD_RXTX_REG101_MU_PHASE8_LSB		6
#define FIELD_RXTX_REG101_MU_PHASE8_MSB		10
#define FIELD_RXTX_REG101_MU_PHASE8_WIDTH		5
#define FIELD_RXTX_REG101_MU_PHASE8_MASK		0x000007c0
#define FIELD_RXTX_REG101_MU_PHASE8_SHIFT_MASK		0x6
#define FIELD_RXTX_REG101_MU_PHASE8_RD(src)	((FIELD_RXTX_REG101_MU_PHASE8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG101_MU_PHASE8_SHIFT_MASK)
#define FIELD_RXTX_REG101_MU_PHASE8_WR(dst)	(FIELD_RXTX_REG101_MU_PHASE8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG101_MU_PHASE8_SHIFT_MASK))
#define FIELD_RXTX_REG101_MU_PHASE8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG101_MU_PHASE8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG101_MU_PHASE8_SHIFT_MASK) & FIELD_RXTX_REG101_MU_PHASE8_MASK))

#define FIELD_RXTX_REG101_MU_PHASE9_LSB		1
#define FIELD_RXTX_REG101_MU_PHASE9_MSB		5
#define FIELD_RXTX_REG101_MU_PHASE9_WIDTH		5
#define FIELD_RXTX_REG101_MU_PHASE9_MASK		0x0000003e
#define FIELD_RXTX_REG101_MU_PHASE9_SHIFT_MASK		0x1
#define FIELD_RXTX_REG101_MU_PHASE9_RD(src)	((FIELD_RXTX_REG101_MU_PHASE9_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG101_MU_PHASE9_SHIFT_MASK)
#define FIELD_RXTX_REG101_MU_PHASE9_WR(dst)	(FIELD_RXTX_REG101_MU_PHASE9_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG101_MU_PHASE9_SHIFT_MASK))
#define FIELD_RXTX_REG101_MU_PHASE9_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG101_MU_PHASE9_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG101_MU_PHASE9_SHIFT_MASK) & FIELD_RXTX_REG101_MU_PHASE9_MASK))

#define FIELD_RXTX_REG101_RESERVED_0_LSB		0
#define FIELD_RXTX_REG101_RESERVED_0_MSB		0
#define FIELD_RXTX_REG101_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG101_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG101_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG101_RESERVED_0_RD(src)	((FIELD_RXTX_REG101_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG101_RESERVED_0_WR(dst)	(FIELD_RXTX_REG101_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG101_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG101_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG101_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG101_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG101_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG101 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG101 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG101 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG101 0x00000000
/****** rxtx_reg101 END *****/

/*****rxtx_reg102 START *****/
#define FIELD_RXTX_REG102_PIN_OVERRIDE_LSB		15
#define FIELD_RXTX_REG102_PIN_OVERRIDE_MSB		15
#define FIELD_RXTX_REG102_PIN_OVERRIDE_WIDTH		1
#define FIELD_RXTX_REG102_PIN_OVERRIDE_MASK		0x00008000
#define FIELD_RXTX_REG102_PIN_OVERRIDE_SHIFT_MASK		0xf
#define FIELD_RXTX_REG102_PIN_OVERRIDE_RD(src)	((FIELD_RXTX_REG102_PIN_OVERRIDE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG102_PIN_OVERRIDE_SHIFT_MASK)
#define FIELD_RXTX_REG102_PIN_OVERRIDE_WR(dst)	(FIELD_RXTX_REG102_PIN_OVERRIDE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG102_PIN_OVERRIDE_SHIFT_MASK))
#define FIELD_RXTX_REG102_PIN_OVERRIDE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG102_PIN_OVERRIDE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG102_PIN_OVERRIDE_SHIFT_MASK) & FIELD_RXTX_REG102_PIN_OVERRIDE_MASK))

#define FIELD_RXTX_REG102_PUSH_PIACC_VAL_LSB		8
#define FIELD_RXTX_REG102_PUSH_PIACC_VAL_MSB		14
#define FIELD_RXTX_REG102_PUSH_PIACC_VAL_WIDTH		7
#define FIELD_RXTX_REG102_PUSH_PIACC_VAL_MASK		0x00007f00
#define FIELD_RXTX_REG102_PUSH_PIACC_VAL_SHIFT_MASK		0x8
#define FIELD_RXTX_REG102_PUSH_PIACC_VAL_RD(src)	((FIELD_RXTX_REG102_PUSH_PIACC_VAL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG102_PUSH_PIACC_VAL_SHIFT_MASK)
#define FIELD_RXTX_REG102_PUSH_PIACC_VAL_WR(dst)	(FIELD_RXTX_REG102_PUSH_PIACC_VAL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG102_PUSH_PIACC_VAL_SHIFT_MASK))
#define FIELD_RXTX_REG102_PUSH_PIACC_VAL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG102_PUSH_PIACC_VAL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG102_PUSH_PIACC_VAL_SHIFT_MASK) & FIELD_RXTX_REG102_PUSH_PIACC_VAL_MASK))

#define FIELD_RXTX_REG102_PUSH_PIACC_LSB		7
#define FIELD_RXTX_REG102_PUSH_PIACC_MSB		7
#define FIELD_RXTX_REG102_PUSH_PIACC_WIDTH		1
#define FIELD_RXTX_REG102_PUSH_PIACC_MASK		0x00000080
#define FIELD_RXTX_REG102_PUSH_PIACC_SHIFT_MASK		0x7
#define FIELD_RXTX_REG102_PUSH_PIACC_RD(src)	((FIELD_RXTX_REG102_PUSH_PIACC_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG102_PUSH_PIACC_SHIFT_MASK)
#define FIELD_RXTX_REG102_PUSH_PIACC_WR(dst)	(FIELD_RXTX_REG102_PUSH_PIACC_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG102_PUSH_PIACC_SHIFT_MASK))
#define FIELD_RXTX_REG102_PUSH_PIACC_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG102_PUSH_PIACC_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG102_PUSH_PIACC_SHIFT_MASK) & FIELD_RXTX_REG102_PUSH_PIACC_MASK))

#define FIELD_RXTX_REG102_FREQLOOP_LIMIT_LSB		5
#define FIELD_RXTX_REG102_FREQLOOP_LIMIT_MSB		6
#define FIELD_RXTX_REG102_FREQLOOP_LIMIT_WIDTH		2
#define FIELD_RXTX_REG102_FREQLOOP_LIMIT_MASK		0x00000060
#define FIELD_RXTX_REG102_FREQLOOP_LIMIT_SHIFT_MASK		0x5
#define FIELD_RXTX_REG102_FREQLOOP_LIMIT_RD(src)	((FIELD_RXTX_REG102_FREQLOOP_LIMIT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG102_FREQLOOP_LIMIT_SHIFT_MASK)
#define FIELD_RXTX_REG102_FREQLOOP_LIMIT_WR(dst)	(FIELD_RXTX_REG102_FREQLOOP_LIMIT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG102_FREQLOOP_LIMIT_SHIFT_MASK))
#define FIELD_RXTX_REG102_FREQLOOP_LIMIT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG102_FREQLOOP_LIMIT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG102_FREQLOOP_LIMIT_SHIFT_MASK) & FIELD_RXTX_REG102_FREQLOOP_LIMIT_MASK))

#define FIELD_RXTX_REG102_H1_SKEW_LSB		3
#define FIELD_RXTX_REG102_H1_SKEW_MSB		4
#define FIELD_RXTX_REG102_H1_SKEW_WIDTH		2
#define FIELD_RXTX_REG102_H1_SKEW_MASK		0x00000018
#define FIELD_RXTX_REG102_H1_SKEW_SHIFT_MASK		0x3
#define FIELD_RXTX_REG102_H1_SKEW_RD(src)	((FIELD_RXTX_REG102_H1_SKEW_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG102_H1_SKEW_SHIFT_MASK)
#define FIELD_RXTX_REG102_H1_SKEW_WR(dst)	(FIELD_RXTX_REG102_H1_SKEW_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG102_H1_SKEW_SHIFT_MASK))
#define FIELD_RXTX_REG102_H1_SKEW_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG102_H1_SKEW_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG102_H1_SKEW_SHIFT_MASK) & FIELD_RXTX_REG102_H1_SKEW_MASK))

#define FIELD_RXTX_REG102_RESERVED_2_LSB		0
#define FIELD_RXTX_REG102_RESERVED_2_MSB		2
#define FIELD_RXTX_REG102_RESERVED_2_WIDTH		3
#define FIELD_RXTX_REG102_RESERVED_2_MASK		0x00000007
#define FIELD_RXTX_REG102_RESERVED_2_SHIFT_MASK		0x0
#define FIELD_RXTX_REG102_RESERVED_2_RD(src)	((FIELD_RXTX_REG102_RESERVED_2_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG102_RESERVED_2_WR(dst)	(FIELD_RXTX_REG102_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG102_RESERVED_2_SHIFT_MASK))
#define FIELD_RXTX_REG102_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG102_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG102_RESERVED_2_SHIFT_MASK) & FIELD_RXTX_REG102_RESERVED_2_MASK))

#define RESERVE_BITS_CH0_RXTX_REG102 0x00000007
#define SELF_CLEAR_BITS_CH0_RXTX_REG102 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG102 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG102 0x00000000
/****** rxtx_reg102 END *****/

/*****rxtx_reg103 START *****/
#define FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_LSB		0
#define FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_MSB		15
#define FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_WIDTH		16
#define FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_RD(src)	((FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_WR(dst)	(FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_SHIFT_MASK) & FIELD_RXTX_REG103_MU_MAX_TIMER_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG103 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG103 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG103 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG103 0x00000000
/****** rxtx_reg103 END *****/

/*****rxtx_reg104 START *****/
#define FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_LSB		0
#define FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_MSB		15
#define FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_WIDTH		16
#define FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_RD(src)	((FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_WR(dst)	(FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_SHIFT_MASK) & FIELD_RXTX_REG104_MU_MAX_TIMER_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG104 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG104 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG104 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG104 0x00000000
/****** rxtx_reg104 END *****/

/*****rxtx_reg105 START *****/
#define FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_LSB		0
#define FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_MSB		15
#define FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_WIDTH		16
#define FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_RD(src)	((FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_WR(dst)	(FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_SHIFT_MASK) & FIELD_RXTX_REG105_DFE_TAP_SNAP_READOUT_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG105 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG105 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG105 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG105 0x0000ffff
/****** rxtx_reg105 END *****/

/*****rxtx_reg106 START *****/
#define FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_LSB		0
#define FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_MSB		15
#define FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_WIDTH		16
#define FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_RD(src)	((FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_WR(dst)	(FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_SHIFT_MASK) & FIELD_RXTX_REG106_DFE_TAP_SNAP_READOUT_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG106 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG106 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG106 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG106 0x0000ffff
/****** rxtx_reg106 END *****/

/*****rxtx_reg107 START *****/
#define FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_LSB		0
#define FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_MSB		15
#define FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_WIDTH		16
#define FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_RD(src)	((FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_WR(dst)	(FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_SHIFT_MASK) & FIELD_RXTX_REG107_DFE_TAP_WRITE_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG107 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG107 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG107 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG107 0x00000000
/****** rxtx_reg107 END *****/

/*****rxtx_reg108 START *****/
#define FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_LSB		0
#define FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_MSB		15
#define FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_WIDTH		16
#define FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_RD(src)	((FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_WR(dst)	(FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_SHIFT_MASK) & FIELD_RXTX_REG108_DFE_TAP_WRITE_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG108 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG108 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG108 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG108 0x00000000
/****** rxtx_reg108 END *****/

/*****rxtx_reg109 START *****/
#define FIELD_RXTX_REG109_EYE_SCAN_ERROR_LSB		0
#define FIELD_RXTX_REG109_EYE_SCAN_ERROR_MSB		15
#define FIELD_RXTX_REG109_EYE_SCAN_ERROR_WIDTH		16
#define FIELD_RXTX_REG109_EYE_SCAN_ERROR_MASK		0x0000ffff
#define FIELD_RXTX_REG109_EYE_SCAN_ERROR_SHIFT_MASK		0x0
#define FIELD_RXTX_REG109_EYE_SCAN_ERROR_RD(src)	((FIELD_RXTX_REG109_EYE_SCAN_ERROR_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG109_EYE_SCAN_ERROR_WR(dst)	(FIELD_RXTX_REG109_EYE_SCAN_ERROR_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG109_EYE_SCAN_ERROR_SHIFT_MASK))
#define FIELD_RXTX_REG109_EYE_SCAN_ERROR_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG109_EYE_SCAN_ERROR_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG109_EYE_SCAN_ERROR_SHIFT_MASK) & FIELD_RXTX_REG109_EYE_SCAN_ERROR_MASK))

#define RESERVE_BITS_CH0_RXTX_REG109 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG109 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG109 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG109 0x0000ffff
/****** rxtx_reg109 END *****/

/*****rxtx_reg110 START *****/
#define FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_LSB		0
#define FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_MSB		15
#define FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_WIDTH		16
#define FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_MASK		0x0000ffff
#define FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_SHIFT_MASK		0x0
#define FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_RD(src)	((FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_WR(dst)	(FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_SHIFT_MASK))
#define FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_SHIFT_MASK) & FIELD_RXTX_REG110_EYE_SCAN_SAMPLE_MASK))

#define RESERVE_BITS_CH0_RXTX_REG110 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG110 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG110 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG110 0x0000ffff
/****** rxtx_reg110 END *****/

/*****rxtx_reg111 START *****/
#define FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_LSB		0
#define FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_MSB		15
#define FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_WIDTH		16
#define FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_MASK		0x0000ffff
#define FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_RD(src)	((FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_WR(dst)	(FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_SHIFT_MASK))
#define FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_SHIFT_MASK) & FIELD_RXTX_REG111_CDR_BW_MAX_TIMER1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG111 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG111 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG111 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG111 0x00000000
/****** rxtx_reg111 END *****/

/*****rxtx_reg112 START *****/
#define FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_LSB		0
#define FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_MSB		15
#define FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_WIDTH		16
#define FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_MASK		0x0000ffff
#define FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_RD(src)	((FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_WR(dst)	(FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_SHIFT_MASK))
#define FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_SHIFT_MASK) & FIELD_RXTX_REG112_CDR_BW_MAX_TIMER0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG112 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG112 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG112 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG112 0x00000000
/****** rxtx_reg112 END *****/

/*****rxtx_reg113 START *****/
#define FIELD_RXTX_REG113_FT_SEARCH_TIMER_LSB		0
#define FIELD_RXTX_REG113_FT_SEARCH_TIMER_MSB		15
#define FIELD_RXTX_REG113_FT_SEARCH_TIMER_WIDTH		16
#define FIELD_RXTX_REG113_FT_SEARCH_TIMER_MASK		0x0000ffff
#define FIELD_RXTX_REG113_FT_SEARCH_TIMER_SHIFT_MASK		0x0
#define FIELD_RXTX_REG113_FT_SEARCH_TIMER_RD(src)	((FIELD_RXTX_REG113_FT_SEARCH_TIMER_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG113_FT_SEARCH_TIMER_WR(dst)	(FIELD_RXTX_REG113_FT_SEARCH_TIMER_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG113_FT_SEARCH_TIMER_SHIFT_MASK))
#define FIELD_RXTX_REG113_FT_SEARCH_TIMER_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG113_FT_SEARCH_TIMER_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG113_FT_SEARCH_TIMER_SHIFT_MASK) & FIELD_RXTX_REG113_FT_SEARCH_TIMER_MASK))

#define RESERVE_BITS_CH0_RXTX_REG113 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG113 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG113 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG113 0x00000000
/****** rxtx_reg113 END *****/

/*****rxtx_reg114 START *****/
#define FIELD_RXTX_REG114_FLOAT_SELECT_LSB		15
#define FIELD_RXTX_REG114_FLOAT_SELECT_MSB		15
#define FIELD_RXTX_REG114_FLOAT_SELECT_WIDTH		1
#define FIELD_RXTX_REG114_FLOAT_SELECT_MASK		0x00008000
#define FIELD_RXTX_REG114_FLOAT_SELECT_SHIFT_MASK		0xf
#define FIELD_RXTX_REG114_FLOAT_SELECT_RD(src)	((FIELD_RXTX_REG114_FLOAT_SELECT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FLOAT_SELECT_SHIFT_MASK)
#define FIELD_RXTX_REG114_FLOAT_SELECT_WR(dst)	(FIELD_RXTX_REG114_FLOAT_SELECT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FLOAT_SELECT_SHIFT_MASK))
#define FIELD_RXTX_REG114_FLOAT_SELECT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FLOAT_SELECT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FLOAT_SELECT_SHIFT_MASK) & FIELD_RXTX_REG114_FLOAT_SELECT_MASK))

#define FIELD_RXTX_REG114_FORCE_FT_POS0_LSB		14
#define FIELD_RXTX_REG114_FORCE_FT_POS0_MSB		14
#define FIELD_RXTX_REG114_FORCE_FT_POS0_WIDTH		1
#define FIELD_RXTX_REG114_FORCE_FT_POS0_MASK		0x00004000
#define FIELD_RXTX_REG114_FORCE_FT_POS0_SHIFT_MASK		0xe
#define FIELD_RXTX_REG114_FORCE_FT_POS0_RD(src)	((FIELD_RXTX_REG114_FORCE_FT_POS0_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FORCE_FT_POS0_SHIFT_MASK)
#define FIELD_RXTX_REG114_FORCE_FT_POS0_WR(dst)	(FIELD_RXTX_REG114_FORCE_FT_POS0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FORCE_FT_POS0_SHIFT_MASK))
#define FIELD_RXTX_REG114_FORCE_FT_POS0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FORCE_FT_POS0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FORCE_FT_POS0_SHIFT_MASK) & FIELD_RXTX_REG114_FORCE_FT_POS0_MASK))

#define FIELD_RXTX_REG114_FORCE_FT_POS1_LSB		13
#define FIELD_RXTX_REG114_FORCE_FT_POS1_MSB		13
#define FIELD_RXTX_REG114_FORCE_FT_POS1_WIDTH		1
#define FIELD_RXTX_REG114_FORCE_FT_POS1_MASK		0x00002000
#define FIELD_RXTX_REG114_FORCE_FT_POS1_SHIFT_MASK		0xd
#define FIELD_RXTX_REG114_FORCE_FT_POS1_RD(src)	((FIELD_RXTX_REG114_FORCE_FT_POS1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FORCE_FT_POS1_SHIFT_MASK)
#define FIELD_RXTX_REG114_FORCE_FT_POS1_WR(dst)	(FIELD_RXTX_REG114_FORCE_FT_POS1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FORCE_FT_POS1_SHIFT_MASK))
#define FIELD_RXTX_REG114_FORCE_FT_POS1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FORCE_FT_POS1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FORCE_FT_POS1_SHIFT_MASK) & FIELD_RXTX_REG114_FORCE_FT_POS1_MASK))

#define FIELD_RXTX_REG114_FORCE_FT_POS2_LSB		12
#define FIELD_RXTX_REG114_FORCE_FT_POS2_MSB		12
#define FIELD_RXTX_REG114_FORCE_FT_POS2_WIDTH		1
#define FIELD_RXTX_REG114_FORCE_FT_POS2_MASK		0x00001000
#define FIELD_RXTX_REG114_FORCE_FT_POS2_SHIFT_MASK		0xc
#define FIELD_RXTX_REG114_FORCE_FT_POS2_RD(src)	((FIELD_RXTX_REG114_FORCE_FT_POS2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FORCE_FT_POS2_SHIFT_MASK)
#define FIELD_RXTX_REG114_FORCE_FT_POS2_WR(dst)	(FIELD_RXTX_REG114_FORCE_FT_POS2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FORCE_FT_POS2_SHIFT_MASK))
#define FIELD_RXTX_REG114_FORCE_FT_POS2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FORCE_FT_POS2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FORCE_FT_POS2_SHIFT_MASK) & FIELD_RXTX_REG114_FORCE_FT_POS2_MASK))

#define FIELD_RXTX_REG114_FORCE_FT_POS3_LSB		11
#define FIELD_RXTX_REG114_FORCE_FT_POS3_MSB		11
#define FIELD_RXTX_REG114_FORCE_FT_POS3_WIDTH		1
#define FIELD_RXTX_REG114_FORCE_FT_POS3_MASK		0x00000800
#define FIELD_RXTX_REG114_FORCE_FT_POS3_SHIFT_MASK		0xb
#define FIELD_RXTX_REG114_FORCE_FT_POS3_RD(src)	((FIELD_RXTX_REG114_FORCE_FT_POS3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FORCE_FT_POS3_SHIFT_MASK)
#define FIELD_RXTX_REG114_FORCE_FT_POS3_WR(dst)	(FIELD_RXTX_REG114_FORCE_FT_POS3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FORCE_FT_POS3_SHIFT_MASK))
#define FIELD_RXTX_REG114_FORCE_FT_POS3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FORCE_FT_POS3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FORCE_FT_POS3_SHIFT_MASK) & FIELD_RXTX_REG114_FORCE_FT_POS3_MASK))

#define FIELD_RXTX_REG114_FORCE_FT_POS4_LSB		10
#define FIELD_RXTX_REG114_FORCE_FT_POS4_MSB		10
#define FIELD_RXTX_REG114_FORCE_FT_POS4_WIDTH		1
#define FIELD_RXTX_REG114_FORCE_FT_POS4_MASK		0x00000400
#define FIELD_RXTX_REG114_FORCE_FT_POS4_SHIFT_MASK		0xa
#define FIELD_RXTX_REG114_FORCE_FT_POS4_RD(src)	((FIELD_RXTX_REG114_FORCE_FT_POS4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FORCE_FT_POS4_SHIFT_MASK)
#define FIELD_RXTX_REG114_FORCE_FT_POS4_WR(dst)	(FIELD_RXTX_REG114_FORCE_FT_POS4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FORCE_FT_POS4_SHIFT_MASK))
#define FIELD_RXTX_REG114_FORCE_FT_POS4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FORCE_FT_POS4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FORCE_FT_POS4_SHIFT_MASK) & FIELD_RXTX_REG114_FORCE_FT_POS4_MASK))

#define FIELD_RXTX_REG114_FORCE_FT_WGT0_LSB		9
#define FIELD_RXTX_REG114_FORCE_FT_WGT0_MSB		9
#define FIELD_RXTX_REG114_FORCE_FT_WGT0_WIDTH		1
#define FIELD_RXTX_REG114_FORCE_FT_WGT0_MASK		0x00000200
#define FIELD_RXTX_REG114_FORCE_FT_WGT0_SHIFT_MASK		0x9
#define FIELD_RXTX_REG114_FORCE_FT_WGT0_RD(src)	((FIELD_RXTX_REG114_FORCE_FT_WGT0_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FORCE_FT_WGT0_SHIFT_MASK)
#define FIELD_RXTX_REG114_FORCE_FT_WGT0_WR(dst)	(FIELD_RXTX_REG114_FORCE_FT_WGT0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FORCE_FT_WGT0_SHIFT_MASK))
#define FIELD_RXTX_REG114_FORCE_FT_WGT0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FORCE_FT_WGT0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FORCE_FT_WGT0_SHIFT_MASK) & FIELD_RXTX_REG114_FORCE_FT_WGT0_MASK))

#define FIELD_RXTX_REG114_FORCE_FT_WGT1_LSB		8
#define FIELD_RXTX_REG114_FORCE_FT_WGT1_MSB		8
#define FIELD_RXTX_REG114_FORCE_FT_WGT1_WIDTH		1
#define FIELD_RXTX_REG114_FORCE_FT_WGT1_MASK		0x00000100
#define FIELD_RXTX_REG114_FORCE_FT_WGT1_SHIFT_MASK		0x8
#define FIELD_RXTX_REG114_FORCE_FT_WGT1_RD(src)	((FIELD_RXTX_REG114_FORCE_FT_WGT1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FORCE_FT_WGT1_SHIFT_MASK)
#define FIELD_RXTX_REG114_FORCE_FT_WGT1_WR(dst)	(FIELD_RXTX_REG114_FORCE_FT_WGT1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FORCE_FT_WGT1_SHIFT_MASK))
#define FIELD_RXTX_REG114_FORCE_FT_WGT1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FORCE_FT_WGT1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FORCE_FT_WGT1_SHIFT_MASK) & FIELD_RXTX_REG114_FORCE_FT_WGT1_MASK))

#define FIELD_RXTX_REG114_FORCE_FT_WGT2_LSB		7
#define FIELD_RXTX_REG114_FORCE_FT_WGT2_MSB		7
#define FIELD_RXTX_REG114_FORCE_FT_WGT2_WIDTH		1
#define FIELD_RXTX_REG114_FORCE_FT_WGT2_MASK		0x00000080
#define FIELD_RXTX_REG114_FORCE_FT_WGT2_SHIFT_MASK		0x7
#define FIELD_RXTX_REG114_FORCE_FT_WGT2_RD(src)	((FIELD_RXTX_REG114_FORCE_FT_WGT2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FORCE_FT_WGT2_SHIFT_MASK)
#define FIELD_RXTX_REG114_FORCE_FT_WGT2_WR(dst)	(FIELD_RXTX_REG114_FORCE_FT_WGT2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FORCE_FT_WGT2_SHIFT_MASK))
#define FIELD_RXTX_REG114_FORCE_FT_WGT2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FORCE_FT_WGT2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FORCE_FT_WGT2_SHIFT_MASK) & FIELD_RXTX_REG114_FORCE_FT_WGT2_MASK))

#define FIELD_RXTX_REG114_FORCE_FT_WGT3_LSB		6
#define FIELD_RXTX_REG114_FORCE_FT_WGT3_MSB		6
#define FIELD_RXTX_REG114_FORCE_FT_WGT3_WIDTH		1
#define FIELD_RXTX_REG114_FORCE_FT_WGT3_MASK		0x00000040
#define FIELD_RXTX_REG114_FORCE_FT_WGT3_SHIFT_MASK		0x6
#define FIELD_RXTX_REG114_FORCE_FT_WGT3_RD(src)	((FIELD_RXTX_REG114_FORCE_FT_WGT3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FORCE_FT_WGT3_SHIFT_MASK)
#define FIELD_RXTX_REG114_FORCE_FT_WGT3_WR(dst)	(FIELD_RXTX_REG114_FORCE_FT_WGT3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FORCE_FT_WGT3_SHIFT_MASK))
#define FIELD_RXTX_REG114_FORCE_FT_WGT3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FORCE_FT_WGT3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FORCE_FT_WGT3_SHIFT_MASK) & FIELD_RXTX_REG114_FORCE_FT_WGT3_MASK))

#define FIELD_RXTX_REG114_FORCE_FT_WGT4_LSB		5
#define FIELD_RXTX_REG114_FORCE_FT_WGT4_MSB		5
#define FIELD_RXTX_REG114_FORCE_FT_WGT4_WIDTH		1
#define FIELD_RXTX_REG114_FORCE_FT_WGT4_MASK		0x00000020
#define FIELD_RXTX_REG114_FORCE_FT_WGT4_SHIFT_MASK		0x5
#define FIELD_RXTX_REG114_FORCE_FT_WGT4_RD(src)	((FIELD_RXTX_REG114_FORCE_FT_WGT4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_FORCE_FT_WGT4_SHIFT_MASK)
#define FIELD_RXTX_REG114_FORCE_FT_WGT4_WR(dst)	(FIELD_RXTX_REG114_FORCE_FT_WGT4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_FORCE_FT_WGT4_SHIFT_MASK))
#define FIELD_RXTX_REG114_FORCE_FT_WGT4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_FORCE_FT_WGT4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_FORCE_FT_WGT4_SHIFT_MASK) & FIELD_RXTX_REG114_FORCE_FT_WGT4_MASK))

#define FIELD_RXTX_REG114_MAN_WEIGHT_FT0_LSB		1
#define FIELD_RXTX_REG114_MAN_WEIGHT_FT0_MSB		4
#define FIELD_RXTX_REG114_MAN_WEIGHT_FT0_WIDTH		4
#define FIELD_RXTX_REG114_MAN_WEIGHT_FT0_MASK		0x0000001e
#define FIELD_RXTX_REG114_MAN_WEIGHT_FT0_SHIFT_MASK		0x1
#define FIELD_RXTX_REG114_MAN_WEIGHT_FT0_RD(src)	((FIELD_RXTX_REG114_MAN_WEIGHT_FT0_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG114_MAN_WEIGHT_FT0_SHIFT_MASK)
#define FIELD_RXTX_REG114_MAN_WEIGHT_FT0_WR(dst)	(FIELD_RXTX_REG114_MAN_WEIGHT_FT0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_MAN_WEIGHT_FT0_SHIFT_MASK))
#define FIELD_RXTX_REG114_MAN_WEIGHT_FT0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_MAN_WEIGHT_FT0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_MAN_WEIGHT_FT0_SHIFT_MASK) & FIELD_RXTX_REG114_MAN_WEIGHT_FT0_MASK))

#define FIELD_RXTX_REG114_RESERVED_0_LSB		0
#define FIELD_RXTX_REG114_RESERVED_0_MSB		0
#define FIELD_RXTX_REG114_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG114_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG114_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG114_RESERVED_0_RD(src)	((FIELD_RXTX_REG114_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG114_RESERVED_0_WR(dst)	(FIELD_RXTX_REG114_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG114_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG114_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG114_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG114_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG114_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG114 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG114 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG114 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG114 0x00000000
/****** rxtx_reg114 END *****/

/*****rxtx_reg115 START *****/
#define FIELD_RXTX_REG115_MAN_POSITION_FT0_LSB		10
#define FIELD_RXTX_REG115_MAN_POSITION_FT0_MSB		15
#define FIELD_RXTX_REG115_MAN_POSITION_FT0_WIDTH		6
#define FIELD_RXTX_REG115_MAN_POSITION_FT0_MASK		0x0000fc00
#define FIELD_RXTX_REG115_MAN_POSITION_FT0_SHIFT_MASK		0xa
#define FIELD_RXTX_REG115_MAN_POSITION_FT0_RD(src)	((FIELD_RXTX_REG115_MAN_POSITION_FT0_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG115_MAN_POSITION_FT0_SHIFT_MASK)
#define FIELD_RXTX_REG115_MAN_POSITION_FT0_WR(dst)	(FIELD_RXTX_REG115_MAN_POSITION_FT0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG115_MAN_POSITION_FT0_SHIFT_MASK))
#define FIELD_RXTX_REG115_MAN_POSITION_FT0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG115_MAN_POSITION_FT0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG115_MAN_POSITION_FT0_SHIFT_MASK) & FIELD_RXTX_REG115_MAN_POSITION_FT0_MASK))

#define FIELD_RXTX_REG115_MAN_WEIGHT_FT1_LSB		6
#define FIELD_RXTX_REG115_MAN_WEIGHT_FT1_MSB		9
#define FIELD_RXTX_REG115_MAN_WEIGHT_FT1_WIDTH		4
#define FIELD_RXTX_REG115_MAN_WEIGHT_FT1_MASK		0x000003c0
#define FIELD_RXTX_REG115_MAN_WEIGHT_FT1_SHIFT_MASK		0x6
#define FIELD_RXTX_REG115_MAN_WEIGHT_FT1_RD(src)	((FIELD_RXTX_REG115_MAN_WEIGHT_FT1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG115_MAN_WEIGHT_FT1_SHIFT_MASK)
#define FIELD_RXTX_REG115_MAN_WEIGHT_FT1_WR(dst)	(FIELD_RXTX_REG115_MAN_WEIGHT_FT1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG115_MAN_WEIGHT_FT1_SHIFT_MASK))
#define FIELD_RXTX_REG115_MAN_WEIGHT_FT1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG115_MAN_WEIGHT_FT1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG115_MAN_WEIGHT_FT1_SHIFT_MASK) & FIELD_RXTX_REG115_MAN_WEIGHT_FT1_MASK))

#define FIELD_RXTX_REG115_MAN_POSITION_FT1_LSB		0
#define FIELD_RXTX_REG115_MAN_POSITION_FT1_MSB		5
#define FIELD_RXTX_REG115_MAN_POSITION_FT1_WIDTH		6
#define FIELD_RXTX_REG115_MAN_POSITION_FT1_MASK		0x0000003f
#define FIELD_RXTX_REG115_MAN_POSITION_FT1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG115_MAN_POSITION_FT1_RD(src)	((FIELD_RXTX_REG115_MAN_POSITION_FT1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG115_MAN_POSITION_FT1_WR(dst)	(FIELD_RXTX_REG115_MAN_POSITION_FT1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG115_MAN_POSITION_FT1_SHIFT_MASK))
#define FIELD_RXTX_REG115_MAN_POSITION_FT1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG115_MAN_POSITION_FT1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG115_MAN_POSITION_FT1_SHIFT_MASK) & FIELD_RXTX_REG115_MAN_POSITION_FT1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG115 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG115 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG115 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG115 0x00000000
/****** rxtx_reg115 END *****/

/*****rxtx_reg116 START *****/
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT2_LSB		12
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT2_MSB		15
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT2_WIDTH		4
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT2_MASK		0x0000f000
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT2_SHIFT_MASK		0xc
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT2_RD(src)	((FIELD_RXTX_REG116_MAN_WEIGHT_FT2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG116_MAN_WEIGHT_FT2_SHIFT_MASK)
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT2_WR(dst)	(FIELD_RXTX_REG116_MAN_WEIGHT_FT2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG116_MAN_WEIGHT_FT2_SHIFT_MASK))
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG116_MAN_WEIGHT_FT2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG116_MAN_WEIGHT_FT2_SHIFT_MASK) & FIELD_RXTX_REG116_MAN_WEIGHT_FT2_MASK))

#define FIELD_RXTX_REG116_MAN_POSITION_FT2_LSB		6
#define FIELD_RXTX_REG116_MAN_POSITION_FT2_MSB		11
#define FIELD_RXTX_REG116_MAN_POSITION_FT2_WIDTH		6
#define FIELD_RXTX_REG116_MAN_POSITION_FT2_MASK		0x00000fc0
#define FIELD_RXTX_REG116_MAN_POSITION_FT2_SHIFT_MASK		0x6
#define FIELD_RXTX_REG116_MAN_POSITION_FT2_RD(src)	((FIELD_RXTX_REG116_MAN_POSITION_FT2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG116_MAN_POSITION_FT2_SHIFT_MASK)
#define FIELD_RXTX_REG116_MAN_POSITION_FT2_WR(dst)	(FIELD_RXTX_REG116_MAN_POSITION_FT2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG116_MAN_POSITION_FT2_SHIFT_MASK))
#define FIELD_RXTX_REG116_MAN_POSITION_FT2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG116_MAN_POSITION_FT2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG116_MAN_POSITION_FT2_SHIFT_MASK) & FIELD_RXTX_REG116_MAN_POSITION_FT2_MASK))

#define FIELD_RXTX_REG116_MAN_WEIGHT_FT3_LSB		2
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT3_MSB		5
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT3_WIDTH		4
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT3_MASK		0x0000003c
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT3_SHIFT_MASK		0x2
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT3_RD(src)	((FIELD_RXTX_REG116_MAN_WEIGHT_FT3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG116_MAN_WEIGHT_FT3_SHIFT_MASK)
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT3_WR(dst)	(FIELD_RXTX_REG116_MAN_WEIGHT_FT3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG116_MAN_WEIGHT_FT3_SHIFT_MASK))
#define FIELD_RXTX_REG116_MAN_WEIGHT_FT3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG116_MAN_WEIGHT_FT3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG116_MAN_WEIGHT_FT3_SHIFT_MASK) & FIELD_RXTX_REG116_MAN_WEIGHT_FT3_MASK))

#define FIELD_RXTX_REG116_RESERVED_1_LSB		0
#define FIELD_RXTX_REG116_RESERVED_1_MSB		1
#define FIELD_RXTX_REG116_RESERVED_1_WIDTH		2
#define FIELD_RXTX_REG116_RESERVED_1_MASK		0x00000003
#define FIELD_RXTX_REG116_RESERVED_1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG116_RESERVED_1_RD(src)	((FIELD_RXTX_REG116_RESERVED_1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG116_RESERVED_1_WR(dst)	(FIELD_RXTX_REG116_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG116_RESERVED_1_SHIFT_MASK))
#define FIELD_RXTX_REG116_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG116_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG116_RESERVED_1_SHIFT_MASK) & FIELD_RXTX_REG116_RESERVED_1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG116 0x00000003
#define SELF_CLEAR_BITS_CH0_RXTX_REG116 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG116 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG116 0x00000000
/****** rxtx_reg116 END *****/

/*****rxtx_reg117 START *****/
#define FIELD_RXTX_REG117_MAN_POSITION_FT3_LSB		10
#define FIELD_RXTX_REG117_MAN_POSITION_FT3_MSB		15
#define FIELD_RXTX_REG117_MAN_POSITION_FT3_WIDTH		6
#define FIELD_RXTX_REG117_MAN_POSITION_FT3_MASK		0x0000fc00
#define FIELD_RXTX_REG117_MAN_POSITION_FT3_SHIFT_MASK		0xa
#define FIELD_RXTX_REG117_MAN_POSITION_FT3_RD(src)	((FIELD_RXTX_REG117_MAN_POSITION_FT3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG117_MAN_POSITION_FT3_SHIFT_MASK)
#define FIELD_RXTX_REG117_MAN_POSITION_FT3_WR(dst)	(FIELD_RXTX_REG117_MAN_POSITION_FT3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG117_MAN_POSITION_FT3_SHIFT_MASK))
#define FIELD_RXTX_REG117_MAN_POSITION_FT3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG117_MAN_POSITION_FT3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG117_MAN_POSITION_FT3_SHIFT_MASK) & FIELD_RXTX_REG117_MAN_POSITION_FT3_MASK))

#define FIELD_RXTX_REG117_MAN_WEIGHT_FT4_LSB		6
#define FIELD_RXTX_REG117_MAN_WEIGHT_FT4_MSB		9
#define FIELD_RXTX_REG117_MAN_WEIGHT_FT4_WIDTH		4
#define FIELD_RXTX_REG117_MAN_WEIGHT_FT4_MASK		0x000003c0
#define FIELD_RXTX_REG117_MAN_WEIGHT_FT4_SHIFT_MASK		0x6
#define FIELD_RXTX_REG117_MAN_WEIGHT_FT4_RD(src)	((FIELD_RXTX_REG117_MAN_WEIGHT_FT4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG117_MAN_WEIGHT_FT4_SHIFT_MASK)
#define FIELD_RXTX_REG117_MAN_WEIGHT_FT4_WR(dst)	(FIELD_RXTX_REG117_MAN_WEIGHT_FT4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG117_MAN_WEIGHT_FT4_SHIFT_MASK))
#define FIELD_RXTX_REG117_MAN_WEIGHT_FT4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG117_MAN_WEIGHT_FT4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG117_MAN_WEIGHT_FT4_SHIFT_MASK) & FIELD_RXTX_REG117_MAN_WEIGHT_FT4_MASK))

#define FIELD_RXTX_REG117_MAN_POSITION_FT4_LSB		0
#define FIELD_RXTX_REG117_MAN_POSITION_FT4_MSB		5
#define FIELD_RXTX_REG117_MAN_POSITION_FT4_WIDTH		6
#define FIELD_RXTX_REG117_MAN_POSITION_FT4_MASK		0x0000003f
#define FIELD_RXTX_REG117_MAN_POSITION_FT4_SHIFT_MASK		0x0
#define FIELD_RXTX_REG117_MAN_POSITION_FT4_RD(src)	((FIELD_RXTX_REG117_MAN_POSITION_FT4_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG117_MAN_POSITION_FT4_WR(dst)	(FIELD_RXTX_REG117_MAN_POSITION_FT4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG117_MAN_POSITION_FT4_SHIFT_MASK))
#define FIELD_RXTX_REG117_MAN_POSITION_FT4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG117_MAN_POSITION_FT4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG117_MAN_POSITION_FT4_SHIFT_MASK) & FIELD_RXTX_REG117_MAN_POSITION_FT4_MASK))

#define RESERVE_BITS_CH0_RXTX_REG117 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG117 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG117 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG117 0x00000000
/****** rxtx_reg117 END *****/

/*****rxtx_reg118 START *****/
#define FIELD_RXTX_REG118_EYE_COUNT1_LSB		5
#define FIELD_RXTX_REG118_EYE_COUNT1_MSB		15
#define FIELD_RXTX_REG118_EYE_COUNT1_WIDTH		11
#define FIELD_RXTX_REG118_EYE_COUNT1_MASK		0x0000ffe0
#define FIELD_RXTX_REG118_EYE_COUNT1_SHIFT_MASK		0x5
#define FIELD_RXTX_REG118_EYE_COUNT1_RD(src)	((FIELD_RXTX_REG118_EYE_COUNT1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG118_EYE_COUNT1_SHIFT_MASK)
#define FIELD_RXTX_REG118_EYE_COUNT1_WR(dst)	(FIELD_RXTX_REG118_EYE_COUNT1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG118_EYE_COUNT1_SHIFT_MASK))
#define FIELD_RXTX_REG118_EYE_COUNT1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG118_EYE_COUNT1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG118_EYE_COUNT1_SHIFT_MASK) & FIELD_RXTX_REG118_EYE_COUNT1_MASK))

#define FIELD_RXTX_REG118_ACC_FULL_FLAG_LSB		4
#define FIELD_RXTX_REG118_ACC_FULL_FLAG_MSB		4
#define FIELD_RXTX_REG118_ACC_FULL_FLAG_WIDTH		1
#define FIELD_RXTX_REG118_ACC_FULL_FLAG_MASK		0x00000010
#define FIELD_RXTX_REG118_ACC_FULL_FLAG_SHIFT_MASK		0x4
#define FIELD_RXTX_REG118_ACC_FULL_FLAG_RD(src)	((FIELD_RXTX_REG118_ACC_FULL_FLAG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG118_ACC_FULL_FLAG_SHIFT_MASK)
#define FIELD_RXTX_REG118_ACC_FULL_FLAG_WR(dst)	(FIELD_RXTX_REG118_ACC_FULL_FLAG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG118_ACC_FULL_FLAG_SHIFT_MASK))
#define FIELD_RXTX_REG118_ACC_FULL_FLAG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG118_ACC_FULL_FLAG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG118_ACC_FULL_FLAG_SHIFT_MASK) & FIELD_RXTX_REG118_ACC_FULL_FLAG_MASK))

#define FIELD_RXTX_REG118_RX_BIST_CONT_DONE_LSB		3
#define FIELD_RXTX_REG118_RX_BIST_CONT_DONE_MSB		3
#define FIELD_RXTX_REG118_RX_BIST_CONT_DONE_WIDTH		1
#define FIELD_RXTX_REG118_RX_BIST_CONT_DONE_MASK		0x00000008
#define FIELD_RXTX_REG118_RX_BIST_CONT_DONE_SHIFT_MASK		0x3
#define FIELD_RXTX_REG118_RX_BIST_CONT_DONE_RD(src)	((FIELD_RXTX_REG118_RX_BIST_CONT_DONE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG118_RX_BIST_CONT_DONE_SHIFT_MASK)
#define FIELD_RXTX_REG118_RX_BIST_CONT_DONE_WR(dst)	(FIELD_RXTX_REG118_RX_BIST_CONT_DONE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG118_RX_BIST_CONT_DONE_SHIFT_MASK))
#define FIELD_RXTX_REG118_RX_BIST_CONT_DONE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG118_RX_BIST_CONT_DONE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG118_RX_BIST_CONT_DONE_SHIFT_MASK) & FIELD_RXTX_REG118_RX_BIST_CONT_DONE_MASK))

#define FIELD_RXTX_REG118_RESERVED_2_LSB		0
#define FIELD_RXTX_REG118_RESERVED_2_MSB		2
#define FIELD_RXTX_REG118_RESERVED_2_WIDTH		3
#define FIELD_RXTX_REG118_RESERVED_2_MASK		0x00000007
#define FIELD_RXTX_REG118_RESERVED_2_SHIFT_MASK		0x0
#define FIELD_RXTX_REG118_RESERVED_2_RD(src)	((FIELD_RXTX_REG118_RESERVED_2_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG118_RESERVED_2_WR(dst)	(FIELD_RXTX_REG118_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG118_RESERVED_2_SHIFT_MASK))
#define FIELD_RXTX_REG118_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG118_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG118_RESERVED_2_SHIFT_MASK) & FIELD_RXTX_REG118_RESERVED_2_MASK))

#define RESERVE_BITS_CH0_RXTX_REG118 0x00000007
#define SELF_CLEAR_BITS_CH0_RXTX_REG118 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG118 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG118 0x0000ffff
/****** rxtx_reg118 END *****/

/*****rxtx_reg119 START *****/
#define FIELD_RXTX_REG119_EYE_COUNT0_LSB		0
#define FIELD_RXTX_REG119_EYE_COUNT0_MSB		15
#define FIELD_RXTX_REG119_EYE_COUNT0_WIDTH		16
#define FIELD_RXTX_REG119_EYE_COUNT0_MASK		0x0000ffff
#define FIELD_RXTX_REG119_EYE_COUNT0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG119_EYE_COUNT0_RD(src)	((FIELD_RXTX_REG119_EYE_COUNT0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG119_EYE_COUNT0_WR(dst)	(FIELD_RXTX_REG119_EYE_COUNT0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG119_EYE_COUNT0_SHIFT_MASK))
#define FIELD_RXTX_REG119_EYE_COUNT0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG119_EYE_COUNT0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG119_EYE_COUNT0_SHIFT_MASK) & FIELD_RXTX_REG119_EYE_COUNT0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG119 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG119 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG119 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG119 0x0000ffff
/****** rxtx_reg119 END *****/

/*****rxtx_reg120 START *****/
#define FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_LSB		0
#define FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_MSB		15
#define FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_WIDTH		16
#define FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_RD(src)	((FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_WR(dst)	(FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_SHIFT_MASK) & FIELD_RXTX_REG120_CDR_ACCUM_RD_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG120 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG120 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG120 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG120 0x0000ffff
/****** rxtx_reg120 END *****/

/*****rxtx_reg121 START *****/
#define FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_LSB		6
#define FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_MSB		15
#define FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_WIDTH		10
#define FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_MASK		0x0000ffc0
#define FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_SHIFT_MASK		0x6
#define FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_RD(src)	((FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_SHIFT_MASK)
#define FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_WR(dst)	(FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_SHIFT_MASK) & FIELD_RXTX_REG121_CDR_ACCUM_RD_MSB_MASK))

#define FIELD_RXTX_REG121_SUMOS_CAL_CODE_LSB		1
#define FIELD_RXTX_REG121_SUMOS_CAL_CODE_MSB		5
#define FIELD_RXTX_REG121_SUMOS_CAL_CODE_WIDTH		5
#define FIELD_RXTX_REG121_SUMOS_CAL_CODE_MASK		0x0000003e
#define FIELD_RXTX_REG121_SUMOS_CAL_CODE_SHIFT_MASK		0x1
#define FIELD_RXTX_REG121_SUMOS_CAL_CODE_RD(src)	((FIELD_RXTX_REG121_SUMOS_CAL_CODE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG121_SUMOS_CAL_CODE_SHIFT_MASK)
#define FIELD_RXTX_REG121_SUMOS_CAL_CODE_WR(dst)	(FIELD_RXTX_REG121_SUMOS_CAL_CODE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG121_SUMOS_CAL_CODE_SHIFT_MASK))
#define FIELD_RXTX_REG121_SUMOS_CAL_CODE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG121_SUMOS_CAL_CODE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG121_SUMOS_CAL_CODE_SHIFT_MASK) & FIELD_RXTX_REG121_SUMOS_CAL_CODE_MASK))

#define FIELD_RXTX_REG121_RESERVED_0_LSB		0
#define FIELD_RXTX_REG121_RESERVED_0_MSB		0
#define FIELD_RXTX_REG121_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG121_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG121_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG121_RESERVED_0_RD(src)	((FIELD_RXTX_REG121_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG121_RESERVED_0_WR(dst)	(FIELD_RXTX_REG121_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG121_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG121_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG121_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG121_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG121_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG121 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG121 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG121 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG121 0x0000ffff
/****** rxtx_reg121 END *****/

/*****rxtx_reg122 START *****/
#define FIELD_RXTX_REG122_RESERVED_15_LSB		0
#define FIELD_RXTX_REG122_RESERVED_15_MSB		15
#define FIELD_RXTX_REG122_RESERVED_15_WIDTH		16
#define FIELD_RXTX_REG122_RESERVED_15_MASK		0x0000ffff
#define FIELD_RXTX_REG122_RESERVED_15_SHIFT_MASK		0x0
#define FIELD_RXTX_REG122_RESERVED_15_RD(src)	((FIELD_RXTX_REG122_RESERVED_15_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG122_RESERVED_15_WR(dst)	(FIELD_RXTX_REG122_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG122_RESERVED_15_SHIFT_MASK))
#define FIELD_RXTX_REG122_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG122_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG122_RESERVED_15_SHIFT_MASK) & FIELD_RXTX_REG122_RESERVED_15_MASK))

#define RESERVE_BITS_CH0_RXTX_REG122 0x0000ffff
#define SELF_CLEAR_BITS_CH0_RXTX_REG122 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG122 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG122 0x00000000
/****** rxtx_reg122 END *****/

/*****rxtx_reg123 START *****/
#define FIELD_RXTX_REG123_EYE_ACCUMULATOR1_LSB		0
#define FIELD_RXTX_REG123_EYE_ACCUMULATOR1_MSB		15
#define FIELD_RXTX_REG123_EYE_ACCUMULATOR1_WIDTH		16
#define FIELD_RXTX_REG123_EYE_ACCUMULATOR1_MASK		0x0000ffff
#define FIELD_RXTX_REG123_EYE_ACCUMULATOR1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG123_EYE_ACCUMULATOR1_RD(src)	((FIELD_RXTX_REG123_EYE_ACCUMULATOR1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG123_EYE_ACCUMULATOR1_WR(dst)	(FIELD_RXTX_REG123_EYE_ACCUMULATOR1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG123_EYE_ACCUMULATOR1_SHIFT_MASK))
#define FIELD_RXTX_REG123_EYE_ACCUMULATOR1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG123_EYE_ACCUMULATOR1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG123_EYE_ACCUMULATOR1_SHIFT_MASK) & FIELD_RXTX_REG123_EYE_ACCUMULATOR1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG123 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG123 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG123 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG123 0x0000ffff
/****** rxtx_reg123 END *****/

/*****rxtx_reg124 START *****/
#define FIELD_RXTX_REG124_EYE_ACCUMULATOR0_LSB		0
#define FIELD_RXTX_REG124_EYE_ACCUMULATOR0_MSB		15
#define FIELD_RXTX_REG124_EYE_ACCUMULATOR0_WIDTH		16
#define FIELD_RXTX_REG124_EYE_ACCUMULATOR0_MASK		0x0000ffff
#define FIELD_RXTX_REG124_EYE_ACCUMULATOR0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG124_EYE_ACCUMULATOR0_RD(src)	((FIELD_RXTX_REG124_EYE_ACCUMULATOR0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG124_EYE_ACCUMULATOR0_WR(dst)	(FIELD_RXTX_REG124_EYE_ACCUMULATOR0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG124_EYE_ACCUMULATOR0_SHIFT_MASK))
#define FIELD_RXTX_REG124_EYE_ACCUMULATOR0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG124_EYE_ACCUMULATOR0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG124_EYE_ACCUMULATOR0_SHIFT_MASK) & FIELD_RXTX_REG124_EYE_ACCUMULATOR0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG124 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG124 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG124 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG124 0x0000ffff
/****** rxtx_reg124 END *****/

/*****rxtx_reg125 START *****/
#define FIELD_RXTX_REG125_PQ_REG_LSB		9
#define FIELD_RXTX_REG125_PQ_REG_MSB		15
#define FIELD_RXTX_REG125_PQ_REG_WIDTH		7
#define FIELD_RXTX_REG125_PQ_REG_MASK		0x0000fe00
#define FIELD_RXTX_REG125_PQ_REG_SHIFT_MASK		0x9
#define FIELD_RXTX_REG125_PQ_REG_RD(src)	((FIELD_RXTX_REG125_PQ_REG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG125_PQ_REG_SHIFT_MASK)
#define FIELD_RXTX_REG125_PQ_REG_WR(dst)	(FIELD_RXTX_REG125_PQ_REG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG125_PQ_REG_SHIFT_MASK))
#define FIELD_RXTX_REG125_PQ_REG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG125_PQ_REG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG125_PQ_REG_SHIFT_MASK) & FIELD_RXTX_REG125_PQ_REG_MASK))

#define FIELD_RXTX_REG125_SIGN_PQ_LSB		8
#define FIELD_RXTX_REG125_SIGN_PQ_MSB		8
#define FIELD_RXTX_REG125_SIGN_PQ_WIDTH		1
#define FIELD_RXTX_REG125_SIGN_PQ_MASK		0x00000100
#define FIELD_RXTX_REG125_SIGN_PQ_SHIFT_MASK		0x8
#define FIELD_RXTX_REG125_SIGN_PQ_RD(src)	((FIELD_RXTX_REG125_SIGN_PQ_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG125_SIGN_PQ_SHIFT_MASK)
#define FIELD_RXTX_REG125_SIGN_PQ_WR(dst)	(FIELD_RXTX_REG125_SIGN_PQ_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG125_SIGN_PQ_SHIFT_MASK))
#define FIELD_RXTX_REG125_SIGN_PQ_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG125_SIGN_PQ_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG125_SIGN_PQ_SHIFT_MASK) & FIELD_RXTX_REG125_SIGN_PQ_MASK))

#define FIELD_RXTX_REG125_SIGN_PQ_2C_LSB		7
#define FIELD_RXTX_REG125_SIGN_PQ_2C_MSB		7
#define FIELD_RXTX_REG125_SIGN_PQ_2C_WIDTH		1
#define FIELD_RXTX_REG125_SIGN_PQ_2C_MASK		0x00000080
#define FIELD_RXTX_REG125_SIGN_PQ_2C_SHIFT_MASK		0x7
#define FIELD_RXTX_REG125_SIGN_PQ_2C_RD(src)	((FIELD_RXTX_REG125_SIGN_PQ_2C_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG125_SIGN_PQ_2C_SHIFT_MASK)
#define FIELD_RXTX_REG125_SIGN_PQ_2C_WR(dst)	(FIELD_RXTX_REG125_SIGN_PQ_2C_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG125_SIGN_PQ_2C_SHIFT_MASK))
#define FIELD_RXTX_REG125_SIGN_PQ_2C_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG125_SIGN_PQ_2C_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG125_SIGN_PQ_2C_SHIFT_MASK) & FIELD_RXTX_REG125_SIGN_PQ_2C_MASK))

#define FIELD_RXTX_REG125_PHZ_MANUALCODE_LSB		2
#define FIELD_RXTX_REG125_PHZ_MANUALCODE_MSB		6
#define FIELD_RXTX_REG125_PHZ_MANUALCODE_WIDTH		5
#define FIELD_RXTX_REG125_PHZ_MANUALCODE_MASK		0x0000007c
#define FIELD_RXTX_REG125_PHZ_MANUALCODE_SHIFT_MASK		0x2
#define FIELD_RXTX_REG125_PHZ_MANUALCODE_RD(src)	((FIELD_RXTX_REG125_PHZ_MANUALCODE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG125_PHZ_MANUALCODE_SHIFT_MASK)
#define FIELD_RXTX_REG125_PHZ_MANUALCODE_WR(dst)	(FIELD_RXTX_REG125_PHZ_MANUALCODE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG125_PHZ_MANUALCODE_SHIFT_MASK))
#define FIELD_RXTX_REG125_PHZ_MANUALCODE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG125_PHZ_MANUALCODE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG125_PHZ_MANUALCODE_SHIFT_MASK) & FIELD_RXTX_REG125_PHZ_MANUALCODE_MASK))

#define FIELD_RXTX_REG125_PHZ_MANUAL_LSB		1
#define FIELD_RXTX_REG125_PHZ_MANUAL_MSB		1
#define FIELD_RXTX_REG125_PHZ_MANUAL_WIDTH		1
#define FIELD_RXTX_REG125_PHZ_MANUAL_MASK		0x00000002
#define FIELD_RXTX_REG125_PHZ_MANUAL_SHIFT_MASK		0x1
#define FIELD_RXTX_REG125_PHZ_MANUAL_RD(src)	((FIELD_RXTX_REG125_PHZ_MANUAL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG125_PHZ_MANUAL_SHIFT_MASK)
#define FIELD_RXTX_REG125_PHZ_MANUAL_WR(dst)	(FIELD_RXTX_REG125_PHZ_MANUAL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG125_PHZ_MANUAL_SHIFT_MASK))
#define FIELD_RXTX_REG125_PHZ_MANUAL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG125_PHZ_MANUAL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG125_PHZ_MANUAL_SHIFT_MASK) & FIELD_RXTX_REG125_PHZ_MANUAL_MASK))

#define FIELD_RXTX_REG125_RESERVED_0_LSB		0
#define FIELD_RXTX_REG125_RESERVED_0_MSB		0
#define FIELD_RXTX_REG125_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG125_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG125_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG125_RESERVED_0_RD(src)	((FIELD_RXTX_REG125_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG125_RESERVED_0_WR(dst)	(FIELD_RXTX_REG125_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG125_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG125_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG125_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG125_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG125_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG125 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG125 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG125 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG125 0x00000000
/****** rxtx_reg125 END *****/

/*****rxtx_reg126 START *****/
#define FIELD_RXTX_REG126_QI_REG_LSB		9
#define FIELD_RXTX_REG126_QI_REG_MSB		15
#define FIELD_RXTX_REG126_QI_REG_WIDTH		7
#define FIELD_RXTX_REG126_QI_REG_MASK		0x0000fe00
#define FIELD_RXTX_REG126_QI_REG_SHIFT_MASK		0x9
#define FIELD_RXTX_REG126_QI_REG_RD(src)	((FIELD_RXTX_REG126_QI_REG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG126_QI_REG_SHIFT_MASK)
#define FIELD_RXTX_REG126_QI_REG_WR(dst)	(FIELD_RXTX_REG126_QI_REG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG126_QI_REG_SHIFT_MASK))
#define FIELD_RXTX_REG126_QI_REG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG126_QI_REG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG126_QI_REG_SHIFT_MASK) & FIELD_RXTX_REG126_QI_REG_MASK))

#define FIELD_RXTX_REG126_RESERVED_8_LSB		2
#define FIELD_RXTX_REG126_RESERVED_8_MSB		8
#define FIELD_RXTX_REG126_RESERVED_8_WIDTH		7
#define FIELD_RXTX_REG126_RESERVED_8_MASK		0x000001fc
#define FIELD_RXTX_REG126_RESERVED_8_SHIFT_MASK		0x2
#define FIELD_RXTX_REG126_RESERVED_8_RD(src)	((FIELD_RXTX_REG126_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG126_RESERVED_8_SHIFT_MASK)
#define FIELD_RXTX_REG126_RESERVED_8_WR(dst)	(FIELD_RXTX_REG126_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG126_RESERVED_8_SHIFT_MASK))
#define FIELD_RXTX_REG126_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG126_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG126_RESERVED_8_SHIFT_MASK) & FIELD_RXTX_REG126_RESERVED_8_MASK))

#define FIELD_RXTX_REG126_SIGN_QI_REG_LSB		1
#define FIELD_RXTX_REG126_SIGN_QI_REG_MSB		1
#define FIELD_RXTX_REG126_SIGN_QI_REG_WIDTH		1
#define FIELD_RXTX_REG126_SIGN_QI_REG_MASK		0x00000002
#define FIELD_RXTX_REG126_SIGN_QI_REG_SHIFT_MASK		0x1
#define FIELD_RXTX_REG126_SIGN_QI_REG_RD(src)	((FIELD_RXTX_REG126_SIGN_QI_REG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG126_SIGN_QI_REG_SHIFT_MASK)
#define FIELD_RXTX_REG126_SIGN_QI_REG_WR(dst)	(FIELD_RXTX_REG126_SIGN_QI_REG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG126_SIGN_QI_REG_SHIFT_MASK))
#define FIELD_RXTX_REG126_SIGN_QI_REG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG126_SIGN_QI_REG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG126_SIGN_QI_REG_SHIFT_MASK) & FIELD_RXTX_REG126_SIGN_QI_REG_MASK))

#define FIELD_RXTX_REG126_RESERVED_0_LSB		0
#define FIELD_RXTX_REG126_RESERVED_0_MSB		0
#define FIELD_RXTX_REG126_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG126_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG126_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG126_RESERVED_0_RD(src)	((FIELD_RXTX_REG126_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG126_RESERVED_0_WR(dst)	(FIELD_RXTX_REG126_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG126_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG126_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG126_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG126_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG126_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG126 0x000001fd
#define SELF_CLEAR_BITS_CH0_RXTX_REG126 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG126 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG126 0x00000000
/****** rxtx_reg126 END *****/

/*****rxtx_reg127 START *****/
#define FIELD_RXTX_REG127_DO_LATCH_MANCAL_LSB		10
#define FIELD_RXTX_REG127_DO_LATCH_MANCAL_MSB		15
#define FIELD_RXTX_REG127_DO_LATCH_MANCAL_WIDTH		6
#define FIELD_RXTX_REG127_DO_LATCH_MANCAL_MASK		0x0000fc00
#define FIELD_RXTX_REG127_DO_LATCH_MANCAL_SHIFT_MASK		0xa
#define FIELD_RXTX_REG127_DO_LATCH_MANCAL_RD(src)	((FIELD_RXTX_REG127_DO_LATCH_MANCAL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG127_DO_LATCH_MANCAL_SHIFT_MASK)
#define FIELD_RXTX_REG127_DO_LATCH_MANCAL_WR(dst)	(FIELD_RXTX_REG127_DO_LATCH_MANCAL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG127_DO_LATCH_MANCAL_SHIFT_MASK))
#define FIELD_RXTX_REG127_DO_LATCH_MANCAL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG127_DO_LATCH_MANCAL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG127_DO_LATCH_MANCAL_SHIFT_MASK) & FIELD_RXTX_REG127_DO_LATCH_MANCAL_MASK))

#define FIELD_RXTX_REG127_XO_LATCH_MANCAL_LSB		4
#define FIELD_RXTX_REG127_XO_LATCH_MANCAL_MSB		9
#define FIELD_RXTX_REG127_XO_LATCH_MANCAL_WIDTH		6
#define FIELD_RXTX_REG127_XO_LATCH_MANCAL_MASK		0x000003f0
#define FIELD_RXTX_REG127_XO_LATCH_MANCAL_SHIFT_MASK		0x4
#define FIELD_RXTX_REG127_XO_LATCH_MANCAL_RD(src)	((FIELD_RXTX_REG127_XO_LATCH_MANCAL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG127_XO_LATCH_MANCAL_SHIFT_MASK)
#define FIELD_RXTX_REG127_XO_LATCH_MANCAL_WR(dst)	(FIELD_RXTX_REG127_XO_LATCH_MANCAL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG127_XO_LATCH_MANCAL_SHIFT_MASK))
#define FIELD_RXTX_REG127_XO_LATCH_MANCAL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG127_XO_LATCH_MANCAL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG127_XO_LATCH_MANCAL_SHIFT_MASK) & FIELD_RXTX_REG127_XO_LATCH_MANCAL_MASK))

#define FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_LSB		3
#define FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_MSB		3
#define FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_WIDTH		1
#define FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_MASK		0x00000008
#define FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_SHIFT_MASK		0x3
#define FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_RD(src)	((FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_WR(dst)	(FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_SHIFT_MASK) & FIELD_RXTX_REG127_LATCH_MAN_CAL_ENA_MASK))

#define FIELD_RXTX_REG127_FORCE_LAT_CAL_START_LSB		2
#define FIELD_RXTX_REG127_FORCE_LAT_CAL_START_MSB		2
#define FIELD_RXTX_REG127_FORCE_LAT_CAL_START_WIDTH		1
#define FIELD_RXTX_REG127_FORCE_LAT_CAL_START_MASK		0x00000004
#define FIELD_RXTX_REG127_FORCE_LAT_CAL_START_SHIFT_MASK		0x2
#define FIELD_RXTX_REG127_FORCE_LAT_CAL_START_RD(src)	((FIELD_RXTX_REG127_FORCE_LAT_CAL_START_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG127_FORCE_LAT_CAL_START_SHIFT_MASK)
#define FIELD_RXTX_REG127_FORCE_LAT_CAL_START_WR(dst)	(FIELD_RXTX_REG127_FORCE_LAT_CAL_START_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG127_FORCE_LAT_CAL_START_SHIFT_MASK))
#define FIELD_RXTX_REG127_FORCE_LAT_CAL_START_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG127_FORCE_LAT_CAL_START_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG127_FORCE_LAT_CAL_START_SHIFT_MASK) & FIELD_RXTX_REG127_FORCE_LAT_CAL_START_MASK))

#define FIELD_RXTX_REG127_FORCE_SUM_CAL_START_LSB		1
#define FIELD_RXTX_REG127_FORCE_SUM_CAL_START_MSB		1
#define FIELD_RXTX_REG127_FORCE_SUM_CAL_START_WIDTH		1
#define FIELD_RXTX_REG127_FORCE_SUM_CAL_START_MASK		0x00000002
#define FIELD_RXTX_REG127_FORCE_SUM_CAL_START_SHIFT_MASK		0x1
#define FIELD_RXTX_REG127_FORCE_SUM_CAL_START_RD(src)	((FIELD_RXTX_REG127_FORCE_SUM_CAL_START_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG127_FORCE_SUM_CAL_START_SHIFT_MASK)
#define FIELD_RXTX_REG127_FORCE_SUM_CAL_START_WR(dst)	(FIELD_RXTX_REG127_FORCE_SUM_CAL_START_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG127_FORCE_SUM_CAL_START_SHIFT_MASK))
#define FIELD_RXTX_REG127_FORCE_SUM_CAL_START_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG127_FORCE_SUM_CAL_START_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG127_FORCE_SUM_CAL_START_SHIFT_MASK) & FIELD_RXTX_REG127_FORCE_SUM_CAL_START_MASK))

#define FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_LSB		0
#define FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_MSB		0
#define FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_WIDTH		1
#define FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_MASK		0x00000001
#define FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_SHIFT_MASK		0x0
#define FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_RD(src)	((FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_WR(dst)	(FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_SHIFT_MASK))
#define FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_SHIFT_MASK) & FIELD_RXTX_REG127_FORCE_CTLE_CAL_START_MASK))

#define RESERVE_BITS_CH0_RXTX_REG127 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG127 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG127 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG127 0x00000000
/****** rxtx_reg127 END *****/

/*****rxtx_reg128 START *****/
#define FIELD_RXTX_REG128_EO_LATCH_MANCAL_LSB		10
#define FIELD_RXTX_REG128_EO_LATCH_MANCAL_MSB		15
#define FIELD_RXTX_REG128_EO_LATCH_MANCAL_WIDTH		6
#define FIELD_RXTX_REG128_EO_LATCH_MANCAL_MASK		0x0000fc00
#define FIELD_RXTX_REG128_EO_LATCH_MANCAL_SHIFT_MASK		0xa
#define FIELD_RXTX_REG128_EO_LATCH_MANCAL_RD(src)	((FIELD_RXTX_REG128_EO_LATCH_MANCAL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG128_EO_LATCH_MANCAL_SHIFT_MASK)
#define FIELD_RXTX_REG128_EO_LATCH_MANCAL_WR(dst)	(FIELD_RXTX_REG128_EO_LATCH_MANCAL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG128_EO_LATCH_MANCAL_SHIFT_MASK))
#define FIELD_RXTX_REG128_EO_LATCH_MANCAL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG128_EO_LATCH_MANCAL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG128_EO_LATCH_MANCAL_SHIFT_MASK) & FIELD_RXTX_REG128_EO_LATCH_MANCAL_MASK))

#define FIELD_RXTX_REG128_SO_LATCH_MANCAL_LSB		4
#define FIELD_RXTX_REG128_SO_LATCH_MANCAL_MSB		9
#define FIELD_RXTX_REG128_SO_LATCH_MANCAL_WIDTH		6
#define FIELD_RXTX_REG128_SO_LATCH_MANCAL_MASK		0x000003f0
#define FIELD_RXTX_REG128_SO_LATCH_MANCAL_SHIFT_MASK		0x4
#define FIELD_RXTX_REG128_SO_LATCH_MANCAL_RD(src)	((FIELD_RXTX_REG128_SO_LATCH_MANCAL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG128_SO_LATCH_MANCAL_SHIFT_MASK)
#define FIELD_RXTX_REG128_SO_LATCH_MANCAL_WR(dst)	(FIELD_RXTX_REG128_SO_LATCH_MANCAL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG128_SO_LATCH_MANCAL_SHIFT_MASK))
#define FIELD_RXTX_REG128_SO_LATCH_MANCAL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG128_SO_LATCH_MANCAL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG128_SO_LATCH_MANCAL_SHIFT_MASK) & FIELD_RXTX_REG128_SO_LATCH_MANCAL_MASK))

#define FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_LSB		2
#define FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_MSB		3
#define FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_WIDTH		2
#define FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_MASK		0x0000000c
#define FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_SHIFT_MASK		0x2
#define FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_RD(src)	((FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_SHIFT_MASK)
#define FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_WR(dst)	(FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_SHIFT_MASK) & FIELD_RXTX_REG128_LATCH_CAL_WAIT_SEL_MASK))

#define FIELD_RXTX_REG128_RESERVED_1_LSB		0
#define FIELD_RXTX_REG128_RESERVED_1_MSB		1
#define FIELD_RXTX_REG128_RESERVED_1_WIDTH		2
#define FIELD_RXTX_REG128_RESERVED_1_MASK		0x00000003
#define FIELD_RXTX_REG128_RESERVED_1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG128_RESERVED_1_RD(src)	((FIELD_RXTX_REG128_RESERVED_1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG128_RESERVED_1_WR(dst)	(FIELD_RXTX_REG128_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG128_RESERVED_1_SHIFT_MASK))
#define FIELD_RXTX_REG128_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG128_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG128_RESERVED_1_SHIFT_MASK) & FIELD_RXTX_REG128_RESERVED_1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG128 0x00000003
#define SELF_CLEAR_BITS_CH0_RXTX_REG128 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG128 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG128 0x00000000
/****** rxtx_reg128 END *****/

/*****rxtx_reg129 START *****/
#define FIELD_RXTX_REG129_DE_LATCH_MANCAL_LSB		10
#define FIELD_RXTX_REG129_DE_LATCH_MANCAL_MSB		15
#define FIELD_RXTX_REG129_DE_LATCH_MANCAL_WIDTH		6
#define FIELD_RXTX_REG129_DE_LATCH_MANCAL_MASK		0x0000fc00
#define FIELD_RXTX_REG129_DE_LATCH_MANCAL_SHIFT_MASK		0xa
#define FIELD_RXTX_REG129_DE_LATCH_MANCAL_RD(src)	((FIELD_RXTX_REG129_DE_LATCH_MANCAL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG129_DE_LATCH_MANCAL_SHIFT_MASK)
#define FIELD_RXTX_REG129_DE_LATCH_MANCAL_WR(dst)	(FIELD_RXTX_REG129_DE_LATCH_MANCAL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG129_DE_LATCH_MANCAL_SHIFT_MASK))
#define FIELD_RXTX_REG129_DE_LATCH_MANCAL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG129_DE_LATCH_MANCAL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG129_DE_LATCH_MANCAL_SHIFT_MASK) & FIELD_RXTX_REG129_DE_LATCH_MANCAL_MASK))

#define FIELD_RXTX_REG129_XE_LATCH_MANCAL_LSB		4
#define FIELD_RXTX_REG129_XE_LATCH_MANCAL_MSB		9
#define FIELD_RXTX_REG129_XE_LATCH_MANCAL_WIDTH		6
#define FIELD_RXTX_REG129_XE_LATCH_MANCAL_MASK		0x000003f0
#define FIELD_RXTX_REG129_XE_LATCH_MANCAL_SHIFT_MASK		0x4
#define FIELD_RXTX_REG129_XE_LATCH_MANCAL_RD(src)	((FIELD_RXTX_REG129_XE_LATCH_MANCAL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG129_XE_LATCH_MANCAL_SHIFT_MASK)
#define FIELD_RXTX_REG129_XE_LATCH_MANCAL_WR(dst)	(FIELD_RXTX_REG129_XE_LATCH_MANCAL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG129_XE_LATCH_MANCAL_SHIFT_MASK))
#define FIELD_RXTX_REG129_XE_LATCH_MANCAL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG129_XE_LATCH_MANCAL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG129_XE_LATCH_MANCAL_SHIFT_MASK) & FIELD_RXTX_REG129_XE_LATCH_MANCAL_MASK))

#define FIELD_RXTX_REG129_RESERVED_3_LSB		0
#define FIELD_RXTX_REG129_RESERVED_3_MSB		3
#define FIELD_RXTX_REG129_RESERVED_3_WIDTH		4
#define FIELD_RXTX_REG129_RESERVED_3_MASK		0x0000000f
#define FIELD_RXTX_REG129_RESERVED_3_SHIFT_MASK		0x0
#define FIELD_RXTX_REG129_RESERVED_3_RD(src)	((FIELD_RXTX_REG129_RESERVED_3_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG129_RESERVED_3_WR(dst)	(FIELD_RXTX_REG129_RESERVED_3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG129_RESERVED_3_SHIFT_MASK))
#define FIELD_RXTX_REG129_RESERVED_3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG129_RESERVED_3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG129_RESERVED_3_SHIFT_MASK) & FIELD_RXTX_REG129_RESERVED_3_MASK))

#define RESERVE_BITS_CH0_RXTX_REG129 0x0000000f
#define SELF_CLEAR_BITS_CH0_RXTX_REG129 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG129 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG129 0x00000000
/****** rxtx_reg129 END *****/

/*****rxtx_reg130 START *****/
#define FIELD_RXTX_REG130_EE_LATCH_MANCAL_LSB		10
#define FIELD_RXTX_REG130_EE_LATCH_MANCAL_MSB		15
#define FIELD_RXTX_REG130_EE_LATCH_MANCAL_WIDTH		6
#define FIELD_RXTX_REG130_EE_LATCH_MANCAL_MASK		0x0000fc00
#define FIELD_RXTX_REG130_EE_LATCH_MANCAL_SHIFT_MASK		0xa
#define FIELD_RXTX_REG130_EE_LATCH_MANCAL_RD(src)	((FIELD_RXTX_REG130_EE_LATCH_MANCAL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG130_EE_LATCH_MANCAL_SHIFT_MASK)
#define FIELD_RXTX_REG130_EE_LATCH_MANCAL_WR(dst)	(FIELD_RXTX_REG130_EE_LATCH_MANCAL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG130_EE_LATCH_MANCAL_SHIFT_MASK))
#define FIELD_RXTX_REG130_EE_LATCH_MANCAL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG130_EE_LATCH_MANCAL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG130_EE_LATCH_MANCAL_SHIFT_MASK) & FIELD_RXTX_REG130_EE_LATCH_MANCAL_MASK))

#define FIELD_RXTX_REG130_SE_LATCH_MANCAL_LSB		4
#define FIELD_RXTX_REG130_SE_LATCH_MANCAL_MSB		9
#define FIELD_RXTX_REG130_SE_LATCH_MANCAL_WIDTH		6
#define FIELD_RXTX_REG130_SE_LATCH_MANCAL_MASK		0x000003f0
#define FIELD_RXTX_REG130_SE_LATCH_MANCAL_SHIFT_MASK		0x4
#define FIELD_RXTX_REG130_SE_LATCH_MANCAL_RD(src)	((FIELD_RXTX_REG130_SE_LATCH_MANCAL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG130_SE_LATCH_MANCAL_SHIFT_MASK)
#define FIELD_RXTX_REG130_SE_LATCH_MANCAL_WR(dst)	(FIELD_RXTX_REG130_SE_LATCH_MANCAL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG130_SE_LATCH_MANCAL_SHIFT_MASK))
#define FIELD_RXTX_REG130_SE_LATCH_MANCAL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG130_SE_LATCH_MANCAL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG130_SE_LATCH_MANCAL_SHIFT_MASK) & FIELD_RXTX_REG130_SE_LATCH_MANCAL_MASK))

#define FIELD_RXTX_REG130_RESERVED_3_LSB		0
#define FIELD_RXTX_REG130_RESERVED_3_MSB		3
#define FIELD_RXTX_REG130_RESERVED_3_WIDTH		4
#define FIELD_RXTX_REG130_RESERVED_3_MASK		0x0000000f
#define FIELD_RXTX_REG130_RESERVED_3_SHIFT_MASK		0x0
#define FIELD_RXTX_REG130_RESERVED_3_RD(src)	((FIELD_RXTX_REG130_RESERVED_3_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG130_RESERVED_3_WR(dst)	(FIELD_RXTX_REG130_RESERVED_3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG130_RESERVED_3_SHIFT_MASK))
#define FIELD_RXTX_REG130_RESERVED_3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG130_RESERVED_3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG130_RESERVED_3_SHIFT_MASK) & FIELD_RXTX_REG130_RESERVED_3_MASK))

#define RESERVE_BITS_CH0_RXTX_REG130 0x0000000f
#define SELF_CLEAR_BITS_CH0_RXTX_REG130 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG130 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG130 0x00000000
/****** rxtx_reg130 END *****/

/*****rxtx_reg131 START *****/
#define FIELD_RXTX_REG131_INITFREQRAMPN_MSB_LSB		5
#define FIELD_RXTX_REG131_INITFREQRAMPN_MSB_MSB		15
#define FIELD_RXTX_REG131_INITFREQRAMPN_MSB_WIDTH		11
#define FIELD_RXTX_REG131_INITFREQRAMPN_MSB_MASK		0x0000ffe0
#define FIELD_RXTX_REG131_INITFREQRAMPN_MSB_SHIFT_MASK		0x5
#define FIELD_RXTX_REG131_INITFREQRAMPN_MSB_RD(src)	((FIELD_RXTX_REG131_INITFREQRAMPN_MSB_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG131_INITFREQRAMPN_MSB_SHIFT_MASK)
#define FIELD_RXTX_REG131_INITFREQRAMPN_MSB_WR(dst)	(FIELD_RXTX_REG131_INITFREQRAMPN_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG131_INITFREQRAMPN_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG131_INITFREQRAMPN_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG131_INITFREQRAMPN_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG131_INITFREQRAMPN_MSB_SHIFT_MASK) & FIELD_RXTX_REG131_INITFREQRAMPN_MSB_MASK))

#define FIELD_RXTX_REG131_LOADFREQRAMP_LSB		4
#define FIELD_RXTX_REG131_LOADFREQRAMP_MSB		4
#define FIELD_RXTX_REG131_LOADFREQRAMP_WIDTH		1
#define FIELD_RXTX_REG131_LOADFREQRAMP_MASK		0x00000010
#define FIELD_RXTX_REG131_LOADFREQRAMP_SHIFT_MASK		0x4
#define FIELD_RXTX_REG131_LOADFREQRAMP_RD(src)	((FIELD_RXTX_REG131_LOADFREQRAMP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG131_LOADFREQRAMP_SHIFT_MASK)
#define FIELD_RXTX_REG131_LOADFREQRAMP_WR(dst)	(FIELD_RXTX_REG131_LOADFREQRAMP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG131_LOADFREQRAMP_SHIFT_MASK))
#define FIELD_RXTX_REG131_LOADFREQRAMP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG131_LOADFREQRAMP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG131_LOADFREQRAMP_SHIFT_MASK) & FIELD_RXTX_REG131_LOADFREQRAMP_MASK))

#define FIELD_RXTX_REG131_RESERVED_3_LSB		0
#define FIELD_RXTX_REG131_RESERVED_3_MSB		3
#define FIELD_RXTX_REG131_RESERVED_3_WIDTH		4
#define FIELD_RXTX_REG131_RESERVED_3_MASK		0x0000000f
#define FIELD_RXTX_REG131_RESERVED_3_SHIFT_MASK		0x0
#define FIELD_RXTX_REG131_RESERVED_3_RD(src)	((FIELD_RXTX_REG131_RESERVED_3_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG131_RESERVED_3_WR(dst)	(FIELD_RXTX_REG131_RESERVED_3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG131_RESERVED_3_SHIFT_MASK))
#define FIELD_RXTX_REG131_RESERVED_3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG131_RESERVED_3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG131_RESERVED_3_SHIFT_MASK) & FIELD_RXTX_REG131_RESERVED_3_MASK))

#define RESERVE_BITS_CH0_RXTX_REG131 0x0000000f
#define SELF_CLEAR_BITS_CH0_RXTX_REG131 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG131 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG131 0x00000000
/****** rxtx_reg131 END *****/

/*****rxtx_reg132 START *****/
#define FIELD_RXTX_REG132_INITFREQRAMPN_LSB_LSB		0
#define FIELD_RXTX_REG132_INITFREQRAMPN_LSB_MSB		15
#define FIELD_RXTX_REG132_INITFREQRAMPN_LSB_WIDTH		16
#define FIELD_RXTX_REG132_INITFREQRAMPN_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG132_INITFREQRAMPN_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG132_INITFREQRAMPN_LSB_RD(src)	((FIELD_RXTX_REG132_INITFREQRAMPN_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG132_INITFREQRAMPN_LSB_WR(dst)	(FIELD_RXTX_REG132_INITFREQRAMPN_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG132_INITFREQRAMPN_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG132_INITFREQRAMPN_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG132_INITFREQRAMPN_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG132_INITFREQRAMPN_LSB_SHIFT_MASK) & FIELD_RXTX_REG132_INITFREQRAMPN_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG132 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG132 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG132 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG132 0x00000000
/****** rxtx_reg132 END *****/

/*****rxtx_reg133 START *****/
#define FIELD_RXTX_REG133_INITFREQRAMPP_MSB_LSB		5
#define FIELD_RXTX_REG133_INITFREQRAMPP_MSB_MSB		15
#define FIELD_RXTX_REG133_INITFREQRAMPP_MSB_WIDTH		11
#define FIELD_RXTX_REG133_INITFREQRAMPP_MSB_MASK		0x0000ffe0
#define FIELD_RXTX_REG133_INITFREQRAMPP_MSB_SHIFT_MASK		0x5
#define FIELD_RXTX_REG133_INITFREQRAMPP_MSB_RD(src)	((FIELD_RXTX_REG133_INITFREQRAMPP_MSB_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG133_INITFREQRAMPP_MSB_SHIFT_MASK)
#define FIELD_RXTX_REG133_INITFREQRAMPP_MSB_WR(dst)	(FIELD_RXTX_REG133_INITFREQRAMPP_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG133_INITFREQRAMPP_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG133_INITFREQRAMPP_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG133_INITFREQRAMPP_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG133_INITFREQRAMPP_MSB_SHIFT_MASK) & FIELD_RXTX_REG133_INITFREQRAMPP_MSB_MASK))

#define FIELD_RXTX_REG133_RESERVED_4_LSB		0
#define FIELD_RXTX_REG133_RESERVED_4_MSB		4
#define FIELD_RXTX_REG133_RESERVED_4_WIDTH		5
#define FIELD_RXTX_REG133_RESERVED_4_MASK		0x0000001f
#define FIELD_RXTX_REG133_RESERVED_4_SHIFT_MASK		0x0
#define FIELD_RXTX_REG133_RESERVED_4_RD(src)	((FIELD_RXTX_REG133_RESERVED_4_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG133_RESERVED_4_WR(dst)	(FIELD_RXTX_REG133_RESERVED_4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG133_RESERVED_4_SHIFT_MASK))
#define FIELD_RXTX_REG133_RESERVED_4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG133_RESERVED_4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG133_RESERVED_4_SHIFT_MASK) & FIELD_RXTX_REG133_RESERVED_4_MASK))

#define RESERVE_BITS_CH0_RXTX_REG133 0x0000001f
#define SELF_CLEAR_BITS_CH0_RXTX_REG133 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG133 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG133 0x00000000
/****** rxtx_reg133 END *****/

/*****rxtx_reg134 START *****/
#define FIELD_RXTX_REG134_INITFREQRAMPP_LSB_LSB		0
#define FIELD_RXTX_REG134_INITFREQRAMPP_LSB_MSB		15
#define FIELD_RXTX_REG134_INITFREQRAMPP_LSB_WIDTH		16
#define FIELD_RXTX_REG134_INITFREQRAMPP_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG134_INITFREQRAMPP_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG134_INITFREQRAMPP_LSB_RD(src)	((FIELD_RXTX_REG134_INITFREQRAMPP_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG134_INITFREQRAMPP_LSB_WR(dst)	(FIELD_RXTX_REG134_INITFREQRAMPP_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG134_INITFREQRAMPP_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG134_INITFREQRAMPP_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG134_INITFREQRAMPP_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG134_INITFREQRAMPP_LSB_SHIFT_MASK) & FIELD_RXTX_REG134_INITFREQRAMPP_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG134 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG134 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG134 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG134 0x00000000
/****** rxtx_reg134 END *****/

/*****rxtx_reg135 START *****/
#define FIELD_RXTX_REG135_RAMPREGN_MSB_LSB		5
#define FIELD_RXTX_REG135_RAMPREGN_MSB_MSB		15
#define FIELD_RXTX_REG135_RAMPREGN_MSB_WIDTH		11
#define FIELD_RXTX_REG135_RAMPREGN_MSB_MASK		0x0000ffe0
#define FIELD_RXTX_REG135_RAMPREGN_MSB_SHIFT_MASK		0x5
#define FIELD_RXTX_REG135_RAMPREGN_MSB_RD(src)	((FIELD_RXTX_REG135_RAMPREGN_MSB_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG135_RAMPREGN_MSB_SHIFT_MASK)
#define FIELD_RXTX_REG135_RAMPREGN_MSB_WR(dst)	(FIELD_RXTX_REG135_RAMPREGN_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG135_RAMPREGN_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG135_RAMPREGN_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG135_RAMPREGN_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG135_RAMPREGN_MSB_SHIFT_MASK) & FIELD_RXTX_REG135_RAMPREGN_MSB_MASK))

#define FIELD_RXTX_REG135_RESERVED_4_LSB		0
#define FIELD_RXTX_REG135_RESERVED_4_MSB		4
#define FIELD_RXTX_REG135_RESERVED_4_WIDTH		5
#define FIELD_RXTX_REG135_RESERVED_4_MASK		0x0000001f
#define FIELD_RXTX_REG135_RESERVED_4_SHIFT_MASK		0x0
#define FIELD_RXTX_REG135_RESERVED_4_RD(src)	((FIELD_RXTX_REG135_RESERVED_4_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG135_RESERVED_4_WR(dst)	(FIELD_RXTX_REG135_RESERVED_4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG135_RESERVED_4_SHIFT_MASK))
#define FIELD_RXTX_REG135_RESERVED_4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG135_RESERVED_4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG135_RESERVED_4_SHIFT_MASK) & FIELD_RXTX_REG135_RESERVED_4_MASK))

#define RESERVE_BITS_CH0_RXTX_REG135 0x0000001f
#define SELF_CLEAR_BITS_CH0_RXTX_REG135 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG135 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG135 0x00000000
/****** rxtx_reg135 END *****/

/*****rxtx_reg136 START *****/
#define FIELD_RXTX_REG136_RAMPREGN_LSB_LSB		0
#define FIELD_RXTX_REG136_RAMPREGN_LSB_MSB		15
#define FIELD_RXTX_REG136_RAMPREGN_LSB_WIDTH		16
#define FIELD_RXTX_REG136_RAMPREGN_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG136_RAMPREGN_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG136_RAMPREGN_LSB_RD(src)	((FIELD_RXTX_REG136_RAMPREGN_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG136_RAMPREGN_LSB_WR(dst)	(FIELD_RXTX_REG136_RAMPREGN_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG136_RAMPREGN_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG136_RAMPREGN_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG136_RAMPREGN_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG136_RAMPREGN_LSB_SHIFT_MASK) & FIELD_RXTX_REG136_RAMPREGN_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG136 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG136 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG136 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG136 0x00000000
/****** rxtx_reg136 END *****/

/*****rxtx_reg137 START *****/
#define FIELD_RXTX_REG137_RAMPREGP_MSB_LSB		5
#define FIELD_RXTX_REG137_RAMPREGP_MSB_MSB		15
#define FIELD_RXTX_REG137_RAMPREGP_MSB_WIDTH		11
#define FIELD_RXTX_REG137_RAMPREGP_MSB_MASK		0x0000ffe0
#define FIELD_RXTX_REG137_RAMPREGP_MSB_SHIFT_MASK		0x5
#define FIELD_RXTX_REG137_RAMPREGP_MSB_RD(src)	((FIELD_RXTX_REG137_RAMPREGP_MSB_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG137_RAMPREGP_MSB_SHIFT_MASK)
#define FIELD_RXTX_REG137_RAMPREGP_MSB_WR(dst)	(FIELD_RXTX_REG137_RAMPREGP_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG137_RAMPREGP_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG137_RAMPREGP_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG137_RAMPREGP_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG137_RAMPREGP_MSB_SHIFT_MASK) & FIELD_RXTX_REG137_RAMPREGP_MSB_MASK))

#define FIELD_RXTX_REG137_RESERVED_4_LSB		0
#define FIELD_RXTX_REG137_RESERVED_4_MSB		4
#define FIELD_RXTX_REG137_RESERVED_4_WIDTH		5
#define FIELD_RXTX_REG137_RESERVED_4_MASK		0x0000001f
#define FIELD_RXTX_REG137_RESERVED_4_SHIFT_MASK		0x0
#define FIELD_RXTX_REG137_RESERVED_4_RD(src)	((FIELD_RXTX_REG137_RESERVED_4_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG137_RESERVED_4_WR(dst)	(FIELD_RXTX_REG137_RESERVED_4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG137_RESERVED_4_SHIFT_MASK))
#define FIELD_RXTX_REG137_RESERVED_4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG137_RESERVED_4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG137_RESERVED_4_SHIFT_MASK) & FIELD_RXTX_REG137_RESERVED_4_MASK))

#define RESERVE_BITS_CH0_RXTX_REG137 0x0000001f
#define SELF_CLEAR_BITS_CH0_RXTX_REG137 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG137 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG137 0x00000000
/****** rxtx_reg137 END *****/

/*****rxtx_reg138 START *****/
#define FIELD_RXTX_REG138_RAMPREGP_LSB_LSB		0
#define FIELD_RXTX_REG138_RAMPREGP_LSB_MSB		15
#define FIELD_RXTX_REG138_RAMPREGP_LSB_WIDTH		16
#define FIELD_RXTX_REG138_RAMPREGP_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG138_RAMPREGP_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG138_RAMPREGP_LSB_RD(src)	((FIELD_RXTX_REG138_RAMPREGP_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG138_RAMPREGP_LSB_WR(dst)	(FIELD_RXTX_REG138_RAMPREGP_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG138_RAMPREGP_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG138_RAMPREGP_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG138_RAMPREGP_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG138_RAMPREGP_LSB_SHIFT_MASK) & FIELD_RXTX_REG138_RAMPREGP_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG138 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG138 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG138 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG138 0x00000000
/****** rxtx_reg138 END *****/

/*****rxtx_reg139 START *****/
#define FIELD_RXTX_REG139_ISCAN_ODD_EVEN_LSB		15
#define FIELD_RXTX_REG139_ISCAN_ODD_EVEN_MSB		15
#define FIELD_RXTX_REG139_ISCAN_ODD_EVEN_WIDTH		1
#define FIELD_RXTX_REG139_ISCAN_ODD_EVEN_MASK		0x00008000
#define FIELD_RXTX_REG139_ISCAN_ODD_EVEN_SHIFT_MASK		0xf
#define FIELD_RXTX_REG139_ISCAN_ODD_EVEN_RD(src)	((FIELD_RXTX_REG139_ISCAN_ODD_EVEN_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG139_ISCAN_ODD_EVEN_SHIFT_MASK)
#define FIELD_RXTX_REG139_ISCAN_ODD_EVEN_WR(dst)	(FIELD_RXTX_REG139_ISCAN_ODD_EVEN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG139_ISCAN_ODD_EVEN_SHIFT_MASK))
#define FIELD_RXTX_REG139_ISCAN_ODD_EVEN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG139_ISCAN_ODD_EVEN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG139_ISCAN_ODD_EVEN_SHIFT_MASK) & FIELD_RXTX_REG139_ISCAN_ODD_EVEN_MASK))

#define FIELD_RXTX_REG139_ISCAN_DSEL_LSB		12
#define FIELD_RXTX_REG139_ISCAN_DSEL_MSB		14
#define FIELD_RXTX_REG139_ISCAN_DSEL_WIDTH		3
#define FIELD_RXTX_REG139_ISCAN_DSEL_MASK		0x00007000
#define FIELD_RXTX_REG139_ISCAN_DSEL_SHIFT_MASK		0xc
#define FIELD_RXTX_REG139_ISCAN_DSEL_RD(src)	((FIELD_RXTX_REG139_ISCAN_DSEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG139_ISCAN_DSEL_SHIFT_MASK)
#define FIELD_RXTX_REG139_ISCAN_DSEL_WR(dst)	(FIELD_RXTX_REG139_ISCAN_DSEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG139_ISCAN_DSEL_SHIFT_MASK))
#define FIELD_RXTX_REG139_ISCAN_DSEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG139_ISCAN_DSEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG139_ISCAN_DSEL_SHIFT_MASK) & FIELD_RXTX_REG139_ISCAN_DSEL_MASK))

#define FIELD_RXTX_REG139_RX_DATA_SEL_LSB		10
#define FIELD_RXTX_REG139_RX_DATA_SEL_MSB		11
#define FIELD_RXTX_REG139_RX_DATA_SEL_WIDTH		2
#define FIELD_RXTX_REG139_RX_DATA_SEL_MASK		0x00000c00
#define FIELD_RXTX_REG139_RX_DATA_SEL_SHIFT_MASK		0xa
#define FIELD_RXTX_REG139_RX_DATA_SEL_RD(src)	((FIELD_RXTX_REG139_RX_DATA_SEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG139_RX_DATA_SEL_SHIFT_MASK)
#define FIELD_RXTX_REG139_RX_DATA_SEL_WR(dst)	(FIELD_RXTX_REG139_RX_DATA_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG139_RX_DATA_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG139_RX_DATA_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG139_RX_DATA_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG139_RX_DATA_SEL_SHIFT_MASK) & FIELD_RXTX_REG139_RX_DATA_SEL_MASK))

#define FIELD_RXTX_REG139_ISCAN_SEL_LSB		9
#define FIELD_RXTX_REG139_ISCAN_SEL_MSB		9
#define FIELD_RXTX_REG139_ISCAN_SEL_WIDTH		1
#define FIELD_RXTX_REG139_ISCAN_SEL_MASK		0x00000200
#define FIELD_RXTX_REG139_ISCAN_SEL_SHIFT_MASK		0x9
#define FIELD_RXTX_REG139_ISCAN_SEL_RD(src)	((FIELD_RXTX_REG139_ISCAN_SEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG139_ISCAN_SEL_SHIFT_MASK)
#define FIELD_RXTX_REG139_ISCAN_SEL_WR(dst)	(FIELD_RXTX_REG139_ISCAN_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG139_ISCAN_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG139_ISCAN_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG139_ISCAN_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG139_ISCAN_SEL_SHIFT_MASK) & FIELD_RXTX_REG139_ISCAN_SEL_MASK))

#define FIELD_RXTX_REG139_ISCAN_START_LSB		8
#define FIELD_RXTX_REG139_ISCAN_START_MSB		8
#define FIELD_RXTX_REG139_ISCAN_START_WIDTH		1
#define FIELD_RXTX_REG139_ISCAN_START_MASK		0x00000100
#define FIELD_RXTX_REG139_ISCAN_START_SHIFT_MASK		0x8
#define FIELD_RXTX_REG139_ISCAN_START_RD(src)	((FIELD_RXTX_REG139_ISCAN_START_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG139_ISCAN_START_SHIFT_MASK)
#define FIELD_RXTX_REG139_ISCAN_START_WR(dst)	(FIELD_RXTX_REG139_ISCAN_START_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG139_ISCAN_START_SHIFT_MASK))
#define FIELD_RXTX_REG139_ISCAN_START_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG139_ISCAN_START_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG139_ISCAN_START_SHIFT_MASK) & FIELD_RXTX_REG139_ISCAN_START_MASK))

#define FIELD_RXTX_REG139_ISCAN_STOP_LSB		7
#define FIELD_RXTX_REG139_ISCAN_STOP_MSB		7
#define FIELD_RXTX_REG139_ISCAN_STOP_WIDTH		1
#define FIELD_RXTX_REG139_ISCAN_STOP_MASK		0x00000080
#define FIELD_RXTX_REG139_ISCAN_STOP_SHIFT_MASK		0x7
#define FIELD_RXTX_REG139_ISCAN_STOP_RD(src)	((FIELD_RXTX_REG139_ISCAN_STOP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG139_ISCAN_STOP_SHIFT_MASK)
#define FIELD_RXTX_REG139_ISCAN_STOP_WR(dst)	(FIELD_RXTX_REG139_ISCAN_STOP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG139_ISCAN_STOP_SHIFT_MASK))
#define FIELD_RXTX_REG139_ISCAN_STOP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG139_ISCAN_STOP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG139_ISCAN_STOP_SHIFT_MASK) & FIELD_RXTX_REG139_ISCAN_STOP_MASK))

#define FIELD_RXTX_REG139_ISCAN_PD_LSB		6
#define FIELD_RXTX_REG139_ISCAN_PD_MSB		6
#define FIELD_RXTX_REG139_ISCAN_PD_WIDTH		1
#define FIELD_RXTX_REG139_ISCAN_PD_MASK		0x00000040
#define FIELD_RXTX_REG139_ISCAN_PD_SHIFT_MASK		0x6
#define FIELD_RXTX_REG139_ISCAN_PD_RD(src)	((FIELD_RXTX_REG139_ISCAN_PD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG139_ISCAN_PD_SHIFT_MASK)
#define FIELD_RXTX_REG139_ISCAN_PD_WR(dst)	(FIELD_RXTX_REG139_ISCAN_PD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG139_ISCAN_PD_SHIFT_MASK))
#define FIELD_RXTX_REG139_ISCAN_PD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG139_ISCAN_PD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG139_ISCAN_PD_SHIFT_MASK) & FIELD_RXTX_REG139_ISCAN_PD_MASK))

#define FIELD_RXTX_REG139_ISCAN_CNT_SEL_LSB		5
#define FIELD_RXTX_REG139_ISCAN_CNT_SEL_MSB		5
#define FIELD_RXTX_REG139_ISCAN_CNT_SEL_WIDTH		1
#define FIELD_RXTX_REG139_ISCAN_CNT_SEL_MASK		0x00000020
#define FIELD_RXTX_REG139_ISCAN_CNT_SEL_SHIFT_MASK		0x5
#define FIELD_RXTX_REG139_ISCAN_CNT_SEL_RD(src)	((FIELD_RXTX_REG139_ISCAN_CNT_SEL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG139_ISCAN_CNT_SEL_SHIFT_MASK)
#define FIELD_RXTX_REG139_ISCAN_CNT_SEL_WR(dst)	(FIELD_RXTX_REG139_ISCAN_CNT_SEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG139_ISCAN_CNT_SEL_SHIFT_MASK))
#define FIELD_RXTX_REG139_ISCAN_CNT_SEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG139_ISCAN_CNT_SEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG139_ISCAN_CNT_SEL_SHIFT_MASK) & FIELD_RXTX_REG139_ISCAN_CNT_SEL_MASK))

#define FIELD_RXTX_REG139_ISCAN_RESOLUTION_LSB		0
#define FIELD_RXTX_REG139_ISCAN_RESOLUTION_MSB		4
#define FIELD_RXTX_REG139_ISCAN_RESOLUTION_WIDTH		5
#define FIELD_RXTX_REG139_ISCAN_RESOLUTION_MASK		0x0000001f
#define FIELD_RXTX_REG139_ISCAN_RESOLUTION_SHIFT_MASK		0x0
#define FIELD_RXTX_REG139_ISCAN_RESOLUTION_RD(src)	((FIELD_RXTX_REG139_ISCAN_RESOLUTION_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG139_ISCAN_RESOLUTION_WR(dst)	(FIELD_RXTX_REG139_ISCAN_RESOLUTION_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG139_ISCAN_RESOLUTION_SHIFT_MASK))
#define FIELD_RXTX_REG139_ISCAN_RESOLUTION_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG139_ISCAN_RESOLUTION_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG139_ISCAN_RESOLUTION_SHIFT_MASK) & FIELD_RXTX_REG139_ISCAN_RESOLUTION_MASK))

#define RESERVE_BITS_CH0_RXTX_REG139 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG139 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG139 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG139 0x00000000
/****** rxtx_reg139 END *****/

/*****rxtx_reg140 START *****/
#define FIELD_RXTX_REG140_QUALIFY_SAMPLE_LSB		0
#define FIELD_RXTX_REG140_QUALIFY_SAMPLE_MSB		15
#define FIELD_RXTX_REG140_QUALIFY_SAMPLE_WIDTH		16
#define FIELD_RXTX_REG140_QUALIFY_SAMPLE_MASK		0x0000ffff
#define FIELD_RXTX_REG140_QUALIFY_SAMPLE_SHIFT_MASK		0x0
#define FIELD_RXTX_REG140_QUALIFY_SAMPLE_RD(src)	((FIELD_RXTX_REG140_QUALIFY_SAMPLE_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG140_QUALIFY_SAMPLE_WR(dst)	(FIELD_RXTX_REG140_QUALIFY_SAMPLE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG140_QUALIFY_SAMPLE_SHIFT_MASK))
#define FIELD_RXTX_REG140_QUALIFY_SAMPLE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG140_QUALIFY_SAMPLE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG140_QUALIFY_SAMPLE_SHIFT_MASK) & FIELD_RXTX_REG140_QUALIFY_SAMPLE_MASK))

#define RESERVE_BITS_CH0_RXTX_REG140 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG140 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG140 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG140 0x00000000
/****** rxtx_reg140 END *****/

/*****rxtx_reg141 START *****/
#define FIELD_RXTX_REG141_MASK_SAMPLE_LSB		0
#define FIELD_RXTX_REG141_MASK_SAMPLE_MSB		15
#define FIELD_RXTX_REG141_MASK_SAMPLE_WIDTH		16
#define FIELD_RXTX_REG141_MASK_SAMPLE_MASK		0x0000ffff
#define FIELD_RXTX_REG141_MASK_SAMPLE_SHIFT_MASK		0x0
#define FIELD_RXTX_REG141_MASK_SAMPLE_RD(src)	((FIELD_RXTX_REG141_MASK_SAMPLE_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG141_MASK_SAMPLE_WR(dst)	(FIELD_RXTX_REG141_MASK_SAMPLE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG141_MASK_SAMPLE_SHIFT_MASK))
#define FIELD_RXTX_REG141_MASK_SAMPLE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG141_MASK_SAMPLE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG141_MASK_SAMPLE_SHIFT_MASK) & FIELD_RXTX_REG141_MASK_SAMPLE_MASK))

#define RESERVE_BITS_CH0_RXTX_REG141 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG141 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG141 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG141 0x00000000
/****** rxtx_reg141 END *****/

/*****rxtx_reg142 START *****/
#define FIELD_RXTX_REG142_ISCAN_COMP_DSEL_LSB		0
#define FIELD_RXTX_REG142_ISCAN_COMP_DSEL_MSB		15
#define FIELD_RXTX_REG142_ISCAN_COMP_DSEL_WIDTH		16
#define FIELD_RXTX_REG142_ISCAN_COMP_DSEL_MASK		0x0000ffff
#define FIELD_RXTX_REG142_ISCAN_COMP_DSEL_SHIFT_MASK		0x0
#define FIELD_RXTX_REG142_ISCAN_COMP_DSEL_RD(src)	((FIELD_RXTX_REG142_ISCAN_COMP_DSEL_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG142_ISCAN_COMP_DSEL_WR(dst)	(FIELD_RXTX_REG142_ISCAN_COMP_DSEL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG142_ISCAN_COMP_DSEL_SHIFT_MASK))
#define FIELD_RXTX_REG142_ISCAN_COMP_DSEL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG142_ISCAN_COMP_DSEL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG142_ISCAN_COMP_DSEL_SHIFT_MASK) & FIELD_RXTX_REG142_ISCAN_COMP_DSEL_MASK))

#define RESERVE_BITS_CH0_RXTX_REG142 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG142 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG142 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG142 0x00000000
/****** rxtx_reg142 END *****/

/*****rxtx_reg143 START *****/
#define FIELD_RXTX_REG143_MEANFREQSHIFT_LSB		2
#define FIELD_RXTX_REG143_MEANFREQSHIFT_MSB		15
#define FIELD_RXTX_REG143_MEANFREQSHIFT_WIDTH		14
#define FIELD_RXTX_REG143_MEANFREQSHIFT_MASK		0x0000fffc
#define FIELD_RXTX_REG143_MEANFREQSHIFT_SHIFT_MASK		0x2
#define FIELD_RXTX_REG143_MEANFREQSHIFT_RD(src)	((FIELD_RXTX_REG143_MEANFREQSHIFT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG143_MEANFREQSHIFT_SHIFT_MASK)
#define FIELD_RXTX_REG143_MEANFREQSHIFT_WR(dst)	(FIELD_RXTX_REG143_MEANFREQSHIFT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG143_MEANFREQSHIFT_SHIFT_MASK))
#define FIELD_RXTX_REG143_MEANFREQSHIFT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG143_MEANFREQSHIFT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG143_MEANFREQSHIFT_SHIFT_MASK) & FIELD_RXTX_REG143_MEANFREQSHIFT_MASK))

#define FIELD_RXTX_REG143_RESERVED_1_LSB		0
#define FIELD_RXTX_REG143_RESERVED_1_MSB		1
#define FIELD_RXTX_REG143_RESERVED_1_WIDTH		2
#define FIELD_RXTX_REG143_RESERVED_1_MASK		0x00000003
#define FIELD_RXTX_REG143_RESERVED_1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG143_RESERVED_1_RD(src)	((FIELD_RXTX_REG143_RESERVED_1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG143_RESERVED_1_WR(dst)	(FIELD_RXTX_REG143_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG143_RESERVED_1_SHIFT_MASK))
#define FIELD_RXTX_REG143_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG143_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG143_RESERVED_1_SHIFT_MASK) & FIELD_RXTX_REG143_RESERVED_1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG143 0x00000003
#define SELF_CLEAR_BITS_CH0_RXTX_REG143 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG143 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG143 0x00000000
/****** rxtx_reg143 END *****/

/*****rxtx_reg144 START *****/
#define FIELD_RXTX_REG144_TX_SPARE_LSB		8
#define FIELD_RXTX_REG144_TX_SPARE_MSB		15
#define FIELD_RXTX_REG144_TX_SPARE_WIDTH		8
#define FIELD_RXTX_REG144_TX_SPARE_MASK		0x0000ff00
#define FIELD_RXTX_REG144_TX_SPARE_SHIFT_MASK		0x8
#define FIELD_RXTX_REG144_TX_SPARE_RD(src)	((FIELD_RXTX_REG144_TX_SPARE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG144_TX_SPARE_SHIFT_MASK)
#define FIELD_RXTX_REG144_TX_SPARE_WR(dst)	(FIELD_RXTX_REG144_TX_SPARE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG144_TX_SPARE_SHIFT_MASK))
#define FIELD_RXTX_REG144_TX_SPARE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG144_TX_SPARE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG144_TX_SPARE_SHIFT_MASK) & FIELD_RXTX_REG144_TX_SPARE_MASK))

#define FIELD_RXTX_REG144_FORCE_SD_LSB		7
#define FIELD_RXTX_REG144_FORCE_SD_MSB		7
#define FIELD_RXTX_REG144_FORCE_SD_WIDTH		1
#define FIELD_RXTX_REG144_FORCE_SD_MASK		0x00000080
#define FIELD_RXTX_REG144_FORCE_SD_SHIFT_MASK		0x7
#define FIELD_RXTX_REG144_FORCE_SD_RD(src)	((FIELD_RXTX_REG144_FORCE_SD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG144_FORCE_SD_SHIFT_MASK)
#define FIELD_RXTX_REG144_FORCE_SD_WR(dst)	(FIELD_RXTX_REG144_FORCE_SD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG144_FORCE_SD_SHIFT_MASK))
#define FIELD_RXTX_REG144_FORCE_SD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG144_FORCE_SD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG144_FORCE_SD_SHIFT_MASK) & FIELD_RXTX_REG144_FORCE_SD_MASK))

#define FIELD_RXTX_REG144_SKIP_SD_ON_LSB		6
#define FIELD_RXTX_REG144_SKIP_SD_ON_MSB		6
#define FIELD_RXTX_REG144_SKIP_SD_ON_WIDTH		1
#define FIELD_RXTX_REG144_SKIP_SD_ON_MASK		0x00000040
#define FIELD_RXTX_REG144_SKIP_SD_ON_SHIFT_MASK		0x6
#define FIELD_RXTX_REG144_SKIP_SD_ON_RD(src)	((FIELD_RXTX_REG144_SKIP_SD_ON_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG144_SKIP_SD_ON_SHIFT_MASK)
#define FIELD_RXTX_REG144_SKIP_SD_ON_WR(dst)	(FIELD_RXTX_REG144_SKIP_SD_ON_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG144_SKIP_SD_ON_SHIFT_MASK))
#define FIELD_RXTX_REG144_SKIP_SD_ON_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG144_SKIP_SD_ON_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG144_SKIP_SD_ON_SHIFT_MASK) & FIELD_RXTX_REG144_SKIP_SD_ON_MASK))

#define FIELD_RXTX_REG144_USE_RAWSD_LSB		5
#define FIELD_RXTX_REG144_USE_RAWSD_MSB		5
#define FIELD_RXTX_REG144_USE_RAWSD_WIDTH		1
#define FIELD_RXTX_REG144_USE_RAWSD_MASK		0x00000020
#define FIELD_RXTX_REG144_USE_RAWSD_SHIFT_MASK		0x5
#define FIELD_RXTX_REG144_USE_RAWSD_RD(src)	((FIELD_RXTX_REG144_USE_RAWSD_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG144_USE_RAWSD_SHIFT_MASK)
#define FIELD_RXTX_REG144_USE_RAWSD_WR(dst)	(FIELD_RXTX_REG144_USE_RAWSD_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG144_USE_RAWSD_SHIFT_MASK))
#define FIELD_RXTX_REG144_USE_RAWSD_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG144_USE_RAWSD_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG144_USE_RAWSD_SHIFT_MASK) & FIELD_RXTX_REG144_USE_RAWSD_MASK))

#define FIELD_RXTX_REG144_BYPASS_RXLOS_LSB		4
#define FIELD_RXTX_REG144_BYPASS_RXLOS_MSB		4
#define FIELD_RXTX_REG144_BYPASS_RXLOS_WIDTH		1
#define FIELD_RXTX_REG144_BYPASS_RXLOS_MASK		0x00000010
#define FIELD_RXTX_REG144_BYPASS_RXLOS_SHIFT_MASK		0x4
#define FIELD_RXTX_REG144_BYPASS_RXLOS_RD(src)	((FIELD_RXTX_REG144_BYPASS_RXLOS_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG144_BYPASS_RXLOS_SHIFT_MASK)
#define FIELD_RXTX_REG144_BYPASS_RXLOS_WR(dst)	(FIELD_RXTX_REG144_BYPASS_RXLOS_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG144_BYPASS_RXLOS_SHIFT_MASK))
#define FIELD_RXTX_REG144_BYPASS_RXLOS_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG144_BYPASS_RXLOS_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG144_BYPASS_RXLOS_SHIFT_MASK) & FIELD_RXTX_REG144_BYPASS_RXLOS_MASK))

#define FIELD_RXTX_REG144_RXJTAGOS_LSB		2
#define FIELD_RXTX_REG144_RXJTAGOS_MSB		3
#define FIELD_RXTX_REG144_RXJTAGOS_WIDTH		2
#define FIELD_RXTX_REG144_RXJTAGOS_MASK		0x0000000c
#define FIELD_RXTX_REG144_RXJTAGOS_SHIFT_MASK		0x2
#define FIELD_RXTX_REG144_RXJTAGOS_RD(src)	((FIELD_RXTX_REG144_RXJTAGOS_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG144_RXJTAGOS_SHIFT_MASK)
#define FIELD_RXTX_REG144_RXJTAGOS_WR(dst)	(FIELD_RXTX_REG144_RXJTAGOS_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG144_RXJTAGOS_SHIFT_MASK))
#define FIELD_RXTX_REG144_RXJTAGOS_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG144_RXJTAGOS_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG144_RXJTAGOS_SHIFT_MASK) & FIELD_RXTX_REG144_RXJTAGOS_MASK))

#define FIELD_RXTX_REG144_RESERVED_1_LSB		0
#define FIELD_RXTX_REG144_RESERVED_1_MSB		1
#define FIELD_RXTX_REG144_RESERVED_1_WIDTH		2
#define FIELD_RXTX_REG144_RESERVED_1_MASK		0x00000003
#define FIELD_RXTX_REG144_RESERVED_1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG144_RESERVED_1_RD(src)	((FIELD_RXTX_REG144_RESERVED_1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG144_RESERVED_1_WR(dst)	(FIELD_RXTX_REG144_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG144_RESERVED_1_SHIFT_MASK))
#define FIELD_RXTX_REG144_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG144_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG144_RESERVED_1_SHIFT_MASK) & FIELD_RXTX_REG144_RESERVED_1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG144 0x00000003
#define SELF_CLEAR_BITS_CH0_RXTX_REG144 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG144 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG144 0x00000000
/****** rxtx_reg144 END *****/

/*****rxtx_reg145 START *****/
#define FIELD_RXTX_REG145_RXDFE_CONFIG_LSB		14
#define FIELD_RXTX_REG145_RXDFE_CONFIG_MSB		15
#define FIELD_RXTX_REG145_RXDFE_CONFIG_WIDTH		2
#define FIELD_RXTX_REG145_RXDFE_CONFIG_MASK		0x0000c000
#define FIELD_RXTX_REG145_RXDFE_CONFIG_SHIFT_MASK		0xe
#define FIELD_RXTX_REG145_RXDFE_CONFIG_RD(src)	((FIELD_RXTX_REG145_RXDFE_CONFIG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG145_RXDFE_CONFIG_SHIFT_MASK)
#define FIELD_RXTX_REG145_RXDFE_CONFIG_WR(dst)	(FIELD_RXTX_REG145_RXDFE_CONFIG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG145_RXDFE_CONFIG_SHIFT_MASK))
#define FIELD_RXTX_REG145_RXDFE_CONFIG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG145_RXDFE_CONFIG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG145_RXDFE_CONFIG_SHIFT_MASK) & FIELD_RXTX_REG145_RXDFE_CONFIG_MASK))

#define FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_LSB		10
#define FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_MSB		13
#define FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_WIDTH		4
#define FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_MASK		0x00003c00
#define FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_SHIFT_MASK		0xa
#define FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_RD(src)	((FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_SHIFT_MASK)
#define FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_WR(dst)	(FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_SHIFT_MASK))
#define FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_SHIFT_MASK) & FIELD_RXTX_REG145_RXDFE_FLT_CONFIG_MASK))

#define FIELD_RXTX_REG145_RXDFETAP_ADJ_LSB		7
#define FIELD_RXTX_REG145_RXDFETAP_ADJ_MSB		9
#define FIELD_RXTX_REG145_RXDFETAP_ADJ_WIDTH		3
#define FIELD_RXTX_REG145_RXDFETAP_ADJ_MASK		0x00000380
#define FIELD_RXTX_REG145_RXDFETAP_ADJ_SHIFT_MASK		0x7
#define FIELD_RXTX_REG145_RXDFETAP_ADJ_RD(src)	((FIELD_RXTX_REG145_RXDFETAP_ADJ_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG145_RXDFETAP_ADJ_SHIFT_MASK)
#define FIELD_RXTX_REG145_RXDFETAP_ADJ_WR(dst)	(FIELD_RXTX_REG145_RXDFETAP_ADJ_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG145_RXDFETAP_ADJ_SHIFT_MASK))
#define FIELD_RXTX_REG145_RXDFETAP_ADJ_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG145_RXDFETAP_ADJ_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG145_RXDFETAP_ADJ_SHIFT_MASK) & FIELD_RXTX_REG145_RXDFETAP_ADJ_MASK))

#define FIELD_RXTX_REG145_RXDFEBUF_VCM_LSB		5
#define FIELD_RXTX_REG145_RXDFEBUF_VCM_MSB		6
#define FIELD_RXTX_REG145_RXDFEBUF_VCM_WIDTH		2
#define FIELD_RXTX_REG145_RXDFEBUF_VCM_MASK		0x00000060
#define FIELD_RXTX_REG145_RXDFEBUF_VCM_SHIFT_MASK		0x5
#define FIELD_RXTX_REG145_RXDFEBUF_VCM_RD(src)	((FIELD_RXTX_REG145_RXDFEBUF_VCM_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG145_RXDFEBUF_VCM_SHIFT_MASK)
#define FIELD_RXTX_REG145_RXDFEBUF_VCM_WR(dst)	(FIELD_RXTX_REG145_RXDFEBUF_VCM_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG145_RXDFEBUF_VCM_SHIFT_MASK))
#define FIELD_RXTX_REG145_RXDFEBUF_VCM_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG145_RXDFEBUF_VCM_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG145_RXDFEBUF_VCM_SHIFT_MASK) & FIELD_RXTX_REG145_RXDFEBUF_VCM_MASK))

#define FIELD_RXTX_REG145_RXLATCALIB_ADJ_LSB		3
#define FIELD_RXTX_REG145_RXLATCALIB_ADJ_MSB		4
#define FIELD_RXTX_REG145_RXLATCALIB_ADJ_WIDTH		2
#define FIELD_RXTX_REG145_RXLATCALIB_ADJ_MASK		0x00000018
#define FIELD_RXTX_REG145_RXLATCALIB_ADJ_SHIFT_MASK		0x3
#define FIELD_RXTX_REG145_RXLATCALIB_ADJ_RD(src)	((FIELD_RXTX_REG145_RXLATCALIB_ADJ_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG145_RXLATCALIB_ADJ_SHIFT_MASK)
#define FIELD_RXTX_REG145_RXLATCALIB_ADJ_WR(dst)	(FIELD_RXTX_REG145_RXLATCALIB_ADJ_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG145_RXLATCALIB_ADJ_SHIFT_MASK))
#define FIELD_RXTX_REG145_RXLATCALIB_ADJ_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG145_RXLATCALIB_ADJ_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG145_RXLATCALIB_ADJ_SHIFT_MASK) & FIELD_RXTX_REG145_RXLATCALIB_ADJ_MASK))

#define FIELD_RXTX_REG145_RXVWES_LATENA_LSB		2
#define FIELD_RXTX_REG145_RXVWES_LATENA_MSB		2
#define FIELD_RXTX_REG145_RXVWES_LATENA_WIDTH		1
#define FIELD_RXTX_REG145_RXVWES_LATENA_MASK		0x00000004
#define FIELD_RXTX_REG145_RXVWES_LATENA_SHIFT_MASK		0x2
#define FIELD_RXTX_REG145_RXVWES_LATENA_RD(src)	((FIELD_RXTX_REG145_RXVWES_LATENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG145_RXVWES_LATENA_SHIFT_MASK)
#define FIELD_RXTX_REG145_RXVWES_LATENA_WR(dst)	(FIELD_RXTX_REG145_RXVWES_LATENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG145_RXVWES_LATENA_SHIFT_MASK))
#define FIELD_RXTX_REG145_RXVWES_LATENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG145_RXVWES_LATENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG145_RXVWES_LATENA_SHIFT_MASK) & FIELD_RXTX_REG145_RXVWES_LATENA_MASK))

#define FIELD_RXTX_REG145_RXES_ENA_LSB		1
#define FIELD_RXTX_REG145_RXES_ENA_MSB		1
#define FIELD_RXTX_REG145_RXES_ENA_WIDTH		1
#define FIELD_RXTX_REG145_RXES_ENA_MASK		0x00000002
#define FIELD_RXTX_REG145_RXES_ENA_SHIFT_MASK		0x1
#define FIELD_RXTX_REG145_RXES_ENA_RD(src)	((FIELD_RXTX_REG145_RXES_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG145_RXES_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG145_RXES_ENA_WR(dst)	(FIELD_RXTX_REG145_RXES_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG145_RXES_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG145_RXES_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG145_RXES_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG145_RXES_ENA_SHIFT_MASK) & FIELD_RXTX_REG145_RXES_ENA_MASK))

#define FIELD_RXTX_REG145_TX_IDLE_SATA_LSB		0
#define FIELD_RXTX_REG145_TX_IDLE_SATA_MSB		0
#define FIELD_RXTX_REG145_TX_IDLE_SATA_WIDTH		1
#define FIELD_RXTX_REG145_TX_IDLE_SATA_MASK		0x00000001
#define FIELD_RXTX_REG145_TX_IDLE_SATA_SHIFT_MASK		0x0
#define FIELD_RXTX_REG145_TX_IDLE_SATA_RD(src)	((FIELD_RXTX_REG145_TX_IDLE_SATA_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG145_TX_IDLE_SATA_WR(dst)	(FIELD_RXTX_REG145_TX_IDLE_SATA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG145_TX_IDLE_SATA_SHIFT_MASK))
#define FIELD_RXTX_REG145_TX_IDLE_SATA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG145_TX_IDLE_SATA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG145_TX_IDLE_SATA_SHIFT_MASK) & FIELD_RXTX_REG145_TX_IDLE_SATA_MASK))

#define RESERVE_BITS_CH0_RXTX_REG145 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG145 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG145 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG145 0x00000000
/****** rxtx_reg145 END *****/

/*****rxtx_reg146 START *****/
#define FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_LSB		12
#define FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_MSB		15
#define FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_WIDTH		4
#define FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_MASK		0x0000f000
#define FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_SHIFT_MASK		0xc
#define FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_RD(src)	((FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_SHIFT_MASK)
#define FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_WR(dst)	(FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_SHIFT_MASK))
#define FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_SHIFT_MASK) & FIELD_RXTX_REG146_CLK_RATE_RXLOSFT_MASK))

#define FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_LSB		8
#define FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_MSB		11
#define FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_WIDTH		4
#define FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_MASK		0x00000f00
#define FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_SHIFT_MASK		0x8
#define FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_RD(src)	((FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_SHIFT_MASK)
#define FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_WR(dst)	(FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_SHIFT_MASK))
#define FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_SHIFT_MASK) & FIELD_RXTX_REG146_SAMPLERATE_RXLOSFT_MASK))

#define FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_LSB		4
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_MSB		7
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_WIDTH		4
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_MASK		0x000000f0
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_SHIFT_MASK		0x4
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_RD(src)	((FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_SHIFT_MASK)
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_WR(dst)	(FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_SHIFT_MASK))
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_SHIFT_MASK) & FIELD_RXTX_REG146_THRESHOLDCOUNT_OFF_MASK))

#define FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_LSB		0
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_MSB		3
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_WIDTH		4
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_MASK		0x0000000f
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_SHIFT_MASK		0x0
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_RD(src)	((FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_WR(dst)	(FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_SHIFT_MASK))
#define FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_SHIFT_MASK) & FIELD_RXTX_REG146_THRESHOLDCOUNT_ON_MASK))

#define RESERVE_BITS_CH0_RXTX_REG146 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG146 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG146 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG146 0x00000000
/****** rxtx_reg146 END *****/

/*****rxtx_reg147 START *****/
#define FIELD_RXTX_REG147_STMC_OVERRIDE_LSB		0
#define FIELD_RXTX_REG147_STMC_OVERRIDE_MSB		15
#define FIELD_RXTX_REG147_STMC_OVERRIDE_WIDTH		16
#define FIELD_RXTX_REG147_STMC_OVERRIDE_MASK		0x0000ffff
#define FIELD_RXTX_REG147_STMC_OVERRIDE_SHIFT_MASK		0x0
#define FIELD_RXTX_REG147_STMC_OVERRIDE_RD(src)	((FIELD_RXTX_REG147_STMC_OVERRIDE_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG147_STMC_OVERRIDE_WR(dst)	(FIELD_RXTX_REG147_STMC_OVERRIDE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG147_STMC_OVERRIDE_SHIFT_MASK))
#define FIELD_RXTX_REG147_STMC_OVERRIDE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG147_STMC_OVERRIDE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG147_STMC_OVERRIDE_SHIFT_MASK) & FIELD_RXTX_REG147_STMC_OVERRIDE_MASK))

#define RESERVE_BITS_CH0_RXTX_REG147 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG147 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG147 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG147 0x00000000
/****** rxtx_reg147 END *****/

/*****rxtx_reg148 START *****/
#define FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_LSB		0
#define FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_MSB		15
#define FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_WIDTH		16
#define FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_MASK		0x0000ffff
#define FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_RD(src)	((FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_WR(dst)	(FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_SHIFT_MASK))
#define FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_SHIFT_MASK) & FIELD_RXTX_REG148_RX_BIST_WORD_CNT_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG148 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG148 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG148 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG148 0x00000000
/****** rxtx_reg148 END *****/

/*****rxtx_reg149 START *****/
#define FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_LSB		0
#define FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_MSB		15
#define FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_WIDTH		16
#define FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_MASK		0x0000ffff
#define FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_RD(src)	((FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_WR(dst)	(FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_SHIFT_MASK))
#define FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_SHIFT_MASK) & FIELD_RXTX_REG149_RX_BIST_WORD_CNT_1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG149 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG149 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG149 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG149 0x00000000
/****** rxtx_reg149 END *****/

/*****rxtx_reg150 START *****/
#define FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_LSB		0
#define FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_MSB		15
#define FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_WIDTH		16
#define FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_MASK		0x0000ffff
#define FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_SHIFT_MASK		0x0
#define FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_RD(src)	((FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_WR(dst)	(FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_SHIFT_MASK))
#define FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_SHIFT_MASK) & FIELD_RXTX_REG150_RX_BIST_WORD_CNT_2_MASK))

#define RESERVE_BITS_CH0_RXTX_REG150 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG150 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG150 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG150 0x00000000
/****** rxtx_reg150 END *****/

/*****rxtx_reg151 START *****/
#define FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_LSB		0
#define FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_MSB		15
#define FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_WIDTH		16
#define FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_MASK		0x0000ffff
#define FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_SHIFT_MASK		0x0
#define FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_RD(src)	((FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_WR(dst)	(FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_SHIFT_MASK))
#define FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_SHIFT_MASK) & FIELD_RXTX_REG151_RX_BIST_WORD_CNT_3_MASK))

#define RESERVE_BITS_CH0_RXTX_REG151 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG151 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG151 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG151 0x00000000
/****** rxtx_reg151 END *****/

/*****rxtx_reg152 START *****/
#define FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_LSB		0
#define FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_MSB		15
#define FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_WIDTH		16
#define FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_MASK		0x0000ffff
#define FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_RD(src)	((FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_WR(dst)	(FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_SHIFT_MASK))
#define FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_SHIFT_MASK) & FIELD_RXTX_REG152_RX_BIST_ERR_CNT_MSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG152 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG152 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG152 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG152 0x0000ffff
/****** rxtx_reg152 END *****/

/*****rxtx_reg153 START *****/
#define FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_LSB		0
#define FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_MSB		15
#define FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_WIDTH		16
#define FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_MASK		0x0000ffff
#define FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_SHIFT_MASK		0x0
#define FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_RD(src)	((FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_WR(dst)	(FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_SHIFT_MASK))
#define FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_SHIFT_MASK) & FIELD_RXTX_REG153_RX_BIST_ERR_CNT_LSB_MASK))

#define RESERVE_BITS_CH0_RXTX_REG153 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG153 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG153 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG153 0x0000ffff
/****** rxtx_reg153 END *****/

/*****rxtx_reg154 START *****/
#define FIELD_RXTX_REG154_RESERVED_15_LSB		15
#define FIELD_RXTX_REG154_RESERVED_15_MSB		15
#define FIELD_RXTX_REG154_RESERVED_15_WIDTH		1
#define FIELD_RXTX_REG154_RESERVED_15_MASK		0x00008000
#define FIELD_RXTX_REG154_RESERVED_15_SHIFT_MASK		0xf
#define FIELD_RXTX_REG154_RESERVED_15_RD(src)	((FIELD_RXTX_REG154_RESERVED_15_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG154_RESERVED_15_SHIFT_MASK)
#define FIELD_RXTX_REG154_RESERVED_15_WR(dst)	(FIELD_RXTX_REG154_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG154_RESERVED_15_SHIFT_MASK))
#define FIELD_RXTX_REG154_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG154_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG154_RESERVED_15_SHIFT_MASK) & FIELD_RXTX_REG154_RESERVED_15_MASK))

#define FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_LSB		8
#define FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_MSB		14
#define FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_WIDTH		7
#define FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_MASK		0x00007f00
#define FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_SHIFT_MASK		0x8
#define FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_RD(src)	((FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_SHIFT_MASK)
#define FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_WR(dst)	(FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_SHIFT_MASK))
#define FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_SHIFT_MASK) & FIELD_RXTX_REG154_BLWC_GAIN_MAN_PROG_MASK))

#define FIELD_RXTX_REG154_BC_TAP_ENA_LSB		4
#define FIELD_RXTX_REG154_BC_TAP_ENA_MSB		7
#define FIELD_RXTX_REG154_BC_TAP_ENA_WIDTH		4
#define FIELD_RXTX_REG154_BC_TAP_ENA_MASK		0x000000f0
#define FIELD_RXTX_REG154_BC_TAP_ENA_SHIFT_MASK		0x4
#define FIELD_RXTX_REG154_BC_TAP_ENA_RD(src)	((FIELD_RXTX_REG154_BC_TAP_ENA_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG154_BC_TAP_ENA_SHIFT_MASK)
#define FIELD_RXTX_REG154_BC_TAP_ENA_WR(dst)	(FIELD_RXTX_REG154_BC_TAP_ENA_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG154_BC_TAP_ENA_SHIFT_MASK))
#define FIELD_RXTX_REG154_BC_TAP_ENA_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG154_BC_TAP_ENA_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG154_BC_TAP_ENA_SHIFT_MASK) & FIELD_RXTX_REG154_BC_TAP_ENA_MASK))

#define FIELD_RXTX_REG154_RESERVED_3_LSB		0
#define FIELD_RXTX_REG154_RESERVED_3_MSB		3
#define FIELD_RXTX_REG154_RESERVED_3_WIDTH		4
#define FIELD_RXTX_REG154_RESERVED_3_MASK		0x0000000f
#define FIELD_RXTX_REG154_RESERVED_3_SHIFT_MASK		0x0
#define FIELD_RXTX_REG154_RESERVED_3_RD(src)	((FIELD_RXTX_REG154_RESERVED_3_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG154_RESERVED_3_WR(dst)	(FIELD_RXTX_REG154_RESERVED_3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG154_RESERVED_3_SHIFT_MASK))
#define FIELD_RXTX_REG154_RESERVED_3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG154_RESERVED_3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG154_RESERVED_3_SHIFT_MASK) & FIELD_RXTX_REG154_RESERVED_3_MASK))

#define RESERVE_BITS_CH0_RXTX_REG154 0x0000800f
#define SELF_CLEAR_BITS_CH0_RXTX_REG154 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG154 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG154 0x00000000
/****** rxtx_reg154 END *****/

/*****rxtx_reg155 START *****/
#define FIELD_RXTX_REG155_MU_FRAMP1_LSB		11
#define FIELD_RXTX_REG155_MU_FRAMP1_MSB		15
#define FIELD_RXTX_REG155_MU_FRAMP1_WIDTH		5
#define FIELD_RXTX_REG155_MU_FRAMP1_MASK		0x0000f800
#define FIELD_RXTX_REG155_MU_FRAMP1_SHIFT_MASK		0xb
#define FIELD_RXTX_REG155_MU_FRAMP1_RD(src)	((FIELD_RXTX_REG155_MU_FRAMP1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG155_MU_FRAMP1_SHIFT_MASK)
#define FIELD_RXTX_REG155_MU_FRAMP1_WR(dst)	(FIELD_RXTX_REG155_MU_FRAMP1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG155_MU_FRAMP1_SHIFT_MASK))
#define FIELD_RXTX_REG155_MU_FRAMP1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG155_MU_FRAMP1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG155_MU_FRAMP1_SHIFT_MASK) & FIELD_RXTX_REG155_MU_FRAMP1_MASK))

#define FIELD_RXTX_REG155_MU_FRAMP2_LSB		6
#define FIELD_RXTX_REG155_MU_FRAMP2_MSB		10
#define FIELD_RXTX_REG155_MU_FRAMP2_WIDTH		5
#define FIELD_RXTX_REG155_MU_FRAMP2_MASK		0x000007c0
#define FIELD_RXTX_REG155_MU_FRAMP2_SHIFT_MASK		0x6
#define FIELD_RXTX_REG155_MU_FRAMP2_RD(src)	((FIELD_RXTX_REG155_MU_FRAMP2_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG155_MU_FRAMP2_SHIFT_MASK)
#define FIELD_RXTX_REG155_MU_FRAMP2_WR(dst)	(FIELD_RXTX_REG155_MU_FRAMP2_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG155_MU_FRAMP2_SHIFT_MASK))
#define FIELD_RXTX_REG155_MU_FRAMP2_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG155_MU_FRAMP2_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG155_MU_FRAMP2_SHIFT_MASK) & FIELD_RXTX_REG155_MU_FRAMP2_MASK))

#define FIELD_RXTX_REG155_MU_FRAMP3_LSB		1
#define FIELD_RXTX_REG155_MU_FRAMP3_MSB		5
#define FIELD_RXTX_REG155_MU_FRAMP3_WIDTH		5
#define FIELD_RXTX_REG155_MU_FRAMP3_MASK		0x0000003e
#define FIELD_RXTX_REG155_MU_FRAMP3_SHIFT_MASK		0x1
#define FIELD_RXTX_REG155_MU_FRAMP3_RD(src)	((FIELD_RXTX_REG155_MU_FRAMP3_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG155_MU_FRAMP3_SHIFT_MASK)
#define FIELD_RXTX_REG155_MU_FRAMP3_WR(dst)	(FIELD_RXTX_REG155_MU_FRAMP3_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG155_MU_FRAMP3_SHIFT_MASK))
#define FIELD_RXTX_REG155_MU_FRAMP3_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG155_MU_FRAMP3_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG155_MU_FRAMP3_SHIFT_MASK) & FIELD_RXTX_REG155_MU_FRAMP3_MASK))

#define FIELD_RXTX_REG155_RESERVED_0_LSB		0
#define FIELD_RXTX_REG155_RESERVED_0_MSB		0
#define FIELD_RXTX_REG155_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG155_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG155_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG155_RESERVED_0_RD(src)	((FIELD_RXTX_REG155_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG155_RESERVED_0_WR(dst)	(FIELD_RXTX_REG155_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG155_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG155_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG155_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG155_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG155_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG155 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG155 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG155 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG155 0x00000000
/****** rxtx_reg155 END *****/

/*****rxtx_reg156 START *****/
#define FIELD_RXTX_REG156_MU_FRAMP4_LSB		11
#define FIELD_RXTX_REG156_MU_FRAMP4_MSB		15
#define FIELD_RXTX_REG156_MU_FRAMP4_WIDTH		5
#define FIELD_RXTX_REG156_MU_FRAMP4_MASK		0x0000f800
#define FIELD_RXTX_REG156_MU_FRAMP4_SHIFT_MASK		0xb
#define FIELD_RXTX_REG156_MU_FRAMP4_RD(src)	((FIELD_RXTX_REG156_MU_FRAMP4_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG156_MU_FRAMP4_SHIFT_MASK)
#define FIELD_RXTX_REG156_MU_FRAMP4_WR(dst)	(FIELD_RXTX_REG156_MU_FRAMP4_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG156_MU_FRAMP4_SHIFT_MASK))
#define FIELD_RXTX_REG156_MU_FRAMP4_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG156_MU_FRAMP4_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG156_MU_FRAMP4_SHIFT_MASK) & FIELD_RXTX_REG156_MU_FRAMP4_MASK))

#define FIELD_RXTX_REG156_MU_FRAMP5_LSB		6
#define FIELD_RXTX_REG156_MU_FRAMP5_MSB		10
#define FIELD_RXTX_REG156_MU_FRAMP5_WIDTH		5
#define FIELD_RXTX_REG156_MU_FRAMP5_MASK		0x000007c0
#define FIELD_RXTX_REG156_MU_FRAMP5_SHIFT_MASK		0x6
#define FIELD_RXTX_REG156_MU_FRAMP5_RD(src)	((FIELD_RXTX_REG156_MU_FRAMP5_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG156_MU_FRAMP5_SHIFT_MASK)
#define FIELD_RXTX_REG156_MU_FRAMP5_WR(dst)	(FIELD_RXTX_REG156_MU_FRAMP5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG156_MU_FRAMP5_SHIFT_MASK))
#define FIELD_RXTX_REG156_MU_FRAMP5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG156_MU_FRAMP5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG156_MU_FRAMP5_SHIFT_MASK) & FIELD_RXTX_REG156_MU_FRAMP5_MASK))

#define FIELD_RXTX_REG156_MU_FRAMP6_LSB		1
#define FIELD_RXTX_REG156_MU_FRAMP6_MSB		5
#define FIELD_RXTX_REG156_MU_FRAMP6_WIDTH		5
#define FIELD_RXTX_REG156_MU_FRAMP6_MASK		0x0000003e
#define FIELD_RXTX_REG156_MU_FRAMP6_SHIFT_MASK		0x1
#define FIELD_RXTX_REG156_MU_FRAMP6_RD(src)	((FIELD_RXTX_REG156_MU_FRAMP6_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG156_MU_FRAMP6_SHIFT_MASK)
#define FIELD_RXTX_REG156_MU_FRAMP6_WR(dst)	(FIELD_RXTX_REG156_MU_FRAMP6_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG156_MU_FRAMP6_SHIFT_MASK))
#define FIELD_RXTX_REG156_MU_FRAMP6_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG156_MU_FRAMP6_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG156_MU_FRAMP6_SHIFT_MASK) & FIELD_RXTX_REG156_MU_FRAMP6_MASK))

#define FIELD_RXTX_REG156_RESERVED_0_LSB		0
#define FIELD_RXTX_REG156_RESERVED_0_MSB		0
#define FIELD_RXTX_REG156_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG156_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG156_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG156_RESERVED_0_RD(src)	((FIELD_RXTX_REG156_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG156_RESERVED_0_WR(dst)	(FIELD_RXTX_REG156_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG156_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG156_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG156_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG156_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG156_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG156 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG156 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG156 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG156 0x00000000
/****** rxtx_reg156 END *****/

/*****rxtx_reg157 START *****/
#define FIELD_RXTX_REG157_MU_FRAMP7_LSB		11
#define FIELD_RXTX_REG157_MU_FRAMP7_MSB		15
#define FIELD_RXTX_REG157_MU_FRAMP7_WIDTH		5
#define FIELD_RXTX_REG157_MU_FRAMP7_MASK		0x0000f800
#define FIELD_RXTX_REG157_MU_FRAMP7_SHIFT_MASK		0xb
#define FIELD_RXTX_REG157_MU_FRAMP7_RD(src)	((FIELD_RXTX_REG157_MU_FRAMP7_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG157_MU_FRAMP7_SHIFT_MASK)
#define FIELD_RXTX_REG157_MU_FRAMP7_WR(dst)	(FIELD_RXTX_REG157_MU_FRAMP7_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG157_MU_FRAMP7_SHIFT_MASK))
#define FIELD_RXTX_REG157_MU_FRAMP7_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG157_MU_FRAMP7_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG157_MU_FRAMP7_SHIFT_MASK) & FIELD_RXTX_REG157_MU_FRAMP7_MASK))

#define FIELD_RXTX_REG157_MU_FRAMP8_LSB		6
#define FIELD_RXTX_REG157_MU_FRAMP8_MSB		10
#define FIELD_RXTX_REG157_MU_FRAMP8_WIDTH		5
#define FIELD_RXTX_REG157_MU_FRAMP8_MASK		0x000007c0
#define FIELD_RXTX_REG157_MU_FRAMP8_SHIFT_MASK		0x6
#define FIELD_RXTX_REG157_MU_FRAMP8_RD(src)	((FIELD_RXTX_REG157_MU_FRAMP8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG157_MU_FRAMP8_SHIFT_MASK)
#define FIELD_RXTX_REG157_MU_FRAMP8_WR(dst)	(FIELD_RXTX_REG157_MU_FRAMP8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG157_MU_FRAMP8_SHIFT_MASK))
#define FIELD_RXTX_REG157_MU_FRAMP8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG157_MU_FRAMP8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG157_MU_FRAMP8_SHIFT_MASK) & FIELD_RXTX_REG157_MU_FRAMP8_MASK))

#define FIELD_RXTX_REG157_MU_FRAMP9_LSB		1
#define FIELD_RXTX_REG157_MU_FRAMP9_MSB		5
#define FIELD_RXTX_REG157_MU_FRAMP9_WIDTH		5
#define FIELD_RXTX_REG157_MU_FRAMP9_MASK		0x0000003e
#define FIELD_RXTX_REG157_MU_FRAMP9_SHIFT_MASK		0x1
#define FIELD_RXTX_REG157_MU_FRAMP9_RD(src)	((FIELD_RXTX_REG157_MU_FRAMP9_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG157_MU_FRAMP9_SHIFT_MASK)
#define FIELD_RXTX_REG157_MU_FRAMP9_WR(dst)	(FIELD_RXTX_REG157_MU_FRAMP9_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG157_MU_FRAMP9_SHIFT_MASK))
#define FIELD_RXTX_REG157_MU_FRAMP9_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG157_MU_FRAMP9_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG157_MU_FRAMP9_SHIFT_MASK) & FIELD_RXTX_REG157_MU_FRAMP9_MASK))

#define FIELD_RXTX_REG157_RESERVED_0_LSB		0
#define FIELD_RXTX_REG157_RESERVED_0_MSB		0
#define FIELD_RXTX_REG157_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG157_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG157_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG157_RESERVED_0_RD(src)	((FIELD_RXTX_REG157_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG157_RESERVED_0_WR(dst)	(FIELD_RXTX_REG157_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG157_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG157_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG157_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG157_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG157_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG157 0x00000001
#define SELF_CLEAR_BITS_CH0_RXTX_REG157 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG157 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG157 0x00000000
/****** rxtx_reg157 END *****/

/*****rxtx_reg158 START *****/
#define FIELD_RXTX_REG158_SUM_CALIB_DONE_LSB		15
#define FIELD_RXTX_REG158_SUM_CALIB_DONE_MSB		15
#define FIELD_RXTX_REG158_SUM_CALIB_DONE_WIDTH		1
#define FIELD_RXTX_REG158_SUM_CALIB_DONE_MASK		0x00008000
#define FIELD_RXTX_REG158_SUM_CALIB_DONE_SHIFT_MASK		0xf
#define FIELD_RXTX_REG158_SUM_CALIB_DONE_RD(src)	((FIELD_RXTX_REG158_SUM_CALIB_DONE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG158_SUM_CALIB_DONE_SHIFT_MASK)
#define FIELD_RXTX_REG158_SUM_CALIB_DONE_WR(dst)	(FIELD_RXTX_REG158_SUM_CALIB_DONE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_SUM_CALIB_DONE_SHIFT_MASK))
#define FIELD_RXTX_REG158_SUM_CALIB_DONE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_SUM_CALIB_DONE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_SUM_CALIB_DONE_SHIFT_MASK) & FIELD_RXTX_REG158_SUM_CALIB_DONE_MASK))

#define FIELD_RXTX_REG158_SUM_CALIB_ERR_LSB		14
#define FIELD_RXTX_REG158_SUM_CALIB_ERR_MSB		14
#define FIELD_RXTX_REG158_SUM_CALIB_ERR_WIDTH		1
#define FIELD_RXTX_REG158_SUM_CALIB_ERR_MASK		0x00004000
#define FIELD_RXTX_REG158_SUM_CALIB_ERR_SHIFT_MASK		0xe
#define FIELD_RXTX_REG158_SUM_CALIB_ERR_RD(src)	((FIELD_RXTX_REG158_SUM_CALIB_ERR_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG158_SUM_CALIB_ERR_SHIFT_MASK)
#define FIELD_RXTX_REG158_SUM_CALIB_ERR_WR(dst)	(FIELD_RXTX_REG158_SUM_CALIB_ERR_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_SUM_CALIB_ERR_SHIFT_MASK))
#define FIELD_RXTX_REG158_SUM_CALIB_ERR_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_SUM_CALIB_ERR_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_SUM_CALIB_ERR_SHIFT_MASK) & FIELD_RXTX_REG158_SUM_CALIB_ERR_MASK))

#define FIELD_RXTX_REG158_CTLE_CALIB_DONE_LSB		13
#define FIELD_RXTX_REG158_CTLE_CALIB_DONE_MSB		13
#define FIELD_RXTX_REG158_CTLE_CALIB_DONE_WIDTH		1
#define FIELD_RXTX_REG158_CTLE_CALIB_DONE_MASK		0x00002000
#define FIELD_RXTX_REG158_CTLE_CALIB_DONE_SHIFT_MASK		0xd
#define FIELD_RXTX_REG158_CTLE_CALIB_DONE_RD(src)	((FIELD_RXTX_REG158_CTLE_CALIB_DONE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG158_CTLE_CALIB_DONE_SHIFT_MASK)
#define FIELD_RXTX_REG158_CTLE_CALIB_DONE_WR(dst)	(FIELD_RXTX_REG158_CTLE_CALIB_DONE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_CTLE_CALIB_DONE_SHIFT_MASK))
#define FIELD_RXTX_REG158_CTLE_CALIB_DONE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_CTLE_CALIB_DONE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_CTLE_CALIB_DONE_SHIFT_MASK) & FIELD_RXTX_REG158_CTLE_CALIB_DONE_MASK))

#define FIELD_RXTX_REG158_CTLE_CALIB_ERROR_LSB		12
#define FIELD_RXTX_REG158_CTLE_CALIB_ERROR_MSB		12
#define FIELD_RXTX_REG158_CTLE_CALIB_ERROR_WIDTH		1
#define FIELD_RXTX_REG158_CTLE_CALIB_ERROR_MASK		0x00001000
#define FIELD_RXTX_REG158_CTLE_CALIB_ERROR_SHIFT_MASK		0xc
#define FIELD_RXTX_REG158_CTLE_CALIB_ERROR_RD(src)	((FIELD_RXTX_REG158_CTLE_CALIB_ERROR_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG158_CTLE_CALIB_ERROR_SHIFT_MASK)
#define FIELD_RXTX_REG158_CTLE_CALIB_ERROR_WR(dst)	(FIELD_RXTX_REG158_CTLE_CALIB_ERROR_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_CTLE_CALIB_ERROR_SHIFT_MASK))
#define FIELD_RXTX_REG158_CTLE_CALIB_ERROR_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_CTLE_CALIB_ERROR_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_CTLE_CALIB_ERROR_SHIFT_MASK) & FIELD_RXTX_REG158_CTLE_CALIB_ERROR_MASK))

#define FIELD_RXTX_REG158_LAT_CALIB_DONE_LSB		11
#define FIELD_RXTX_REG158_LAT_CALIB_DONE_MSB		11
#define FIELD_RXTX_REG158_LAT_CALIB_DONE_WIDTH		1
#define FIELD_RXTX_REG158_LAT_CALIB_DONE_MASK		0x00000800
#define FIELD_RXTX_REG158_LAT_CALIB_DONE_SHIFT_MASK		0xb
#define FIELD_RXTX_REG158_LAT_CALIB_DONE_RD(src)	((FIELD_RXTX_REG158_LAT_CALIB_DONE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG158_LAT_CALIB_DONE_SHIFT_MASK)
#define FIELD_RXTX_REG158_LAT_CALIB_DONE_WR(dst)	(FIELD_RXTX_REG158_LAT_CALIB_DONE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_LAT_CALIB_DONE_SHIFT_MASK))
#define FIELD_RXTX_REG158_LAT_CALIB_DONE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_LAT_CALIB_DONE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_LAT_CALIB_DONE_SHIFT_MASK) & FIELD_RXTX_REG158_LAT_CALIB_DONE_MASK))

#define FIELD_RXTX_REG158_FT_SRC_DONE_LSB		10
#define FIELD_RXTX_REG158_FT_SRC_DONE_MSB		10
#define FIELD_RXTX_REG158_FT_SRC_DONE_WIDTH		1
#define FIELD_RXTX_REG158_FT_SRC_DONE_MASK		0x00000400
#define FIELD_RXTX_REG158_FT_SRC_DONE_SHIFT_MASK		0xa
#define FIELD_RXTX_REG158_FT_SRC_DONE_RD(src)	((FIELD_RXTX_REG158_FT_SRC_DONE_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG158_FT_SRC_DONE_SHIFT_MASK)
#define FIELD_RXTX_REG158_FT_SRC_DONE_WR(dst)	(FIELD_RXTX_REG158_FT_SRC_DONE_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_FT_SRC_DONE_SHIFT_MASK))
#define FIELD_RXTX_REG158_FT_SRC_DONE_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_FT_SRC_DONE_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_FT_SRC_DONE_SHIFT_MASK) & FIELD_RXTX_REG158_FT_SRC_DONE_MASK))

#define FIELD_RXTX_REG158_BCK_ACK_CN_LSB		9
#define FIELD_RXTX_REG158_BCK_ACK_CN_MSB		9
#define FIELD_RXTX_REG158_BCK_ACK_CN_WIDTH		1
#define FIELD_RXTX_REG158_BCK_ACK_CN_MASK		0x00000200
#define FIELD_RXTX_REG158_BCK_ACK_CN_SHIFT_MASK		0x9
#define FIELD_RXTX_REG158_BCK_ACK_CN_RD(src)	((FIELD_RXTX_REG158_BCK_ACK_CN_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG158_BCK_ACK_CN_SHIFT_MASK)
#define FIELD_RXTX_REG158_BCK_ACK_CN_WR(dst)	(FIELD_RXTX_REG158_BCK_ACK_CN_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_BCK_ACK_CN_SHIFT_MASK))
#define FIELD_RXTX_REG158_BCK_ACK_CN_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_BCK_ACK_CN_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_BCK_ACK_CN_SHIFT_MASK) & FIELD_RXTX_REG158_BCK_ACK_CN_MASK))

#define FIELD_RXTX_REG158_BCK_ACK_CP_LSB		8
#define FIELD_RXTX_REG158_BCK_ACK_CP_MSB		8
#define FIELD_RXTX_REG158_BCK_ACK_CP_WIDTH		1
#define FIELD_RXTX_REG158_BCK_ACK_CP_MASK		0x00000100
#define FIELD_RXTX_REG158_BCK_ACK_CP_SHIFT_MASK		0x8
#define FIELD_RXTX_REG158_BCK_ACK_CP_RD(src)	((FIELD_RXTX_REG158_BCK_ACK_CP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG158_BCK_ACK_CP_SHIFT_MASK)
#define FIELD_RXTX_REG158_BCK_ACK_CP_WR(dst)	(FIELD_RXTX_REG158_BCK_ACK_CP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_BCK_ACK_CP_SHIFT_MASK))
#define FIELD_RXTX_REG158_BCK_ACK_CP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_BCK_ACK_CP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_BCK_ACK_CP_SHIFT_MASK) & FIELD_RXTX_REG158_BCK_ACK_CP_MASK))

#define FIELD_RXTX_REG158_RX_BIST_PASS_LSB		7
#define FIELD_RXTX_REG158_RX_BIST_PASS_MSB		7
#define FIELD_RXTX_REG158_RX_BIST_PASS_WIDTH		1
#define FIELD_RXTX_REG158_RX_BIST_PASS_MASK		0x00000080
#define FIELD_RXTX_REG158_RX_BIST_PASS_SHIFT_MASK		0x7
#define FIELD_RXTX_REG158_RX_BIST_PASS_RD(src)	((FIELD_RXTX_REG158_RX_BIST_PASS_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG158_RX_BIST_PASS_SHIFT_MASK)
#define FIELD_RXTX_REG158_RX_BIST_PASS_WR(dst)	(FIELD_RXTX_REG158_RX_BIST_PASS_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_RX_BIST_PASS_SHIFT_MASK))
#define FIELD_RXTX_REG158_RX_BIST_PASS_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_RX_BIST_PASS_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_RX_BIST_PASS_SHIFT_MASK) & FIELD_RXTX_REG158_RX_BIST_PASS_MASK))

#define FIELD_RXTX_REG158_RX_BIST_FAIL_LSB		6
#define FIELD_RXTX_REG158_RX_BIST_FAIL_MSB		6
#define FIELD_RXTX_REG158_RX_BIST_FAIL_WIDTH		1
#define FIELD_RXTX_REG158_RX_BIST_FAIL_MASK		0x00000040
#define FIELD_RXTX_REG158_RX_BIST_FAIL_SHIFT_MASK		0x6
#define FIELD_RXTX_REG158_RX_BIST_FAIL_RD(src)	((FIELD_RXTX_REG158_RX_BIST_FAIL_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG158_RX_BIST_FAIL_SHIFT_MASK)
#define FIELD_RXTX_REG158_RX_BIST_FAIL_WR(dst)	(FIELD_RXTX_REG158_RX_BIST_FAIL_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_RX_BIST_FAIL_SHIFT_MASK))
#define FIELD_RXTX_REG158_RX_BIST_FAIL_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_RX_BIST_FAIL_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_RX_BIST_FAIL_SHIFT_MASK) & FIELD_RXTX_REG158_RX_BIST_FAIL_MASK))

#define FIELD_RXTX_REG158_RESERVED_5_LSB		0
#define FIELD_RXTX_REG158_RESERVED_5_MSB		5
#define FIELD_RXTX_REG158_RESERVED_5_WIDTH		6
#define FIELD_RXTX_REG158_RESERVED_5_MASK		0x0000003f
#define FIELD_RXTX_REG158_RESERVED_5_SHIFT_MASK		0x0
#define FIELD_RXTX_REG158_RESERVED_5_RD(src)	((FIELD_RXTX_REG158_RESERVED_5_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG158_RESERVED_5_WR(dst)	(FIELD_RXTX_REG158_RESERVED_5_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG158_RESERVED_5_SHIFT_MASK))
#define FIELD_RXTX_REG158_RESERVED_5_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG158_RESERVED_5_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG158_RESERVED_5_SHIFT_MASK) & FIELD_RXTX_REG158_RESERVED_5_MASK))

#define RESERVE_BITS_CH0_RXTX_REG158 0x0000003f
#define SELF_CLEAR_BITS_CH0_RXTX_REG158 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG158 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG158 0x0000ffff
/****** rxtx_reg158 END *****/

/*****rxtx_reg159 START *****/
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_LSB		9
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_MSB		15
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_WIDTH		7
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_MASK		0x0000fe00
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_SHIFT_MASK		0x9
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_RD(src)	((FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_SHIFT_MASK)
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_WR(dst)	(FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_SHIFT_MASK))
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_SHIFT_MASK) & FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP0_MASK))

#define FIELD_RXTX_REG159_RESERVED_8_LSB		8
#define FIELD_RXTX_REG159_RESERVED_8_MSB		8
#define FIELD_RXTX_REG159_RESERVED_8_WIDTH		1
#define FIELD_RXTX_REG159_RESERVED_8_MASK		0x00000100
#define FIELD_RXTX_REG159_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_RXTX_REG159_RESERVED_8_RD(src)	((FIELD_RXTX_REG159_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG159_RESERVED_8_SHIFT_MASK)
#define FIELD_RXTX_REG159_RESERVED_8_WR(dst)	(FIELD_RXTX_REG159_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG159_RESERVED_8_SHIFT_MASK))
#define FIELD_RXTX_REG159_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG159_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG159_RESERVED_8_SHIFT_MASK) & FIELD_RXTX_REG159_RESERVED_8_MASK))

#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_LSB		1
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_MSB		7
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_WIDTH		7
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_MASK		0x000000fe
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_SHIFT_MASK		0x1
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_RD(src)	((FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_SHIFT_MASK)
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_WR(dst)	(FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_SHIFT_MASK))
#define FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_SHIFT_MASK) & FIELD_RXTX_REG159_DFE_PRESET_VALUE_BCTAP1_MASK))

#define FIELD_RXTX_REG159_RESERVED_0_LSB		0
#define FIELD_RXTX_REG159_RESERVED_0_MSB		0
#define FIELD_RXTX_REG159_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG159_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG159_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG159_RESERVED_0_RD(src)	((FIELD_RXTX_REG159_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG159_RESERVED_0_WR(dst)	(FIELD_RXTX_REG159_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG159_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG159_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG159_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG159_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG159_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG159 0x00000101
#define SELF_CLEAR_BITS_CH0_RXTX_REG159 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG159 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG159 0x00000000
/****** rxtx_reg159 END *****/

/*****rxtx_reg160 START *****/
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_LSB		9
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_MSB		15
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_WIDTH		7
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_MASK		0x0000fe00
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_SHIFT_MASK		0x9
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_RD(src)	((FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_SHIFT_MASK)
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_WR(dst)	(FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_SHIFT_MASK))
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_SHIFT_MASK) & FIELD_RXTX_REG160_DFE_PRESET_VALUE_BLW_MASK))

#define FIELD_RXTX_REG160_RESERVED_8_LSB		8
#define FIELD_RXTX_REG160_RESERVED_8_MSB		8
#define FIELD_RXTX_REG160_RESERVED_8_WIDTH		1
#define FIELD_RXTX_REG160_RESERVED_8_MASK		0x00000100
#define FIELD_RXTX_REG160_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_RXTX_REG160_RESERVED_8_RD(src)	((FIELD_RXTX_REG160_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG160_RESERVED_8_SHIFT_MASK)
#define FIELD_RXTX_REG160_RESERVED_8_WR(dst)	(FIELD_RXTX_REG160_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG160_RESERVED_8_SHIFT_MASK))
#define FIELD_RXTX_REG160_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG160_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG160_RESERVED_8_SHIFT_MASK) & FIELD_RXTX_REG160_RESERVED_8_MASK))

#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_LSB		1
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_MSB		7
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_WIDTH		7
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_MASK		0x000000fe
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_SHIFT_MASK		0x1
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_RD(src)	((FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_MASK & (uint32_t)(src)) >> FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_SHIFT_MASK)
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_WR(dst)	(FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_SHIFT_MASK))
#define FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_SHIFT_MASK) & FIELD_RXTX_REG160_DFE_PRESET_VALUE_PHTAP_MASK))

#define FIELD_RXTX_REG160_RESERVED_0_LSB		0
#define FIELD_RXTX_REG160_RESERVED_0_MSB		0
#define FIELD_RXTX_REG160_RESERVED_0_WIDTH		1
#define FIELD_RXTX_REG160_RESERVED_0_MASK		0x00000001
#define FIELD_RXTX_REG160_RESERVED_0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG160_RESERVED_0_RD(src)	((FIELD_RXTX_REG160_RESERVED_0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG160_RESERVED_0_WR(dst)	(FIELD_RXTX_REG160_RESERVED_0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG160_RESERVED_0_SHIFT_MASK))
#define FIELD_RXTX_REG160_RESERVED_0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG160_RESERVED_0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG160_RESERVED_0_SHIFT_MASK) & FIELD_RXTX_REG160_RESERVED_0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG160 0x00000101
#define SELF_CLEAR_BITS_CH0_RXTX_REG160 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG160 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG160 0x00000000
/****** rxtx_reg160 END *****/

/*****rxtx_reg161 START *****/
#define FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_LSB		0
#define FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_MSB		15
#define FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_WIDTH		16
#define FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_MASK		0x0000ffff
#define FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_SHIFT_MASK		0x0
#define FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_RD(src)	((FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_WR(dst)	(FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_SHIFT_MASK))
#define FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_SHIFT_MASK) & FIELD_RXTX_REG161_EYE_T_ACCUMULATOR1_MASK))

#define RESERVE_BITS_CH0_RXTX_REG161 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG161 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG161 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG161 0x0000ffff
/****** rxtx_reg161 END *****/

/*****rxtx_reg162 START *****/
#define FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_LSB		0
#define FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_MSB		15
#define FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_WIDTH		16
#define FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_MASK		0x0000ffff
#define FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_SHIFT_MASK		0x0
#define FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_RD(src)	((FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_MASK & (uint32_t)(src)))
#define FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_WR(dst)	(FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_MASK & ((uint32_t)(dst) << FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_SHIFT_MASK))
#define FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_SET(dst, src)	(((dst) & ~FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_MASK) | (((uint32_t)(src) << FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_SHIFT_MASK) & FIELD_RXTX_REG162_EYE_T_ACCUMULATOR0_MASK))

#define RESERVE_BITS_CH0_RXTX_REG162 0x00000000
#define SELF_CLEAR_BITS_CH0_RXTX_REG162 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_CH0_RXTX_REG162 0x00000000
#define READ_ONLY_BITS_CH0_RXTX_REG162 0x0000ffff
/****** rxtx_reg162 END *****/

/*
 * SERDES rxtx register channel offset
 */
#define KC_SERDES_RXTX_REG_CH0				0x400
#define KC_SERDES_RXTX_REG_CH1				0x600
#define KC_SERDES_RXTX_REG_CH2				0x800
#define KC_SERDES_RXTX_REG_CH3				0xA00

#define KC_SERDES_RXTX_REG0__ADDR         0x00
#define KC_SERDES_RXTX_REG1__ADDR         0x02
#define KC_SERDES_RXTX_REG2__ADDR         0x04
#define KC_SERDES_RXTX_REG3__ADDR         0x06
#define KC_SERDES_RXTX_REG4__ADDR         0x08
#define KC_SERDES_RXTX_REG5__ADDR         0x0a
#define KC_SERDES_RXTX_REG6__ADDR         0x0c
#define KC_SERDES_RXTX_REG7__ADDR         0x0e
#define KC_SERDES_RXTX_REG8__ADDR         0x10
#define KC_SERDES_RXTX_REG9__ADDR         0x12
#define KC_SERDES_RXTX_REG10__ADDR        0x14
#define KC_SERDES_RXTX_REG11__ADDR        0x16
#define KC_SERDES_RXTX_REG12__ADDR        0x18
#define KC_SERDES_RXTX_REG13__ADDR        0x1a
#define KC_SERDES_RXTX_REG14__ADDR        0x1c
#define KC_SERDES_RXTX_REG15__ADDR        0x1e
#define KC_SERDES_RXTX_REG16__ADDR        0x20
#define KC_SERDES_RXTX_REG17__ADDR        0x22
#define KC_SERDES_RXTX_REG18__ADDR        0x24
#define KC_SERDES_RXTX_REG19__ADDR        0x26
#define KC_SERDES_RXTX_REG20__ADDR        0x28
#define KC_SERDES_RXTX_REG21__ADDR        0x2a
#define KC_SERDES_RXTX_REG22__ADDR        0x2c
#define KC_SERDES_RXTX_REG23__ADDR        0x2e
#define KC_SERDES_RXTX_REG24__ADDR        0x30
#define KC_SERDES_RXTX_REG25__ADDR        0x32
#define KC_SERDES_RXTX_REG26__ADDR        0x34
#define KC_SERDES_RXTX_REG27__ADDR        0x36
#define KC_SERDES_RXTX_REG28__ADDR        0x38
#define KC_SERDES_RXTX_REG29__ADDR        0x3a
#define KC_SERDES_RXTX_REG30__ADDR        0x3c
#define KC_SERDES_RXTX_REG31__ADDR        0x3e
#define KC_SERDES_RXTX_REG32__ADDR        0x40
#define KC_SERDES_RXTX_REG33__ADDR        0x42
#define KC_SERDES_RXTX_REG34__ADDR        0x44
#define KC_SERDES_RXTX_REG35__ADDR        0x46
#define KC_SERDES_RXTX_REG36__ADDR        0x48
#define KC_SERDES_RXTX_REG37__ADDR        0x4a
#define KC_SERDES_RXTX_REG38__ADDR        0x4c
#define KC_SERDES_RXTX_REG39__ADDR        0x4e
#define KC_SERDES_RXTX_REG40__ADDR        0x50
#define KC_SERDES_RXTX_REG41__ADDR        0x52
#define KC_SERDES_RXTX_REG42__ADDR        0x54
#define KC_SERDES_RXTX_REG43__ADDR        0x56
#define KC_SERDES_RXTX_REG44__ADDR        0x58
#define KC_SERDES_RXTX_REG45__ADDR        0x5a
#define KC_SERDES_RXTX_REG46__ADDR        0x5c
#define KC_SERDES_RXTX_REG47__ADDR        0x5e
#define KC_SERDES_RXTX_REG48__ADDR        0x60
#define KC_SERDES_RXTX_REG49__ADDR        0x62
#define KC_SERDES_RXTX_REG50__ADDR        0x64
#define KC_SERDES_RXTX_REG51__ADDR        0x66
#define KC_SERDES_RXTX_REG52__ADDR        0x68
#define KC_SERDES_RXTX_REG53__ADDR        0x6a
#define KC_SERDES_RXTX_REG54__ADDR        0x6c
#define KC_SERDES_RXTX_REG55__ADDR        0x6e
#define KC_SERDES_RXTX_REG56__ADDR        0x70
#define KC_SERDES_RXTX_REG57__ADDR        0x72
#define KC_SERDES_RXTX_REG58__ADDR        0x74
#define KC_SERDES_RXTX_REG59__ADDR        0x76
#define KC_SERDES_RXTX_REG60__ADDR        0x78
#define KC_SERDES_RXTX_REG61__ADDR        0x7a
#define KC_SERDES_RXTX_REG62__ADDR        0x7c
#define KC_SERDES_RXTX_REG63__ADDR        0x7e
#define KC_SERDES_RXTX_REG64__ADDR        0x80
#define KC_SERDES_RXTX_REG65__ADDR        0x82
#define KC_SERDES_RXTX_REG66__ADDR        0x84
#define KC_SERDES_RXTX_REG67__ADDR        0x86
#define KC_SERDES_RXTX_REG68__ADDR        0x88
#define KC_SERDES_RXTX_REG69__ADDR        0x8a
#define KC_SERDES_RXTX_REG70__ADDR        0x8c
#define KC_SERDES_RXTX_REG71__ADDR        0x8e
#define KC_SERDES_RXTX_REG72__ADDR        0x90
#define KC_SERDES_RXTX_REG73__ADDR        0x92
#define KC_SERDES_RXTX_REG74__ADDR        0x94
#define KC_SERDES_RXTX_REG75__ADDR        0x96
#define KC_SERDES_RXTX_REG76__ADDR        0x98
#define KC_SERDES_RXTX_REG77__ADDR        0x9a
#define KC_SERDES_RXTX_REG78__ADDR        0x9c
#define KC_SERDES_RXTX_REG79__ADDR        0x9e
#define KC_SERDES_RXTX_REG80__ADDR        0xa0
#define KC_SERDES_RXTX_REG81__ADDR        0xa2
#define KC_SERDES_RXTX_REG82__ADDR        0xa4
#define KC_SERDES_RXTX_REG83__ADDR        0xa6
#define KC_SERDES_RXTX_REG84__ADDR        0xa8
#define KC_SERDES_RXTX_REG85__ADDR        0xaa
#define KC_SERDES_RXTX_REG86__ADDR        0xac
#define KC_SERDES_RXTX_REG87__ADDR        0xae
#define KC_SERDES_RXTX_REG88__ADDR        0xb0
#define KC_SERDES_RXTX_REG89__ADDR        0xb2
#define KC_SERDES_RXTX_REG90__ADDR        0xb4
#define KC_SERDES_RXTX_REG91__ADDR        0xb6
#define KC_SERDES_RXTX_REG92__ADDR        0xb8
#define KC_SERDES_RXTX_REG93__ADDR        0xba
#define KC_SERDES_RXTX_REG94__ADDR        0xbc
#define KC_SERDES_RXTX_REG95__ADDR        0xbe
#define KC_SERDES_RXTX_REG96__ADDR        0xc0
#define KC_SERDES_RXTX_REG97__ADDR        0xc2
#define KC_SERDES_RXTX_REG98__ADDR        0xc4
#define KC_SERDES_RXTX_REG99__ADDR        0xc6
#define KC_SERDES_RXTX_REG100__ADDR       0xc8
#define KC_SERDES_RXTX_REG101__ADDR       0xca
#define KC_SERDES_RXTX_REG102__ADDR       0xcc
#define KC_SERDES_RXTX_REG103__ADDR       0xce
#define KC_SERDES_RXTX_REG104__ADDR       0xd0
#define KC_SERDES_RXTX_REG105__ADDR       0xd2
#define KC_SERDES_RXTX_REG106__ADDR       0xd4
#define KC_SERDES_RXTX_REG107__ADDR       0xd6
#define KC_SERDES_RXTX_REG108__ADDR       0xd8
#define KC_SERDES_RXTX_REG109__ADDR       0xda
#define KC_SERDES_RXTX_REG110__ADDR       0xdc
#define KC_SERDES_RXTX_REG111__ADDR       0xde
#define KC_SERDES_RXTX_REG112__ADDR       0xe0
#define KC_SERDES_RXTX_REG113__ADDR       0xe2
#define KC_SERDES_RXTX_REG114__ADDR       0xe4
#define KC_SERDES_RXTX_REG115__ADDR       0xe6
#define KC_SERDES_RXTX_REG116__ADDR       0xe8
#define KC_SERDES_RXTX_REG117__ADDR       0xea
#define KC_SERDES_RXTX_REG118__ADDR       0xec
#define KC_SERDES_RXTX_REG119__ADDR       0xee
#define KC_SERDES_RXTX_REG120__ADDR       0xf0
#define KC_SERDES_RXTX_REG121__ADDR       0xf2
#define KC_SERDES_RXTX_REG122__ADDR       0xf4
#define KC_SERDES_RXTX_REG123__ADDR       0xf6
#define KC_SERDES_RXTX_REG124__ADDR       0xf8
#define KC_SERDES_RXTX_REG125__ADDR       0xfa
#define KC_SERDES_RXTX_REG126__ADDR       0xfc
#define KC_SERDES_RXTX_REG127__ADDR       0xfe
#define KC_SERDES_RXTX_REG128__ADDR       0x100
#define KC_SERDES_RXTX_REG129__ADDR       0x102
#define KC_SERDES_RXTX_REG130__ADDR       0x104
#define KC_SERDES_RXTX_REG131__ADDR       0x106
#define KC_SERDES_RXTX_REG132__ADDR       0x108
#define KC_SERDES_RXTX_REG133__ADDR       0x10a
#define KC_SERDES_RXTX_REG134__ADDR       0x10c
#define KC_SERDES_RXTX_REG135__ADDR       0x10e
#define KC_SERDES_RXTX_REG136__ADDR       0x110
#define KC_SERDES_RXTX_REG137__ADDR       0x112
#define KC_SERDES_RXTX_REG138__ADDR       0x114
#define KC_SERDES_RXTX_REG139__ADDR       0x116
#define KC_SERDES_RXTX_REG140__ADDR       0x118
#define KC_SERDES_RXTX_REG141__ADDR       0x11a
#define KC_SERDES_RXTX_REG142__ADDR       0x11c
#define KC_SERDES_RXTX_REG143__ADDR       0x11e
#define KC_SERDES_RXTX_REG144__ADDR       0x120
#define KC_SERDES_RXTX_REG145__ADDR       0x122
#define KC_SERDES_RXTX_REG146__ADDR       0x124
#define KC_SERDES_RXTX_REG147__ADDR       0x126
#define KC_SERDES_RXTX_REG148__ADDR       0x128
#define KC_SERDES_RXTX_REG149__ADDR       0x12a
#define KC_SERDES_RXTX_REG150__ADDR       0x12c
#define KC_SERDES_RXTX_REG151__ADDR       0x12e
#define KC_SERDES_RXTX_REG152__ADDR       0x130
#define KC_SERDES_RXTX_REG153__ADDR       0x132
#define KC_SERDES_RXTX_REG154__ADDR       0x134
#define KC_SERDES_RXTX_REG155__ADDR       0x136
#define KC_SERDES_RXTX_REG156__ADDR       0x138
#define KC_SERDES_RXTX_REG157__ADDR       0x13a
#define KC_SERDES_RXTX_REG158__ADDR       0x13c
#define KC_SERDES_RXTX_REG159__ADDR       0x13e
#define KC_SERDES_RXTX_REG160__ADDR       0x140
#define KC_SERDES_RXTX_REG161__ADDR       0x142
#define KC_SERDES_RXTX_REG162__ADDR       0x144

#define KC_SERDES_RXTX_REG_ADDR(C,R)		(0x400 + 0x200*C + R*0x2)

/*
 * Koolchip PIPE register
 */
/*****pipe_control START *****/
#define FIELD_PIPE_CONTROL_RESERVED_31_LSB		16
#define FIELD_PIPE_CONTROL_RESERVED_31_MSB		31
#define FIELD_PIPE_CONTROL_RESERVED_31_WIDTH		16
#define FIELD_PIPE_CONTROL_RESERVED_31_MASK		0xffff0000
#define FIELD_PIPE_CONTROL_RESERVED_31_SHIFT_MASK		0x10
#define FIELD_PIPE_CONTROL_RESERVED_31_RD(src)	((FIELD_PIPE_CONTROL_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_PIPE_CONTROL_RESERVED_31_SHIFT_MASK)
#define FIELD_PIPE_CONTROL_RESERVED_31_WR(dst)	(FIELD_PIPE_CONTROL_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_PIPE_CONTROL_RESERVED_31_SHIFT_MASK))
#define FIELD_PIPE_CONTROL_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_PIPE_CONTROL_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_PIPE_CONTROL_RESERVED_31_SHIFT_MASK) & FIELD_PIPE_CONTROL_RESERVED_31_MASK))

#define FIELD_PIPE_CONTROL_RESERVED_15_LSB		15
#define FIELD_PIPE_CONTROL_RESERVED_15_MSB		15
#define FIELD_PIPE_CONTROL_RESERVED_15_WIDTH		1
#define FIELD_PIPE_CONTROL_RESERVED_15_MASK		0x00008000
#define FIELD_PIPE_CONTROL_RESERVED_15_SHIFT_MASK		0xf
#define FIELD_PIPE_CONTROL_RESERVED_15_RD(src)	((FIELD_PIPE_CONTROL_RESERVED_15_MASK & (uint32_t)(src)) >> FIELD_PIPE_CONTROL_RESERVED_15_SHIFT_MASK)
#define FIELD_PIPE_CONTROL_RESERVED_15_WR(dst)	(FIELD_PIPE_CONTROL_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_PIPE_CONTROL_RESERVED_15_SHIFT_MASK))
#define FIELD_PIPE_CONTROL_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_PIPE_CONTROL_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_PIPE_CONTROL_RESERVED_15_SHIFT_MASK) & FIELD_PIPE_CONTROL_RESERVED_15_MASK))

#define FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_LSB		14
#define FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_MSB		14
#define FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_WIDTH		1
#define FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_MASK		0x00004000
#define FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_SHIFT_MASK		0xe
#define FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_RD(src)	((FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_MASK & (uint32_t)(src)) >> FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_SHIFT_MASK)
#define FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_WR(dst)	(FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_MASK & ((uint32_t)(dst) << FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_SHIFT_MASK))
#define FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_SET(dst, src)	(((dst) & ~FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_MASK) | (((uint32_t)(src) << FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_SHIFT_MASK) & FIELD_PIPE_CONTROL_PIPE_LOOPBACK_FORCE_MASK))

#define FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_LSB		13
#define FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_MSB		13
#define FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_WIDTH		1
#define FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_MASK		0x00002000
#define FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_SHIFT_MASK		0xd
#define FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_RD(src)	((FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_MASK & (uint32_t)(src)) >> FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_SHIFT_MASK)
#define FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_WR(dst)	(FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_MASK & ((uint32_t)(dst) << FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_SHIFT_MASK))
#define FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_SET(dst, src)	(((dst) & ~FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_MASK) | (((uint32_t)(src) << FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_SHIFT_MASK) & FIELD_PIPE_CONTROL_RX_FIR_FDBK_SWP_MASK))

#define FIELD_PIPE_CONTROL_DEBUG_LSB		Mux
#define FIELD_PIPE_CONTROL_DEBUG_MSB		Mux
#define FIELD_PIPE_CONTROL_DEBUG_WIDTH		1
#define FIELD_PIPE_CONTROL_DEBUG_MASK		0x00000001
#define FIELD_PIPE_CONTROL_DEBUG_SHIFT_MASK		0x0
#define FIELD_PIPE_CONTROL_DEBUG_RD(src)	((FIELD_PIPE_CONTROL_DEBUG_MASK & (uint32_t)(src)))
#define FIELD_PIPE_CONTROL_DEBUG_WR(dst)	(FIELD_PIPE_CONTROL_DEBUG_MASK & ((uint32_t)(dst) << FIELD_PIPE_CONTROL_DEBUG_SHIFT_MASK))
#define FIELD_PIPE_CONTROL_DEBUG_SET(dst, src)	(((dst) & ~FIELD_PIPE_CONTROL_DEBUG_MASK) | (((uint32_t)(src) << FIELD_PIPE_CONTROL_DEBUG_SHIFT_MASK) & FIELD_PIPE_CONTROL_DEBUG_MASK))

#define FIELD_PIPE_CONTROL_WMSELECT_LSB		1
#define FIELD_PIPE_CONTROL_WMSELECT_MSB		4
#define FIELD_PIPE_CONTROL_WMSELECT_WIDTH		4
#define FIELD_PIPE_CONTROL_WMSELECT_MASK		0x0000001e
#define FIELD_PIPE_CONTROL_WMSELECT_SHIFT_MASK		0x1
#define FIELD_PIPE_CONTROL_WMSELECT_RD(src)	((FIELD_PIPE_CONTROL_WMSELECT_MASK & (uint32_t)(src)) >> FIELD_PIPE_CONTROL_WMSELECT_SHIFT_MASK)
#define FIELD_PIPE_CONTROL_WMSELECT_WR(dst)	(FIELD_PIPE_CONTROL_WMSELECT_MASK & ((uint32_t)(dst) << FIELD_PIPE_CONTROL_WMSELECT_SHIFT_MASK))
#define FIELD_PIPE_CONTROL_WMSELECT_SET(dst, src)	(((dst) & ~FIELD_PIPE_CONTROL_WMSELECT_MASK) | (((uint32_t)(src) << FIELD_PIPE_CONTROL_WMSELECT_SHIFT_MASK) & FIELD_PIPE_CONTROL_WMSELECT_MASK))

#define FIELD_PIPE_CONTROL_WMLO_SEL_LSB		0
#define FIELD_PIPE_CONTROL_WMLO_SEL_MSB		0
#define FIELD_PIPE_CONTROL_WMLO_SEL_WIDTH		1
#define FIELD_PIPE_CONTROL_WMLO_SEL_MASK		0x00000001
#define FIELD_PIPE_CONTROL_WMLO_SEL_SHIFT_MASK		0x0
#define FIELD_PIPE_CONTROL_WMLO_SEL_RD(src)	((FIELD_PIPE_CONTROL_WMLO_SEL_MASK & (uint32_t)(src)))
#define FIELD_PIPE_CONTROL_WMLO_SEL_WR(dst)	(FIELD_PIPE_CONTROL_WMLO_SEL_MASK & ((uint32_t)(dst) << FIELD_PIPE_CONTROL_WMLO_SEL_SHIFT_MASK))
#define FIELD_PIPE_CONTROL_WMLO_SEL_SET(dst, src)	(((dst) & ~FIELD_PIPE_CONTROL_WMLO_SEL_MASK) | (((uint32_t)(src) << FIELD_PIPE_CONTROL_WMLO_SEL_SHIFT_MASK) & FIELD_PIPE_CONTROL_WMLO_SEL_MASK))

#define RESERVE_BITS_PIPE_CONTROL 0xffff8000
#define SELF_CLEAR_BITS_PIPE_CONTROL 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_PIPE_CONTROL 0x00000000
#define READ_ONLY_BITS_PIPE_CONTROL 0x00000000
/****** pipe_control END *****/

/*****pipe_common_status START *****/
#define FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_LSB		31
#define FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_MSB		31
#define FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_WIDTH		1
#define FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_MASK		0x80000000
#define FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_SHIFT_MASK		0x1f
#define FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_RD(src)	((FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_WR(dst)	(FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_RX_FIR_FDBK_SWP_MASK))

#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_LSB		30
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_MSB		30
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_WIDTH		1
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_MASK		0x40000000
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_SHIFT_MASK		0x1e
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_RD(src)	((FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_WR(dst)	(FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G12_MASK))

#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_LSB		29
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_MSB		29
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_WIDTH		1
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_MASK		0x20000000
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_SHIFT_MASK		0x1d
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_RD(src)	((FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_WR(dst)	(FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G12_MASK))

#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_LSB		28
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_MSB		28
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_WIDTH		1
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_MASK		0x10000000
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_SHIFT_MASK		0x1c
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_RD(src)	((FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_WR(dst)	(FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_GATE_RX_P1_PD_G3_MASK))

#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_LSB		27
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_MSB		27
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_WIDTH		1
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_MASK		0x08000000
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_SHIFT_MASK		0x1b
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_RD(src)	((FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_WR(dst)	(FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_GATE_RX_P2_PD_G3_MASK))

#define FIELD_PIPE_COMMON_STATUS_RESERVED_26_LSB		9
#define FIELD_PIPE_COMMON_STATUS_RESERVED_26_MSB		26
#define FIELD_PIPE_COMMON_STATUS_RESERVED_26_WIDTH		18
#define FIELD_PIPE_COMMON_STATUS_RESERVED_26_MASK		0x07fffe00
#define FIELD_PIPE_COMMON_STATUS_RESERVED_26_SHIFT_MASK		0x9
#define FIELD_PIPE_COMMON_STATUS_RESERVED_26_RD(src)	((FIELD_PIPE_COMMON_STATUS_RESERVED_26_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_RESERVED_26_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_RESERVED_26_WR(dst)	(FIELD_PIPE_COMMON_STATUS_RESERVED_26_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_RESERVED_26_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_RESERVED_26_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_RESERVED_26_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_RESERVED_26_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_RESERVED_26_MASK))

#define FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_LSB		8
#define FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_MSB		8
#define FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_WIDTH		1
#define FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_MASK		0x00000100
#define FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_SHIFT_MASK		0x8
#define FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_RD(src)	((FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_WR(dst)	(FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_PHY_CONFIG_DONE_MASK))

#define FIELD_PIPE_COMMON_STATUS_RESERVED_7_LSB		5
#define FIELD_PIPE_COMMON_STATUS_RESERVED_7_MSB		7
#define FIELD_PIPE_COMMON_STATUS_RESERVED_7_WIDTH		3
#define FIELD_PIPE_COMMON_STATUS_RESERVED_7_MASK		0x000000e0
#define FIELD_PIPE_COMMON_STATUS_RESERVED_7_SHIFT_MASK		0x5
#define FIELD_PIPE_COMMON_STATUS_RESERVED_7_RD(src)	((FIELD_PIPE_COMMON_STATUS_RESERVED_7_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_RESERVED_7_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_RESERVED_7_WR(dst)	(FIELD_PIPE_COMMON_STATUS_RESERVED_7_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_RESERVED_7_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_RESERVED_7_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_RESERVED_7_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_RESERVED_7_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_RESERVED_7_MASK))

#define FIELD_PIPE_COMMON_STATUS_RATE_O_LSB		4
#define FIELD_PIPE_COMMON_STATUS_RATE_O_MSB		4
#define FIELD_PIPE_COMMON_STATUS_RATE_O_WIDTH		1
#define FIELD_PIPE_COMMON_STATUS_RATE_O_MASK		0x00000010
#define FIELD_PIPE_COMMON_STATUS_RATE_O_SHIFT_MASK		0x4
#define FIELD_PIPE_COMMON_STATUS_RATE_O_RD(src)	((FIELD_PIPE_COMMON_STATUS_RATE_O_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_RATE_O_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_RATE_O_WR(dst)	(FIELD_PIPE_COMMON_STATUS_RATE_O_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_RATE_O_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_RATE_O_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_RATE_O_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_RATE_O_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_RATE_O_MASK))

#define FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_LSB		2
#define FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_MSB		3
#define FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_WIDTH		2
#define FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_MASK		0x0000000c
#define FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_SHIFT_MASK		0x2
#define FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_RD(src)	((FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_WR(dst)	(FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_PD_SYS_CURR_MASK))

#define FIELD_PIPE_COMMON_STATUS_PD_P2_T_LSB		1
#define FIELD_PIPE_COMMON_STATUS_PD_P2_T_MSB		1
#define FIELD_PIPE_COMMON_STATUS_PD_P2_T_WIDTH		1
#define FIELD_PIPE_COMMON_STATUS_PD_P2_T_MASK		0x00000002
#define FIELD_PIPE_COMMON_STATUS_PD_P2_T_SHIFT_MASK		0x1
#define FIELD_PIPE_COMMON_STATUS_PD_P2_T_RD(src)	((FIELD_PIPE_COMMON_STATUS_PD_P2_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_COMMON_STATUS_PD_P2_T_SHIFT_MASK)
#define FIELD_PIPE_COMMON_STATUS_PD_P2_T_WR(dst)	(FIELD_PIPE_COMMON_STATUS_PD_P2_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_PD_P2_T_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_PD_P2_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_PD_P2_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_PD_P2_T_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_PD_P2_T_MASK))

#define FIELD_PIPE_COMMON_STATUS_PD_P2_R_LSB		0
#define FIELD_PIPE_COMMON_STATUS_PD_P2_R_MSB		0
#define FIELD_PIPE_COMMON_STATUS_PD_P2_R_WIDTH		1
#define FIELD_PIPE_COMMON_STATUS_PD_P2_R_MASK		0x00000001
#define FIELD_PIPE_COMMON_STATUS_PD_P2_R_SHIFT_MASK		0x0
#define FIELD_PIPE_COMMON_STATUS_PD_P2_R_RD(src)	((FIELD_PIPE_COMMON_STATUS_PD_P2_R_MASK & (uint32_t)(src)))
#define FIELD_PIPE_COMMON_STATUS_PD_P2_R_WR(dst)	(FIELD_PIPE_COMMON_STATUS_PD_P2_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_COMMON_STATUS_PD_P2_R_SHIFT_MASK))
#define FIELD_PIPE_COMMON_STATUS_PD_P2_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_COMMON_STATUS_PD_P2_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_COMMON_STATUS_PD_P2_R_SHIFT_MASK) & FIELD_PIPE_COMMON_STATUS_PD_P2_R_MASK))

#define RESERVE_BITS_PIPE_COMMON_STATUS 0x07fffee0
#define SELF_CLEAR_BITS_PIPE_COMMON_STATUS 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_PIPE_COMMON_STATUS 0x00000000
#define READ_ONLY_BITS_PIPE_COMMON_STATUS 0xffffffff
/****** pipe_common_status END *****/

/*****rx_los_vref_common START *****/
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_31_LSB		30
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_31_MSB		31
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_31_WIDTH		2
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_31_MASK		0xc0000000
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_31_SHIFT_MASK		0x1e
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_31_RD(src)	((FIELD_RX_LOS_VREF_COMMON_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_RX_LOS_VREF_COMMON_RESERVED_31_SHIFT_MASK)
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_31_WR(dst)	(FIELD_RX_LOS_VREF_COMMON_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_RX_LOS_VREF_COMMON_RESERVED_31_SHIFT_MASK))
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_RX_LOS_VREF_COMMON_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_RX_LOS_VREF_COMMON_RESERVED_31_SHIFT_MASK) & FIELD_RX_LOS_VREF_COMMON_RESERVED_31_MASK))

#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_LSB		29
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_MSB		29
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_WIDTH		1
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_MASK		0x20000000
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_SHIFT_MASK		0x1d
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_RD(src)	((FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_MASK & (uint32_t)(src)) >> FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_SHIFT_MASK)
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_WR(dst)	(FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_MASK & ((uint32_t)(dst) << FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_SHIFT_MASK))
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_SET(dst, src)	(((dst) & ~FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_MASK) | (((uint32_t)(src) << FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_SHIFT_MASK) & FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G3_DSBL_REG_MASK))

#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_LSB		28
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_MSB		28
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_WIDTH		1
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_MASK		0x10000000
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_SHIFT_MASK		0x1c
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_RD(src)	((FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_MASK & (uint32_t)(src)) >> FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_SHIFT_MASK)
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_WR(dst)	(FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_MASK & ((uint32_t)(dst) << FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_SHIFT_MASK))
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_SET(dst, src)	(((dst) & ~FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_MASK) | (((uint32_t)(src) << FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_SHIFT_MASK) & FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G3_DSBL_REG_MASK))

#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_LSB		27
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_MSB		27
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_WIDTH		1
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_MASK		0x08000000
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_SHIFT_MASK		0x1b
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_RD(src)	((FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_MASK & (uint32_t)(src)) >> FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_SHIFT_MASK)
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_WR(dst)	(FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_MASK & ((uint32_t)(dst) << FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_SHIFT_MASK))
#define FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_SET(dst, src)	(((dst) & ~FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_MASK) | (((uint32_t)(src) << FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_SHIFT_MASK) & FIELD_RX_LOS_VREF_COMMON_RX_P2_PD_G12_DSBL_REG_MASK))

#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_LSB		26
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_MSB		26
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_WIDTH		1
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_MASK		0x04000000
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_SHIFT_MASK		0x1a
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_RD(src)	((FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_MASK & (uint32_t)(src)) >> FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_SHIFT_MASK)
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_WR(dst)	(FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_MASK & ((uint32_t)(dst) << FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_SHIFT_MASK))
#define FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_SET(dst, src)	(((dst) & ~FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_MASK) | (((uint32_t)(src) << FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_SHIFT_MASK) & FIELD_RX_LOS_VREF_COMMON_RX_P1_PD_G12_DSBL_REG_MASK))

#define FIELD_RX_LOS_VREF_COMMON_RESERVED_25_LSB		0
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_25_MSB		25
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_25_WIDTH		26
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_25_MASK		0x03ffffff
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_25_SHIFT_MASK		0x0
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_25_RD(src)	((FIELD_RX_LOS_VREF_COMMON_RESERVED_25_MASK & (uint32_t)(src)))
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_25_WR(dst)	(FIELD_RX_LOS_VREF_COMMON_RESERVED_25_MASK & ((uint32_t)(dst) << FIELD_RX_LOS_VREF_COMMON_RESERVED_25_SHIFT_MASK))
#define FIELD_RX_LOS_VREF_COMMON_RESERVED_25_SET(dst, src)	(((dst) & ~FIELD_RX_LOS_VREF_COMMON_RESERVED_25_MASK) | (((uint32_t)(src) << FIELD_RX_LOS_VREF_COMMON_RESERVED_25_SHIFT_MASK) & FIELD_RX_LOS_VREF_COMMON_RESERVED_25_MASK))

#define RESERVE_BITS_RX_LOS_VREF_COMMON 0xc3ffffff
#define SELF_CLEAR_BITS_RX_LOS_VREF_COMMON 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_RX_LOS_VREF_COMMON 0x00000000
#define READ_ONLY_BITS_RX_LOS_VREF_COMMON 0x00000000
/****** rx_los_vref_common END *****/

/*****skip_parameter START *****/
#define FIELD_SKIP_PARAMETER_RESERVED_31_LSB		25
#define FIELD_SKIP_PARAMETER_RESERVED_31_MSB		31
#define FIELD_SKIP_PARAMETER_RESERVED_31_WIDTH		7
#define FIELD_SKIP_PARAMETER_RESERVED_31_MASK		0xfe000000
#define FIELD_SKIP_PARAMETER_RESERVED_31_SHIFT_MASK		0x19
#define FIELD_SKIP_PARAMETER_RESERVED_31_RD(src)	((FIELD_SKIP_PARAMETER_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SKIP_PARAMETER_RESERVED_31_SHIFT_MASK)
#define FIELD_SKIP_PARAMETER_RESERVED_31_WR(dst)	(FIELD_SKIP_PARAMETER_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SKIP_PARAMETER_RESERVED_31_SHIFT_MASK))
#define FIELD_SKIP_PARAMETER_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SKIP_PARAMETER_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SKIP_PARAMETER_RESERVED_31_SHIFT_MASK) & FIELD_SKIP_PARAMETER_RESERVED_31_MASK))

#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_LSB		22
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_MSB		24
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_WIDTH		3
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_MASK		0x01c00000
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_SHIFT_MASK		0x16
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_RD(src)	((FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_MASK & (uint32_t)(src)) >> FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_SHIFT_MASK)
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_WR(dst)	(FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_MASK & ((uint32_t)(dst) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_SHIFT_MASK))
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_SET(dst, src)	(((dst) & ~FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_MASK) | (((uint32_t)(src) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_SHIFT_MASK) & FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G3_MASK))

#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_LSB		19
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_MSB		21
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_WIDTH		3
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_MASK		0x00380000
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_SHIFT_MASK		0x13
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_RD(src)	((FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_MASK & (uint32_t)(src)) >> FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_SHIFT_MASK)
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_WR(dst)	(FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_MASK & ((uint32_t)(dst) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_SHIFT_MASK))
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_SET(dst, src)	(((dst) & ~FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_MASK) | (((uint32_t)(src) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_SHIFT_MASK) & FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G2_MASK))

#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_LSB		16
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_MSB		18
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_WIDTH		3
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_MASK		0x00070000
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_SHIFT_MASK		0x10
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_RD(src)	((FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_MASK & (uint32_t)(src)) >> FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_SHIFT_MASK)
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_WR(dst)	(FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_MASK & ((uint32_t)(dst) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_SHIFT_MASK))
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_SET(dst, src)	(((dst) & ~FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_MASK) | (((uint32_t)(src) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_SHIFT_MASK) & FIELD_SKIP_PARAMETER_TX_IDLE_CNT_G1_MASK))

#define FIELD_SKIP_PARAMETER_RESERVED_15_LSB		9
#define FIELD_SKIP_PARAMETER_RESERVED_15_MSB		15
#define FIELD_SKIP_PARAMETER_RESERVED_15_WIDTH		7
#define FIELD_SKIP_PARAMETER_RESERVED_15_MASK		0x0000fe00
#define FIELD_SKIP_PARAMETER_RESERVED_15_SHIFT_MASK		0x9
#define FIELD_SKIP_PARAMETER_RESERVED_15_RD(src)	((FIELD_SKIP_PARAMETER_RESERVED_15_MASK & (uint32_t)(src)) >> FIELD_SKIP_PARAMETER_RESERVED_15_SHIFT_MASK)
#define FIELD_SKIP_PARAMETER_RESERVED_15_WR(dst)	(FIELD_SKIP_PARAMETER_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_SKIP_PARAMETER_RESERVED_15_SHIFT_MASK))
#define FIELD_SKIP_PARAMETER_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_SKIP_PARAMETER_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_SKIP_PARAMETER_RESERVED_15_SHIFT_MASK) & FIELD_SKIP_PARAMETER_RESERVED_15_MASK))

#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_LSB		6
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_MSB		8
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_WIDTH		3
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_MASK		0x000001c0
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_SHIFT_MASK		0x6
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_RD(src)	((FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_MASK & (uint32_t)(src)) >> FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_SHIFT_MASK)
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_WR(dst)	(FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_MASK & ((uint32_t)(dst) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_SHIFT_MASK))
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_SET(dst, src)	(((dst) & ~FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_MASK) | (((uint32_t)(src) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_SHIFT_MASK) & FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G3_MASK))

#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_LSB		3
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_MSB		5
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_WIDTH		3
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_MASK		0x00000038
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_SHIFT_MASK		0x3
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_RD(src)	((FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_MASK & (uint32_t)(src)) >> FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_SHIFT_MASK)
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_WR(dst)	(FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_MASK & ((uint32_t)(dst) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_SHIFT_MASK))
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_SET(dst, src)	(((dst) & ~FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_MASK) | (((uint32_t)(src) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_SHIFT_MASK) & FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G2_MASK))

#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_LSB		0
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_MSB		2
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_WIDTH		3
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_MASK		0x00000007
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_SHIFT_MASK		0x0
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_RD(src)	((FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_MASK & (uint32_t)(src)))
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_WR(dst)	(FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_MASK & ((uint32_t)(dst) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_SHIFT_MASK))
#define FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_SET(dst, src)	(((dst) & ~FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_MASK) | (((uint32_t)(src) << FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_SHIFT_MASK) & FIELD_SKIP_PARAMETER_TX_IDLE_CNT_FIFO_G1_MASK))

#define RESERVE_BITS_SKIP_PARAMETER 0xfe00fe00
#define SELF_CLEAR_BITS_SKIP_PARAMETER 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SKIP_PARAMETER 0x00000000
#define READ_ONLY_BITS_SKIP_PARAMETER 0x00000000
/****** skip_parameter END *****/

/*****receiver_detect_control START *****/
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_LSB		31
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_MSB		31
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_WIDTH		1
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_MASK		0x80000000
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_SHIFT_MASK		0x1f
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_RD(src)	((FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_MASK & (uint32_t)(src)) >> FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_SHIFT_MASK)
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_WR(dst)	(FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_MASK & ((uint32_t)(dst) << FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_SHIFT_MASK))
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_SET(dst, src)	(((dst) & ~FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_MASK) | (((uint32_t)(src) << FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_SHIFT_MASK) & FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_FORCE_MASK))

#define FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_LSB		8
#define FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_MSB		30
#define FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_WIDTH		23
#define FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_MASK		0x7fffff00
#define FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_SHIFT_MASK		0x8
#define FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_RD(src)	((FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_MASK & (uint32_t)(src)) >> FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_SHIFT_MASK)
#define FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_WR(dst)	(FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_MASK & ((uint32_t)(dst) << FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_SHIFT_MASK))
#define FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_SET(dst, src)	(((dst) & ~FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_MASK) | (((uint32_t)(src) << FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_SHIFT_MASK) & FIELD_RECEIVER_DETECT_CONTROL_RESERVED_30_MASK))

#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_LSB		0
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_MSB		7
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_WIDTH		8
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_MASK		0x000000ff
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_SHIFT_MASK		0x0
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_RD(src)	((FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_MASK & (uint32_t)(src)))
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_WR(dst)	(FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_MASK & ((uint32_t)(dst) << FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_SHIFT_MASK))
#define FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_SET(dst, src)	(((dst) & ~FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_MASK) | (((uint32_t)(src) << FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_SHIFT_MASK) & FIELD_RECEIVER_DETECT_CONTROL_RCV_DET_STATUS_OVERRIDE_MASK))

#define RESERVE_BITS_RECEIVER_DETECT_CONTROL 0x7fffff00
#define SELF_CLEAR_BITS_RECEIVER_DETECT_CONTROL 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_RECEIVER_DETECT_CONTROL 0x00000000
#define READ_ONLY_BITS_RECEIVER_DETECT_CONTROL 0x00000000
/****** receiver_detect_control END *****/

/*****receiver_detect_status START *****/
#define FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_LSB		16
#define FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_MSB		31
#define FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_WIDTH		16
#define FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_MASK		0xffff0000
#define FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_SHIFT_MASK		0x10
#define FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_RD(src)	((FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_SHIFT_MASK)
#define FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_WR(dst)	(FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_SHIFT_MASK))
#define FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_SHIFT_MASK) & FIELD_RECEIVER_DETECT_STATUS_RESERVED_31_MASK))

#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_LSB		8
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_MSB		15
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_WIDTH		8
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_MASK		0x0000ff00
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_SHIFT_MASK		0x8
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_RD(src)	((FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_MASK & (uint32_t)(src)) >> FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_SHIFT_MASK)
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_WR(dst)	(FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_MASK & ((uint32_t)(dst) << FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_SHIFT_MASK))
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_SET(dst, src)	(((dst) & ~FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_MASK) | (((uint32_t)(src) << FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_SHIFT_MASK) & FIELD_RECEIVER_DETECT_STATUS_RCV_DET_DONE_MASK))

#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_LSB		0
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_MSB		7
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_WIDTH		8
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_MASK		0x000000ff
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_SHIFT_MASK		0x0
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_RD(src)	((FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_MASK & (uint32_t)(src)))
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_WR(dst)	(FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_MASK & ((uint32_t)(dst) << FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_SHIFT_MASK))
#define FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_SET(dst, src)	(((dst) & ~FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_MASK) | (((uint32_t)(src) << FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_SHIFT_MASK) & FIELD_RECEIVER_DETECT_STATUS_RCV_DET_STATUS_MASK))

#define RESERVE_BITS_RECEIVER_DETECT_STATUS 0xffff0000
#define SELF_CLEAR_BITS_RECEIVER_DETECT_STATUS 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_RECEIVER_DETECT_STATUS 0x00000000
#define READ_ONLY_BITS_RECEIVER_DETECT_STATUS 0xffffffff
/****** receiver_detect_status END *****/

/*****pipe_status_lane0 START *****/
#define FIELD_PIPE_STATUS_LANE0_RESERVED_31_LSB		30
#define FIELD_PIPE_STATUS_LANE0_RESERVED_31_MSB		31
#define FIELD_PIPE_STATUS_LANE0_RESERVED_31_WIDTH		2
#define FIELD_PIPE_STATUS_LANE0_RESERVED_31_MASK		0xc0000000
#define FIELD_PIPE_STATUS_LANE0_RESERVED_31_SHIFT_MASK		0x1e
#define FIELD_PIPE_STATUS_LANE0_RESERVED_31_RD(src)	((FIELD_PIPE_STATUS_LANE0_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_RESERVED_31_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_RESERVED_31_WR(dst)	(FIELD_PIPE_STATUS_LANE0_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_RESERVED_31_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_RESERVED_31_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_RESERVED_31_MASK))

#define FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_LSB		14
#define FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_MSB		29
#define FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_WIDTH		16
#define FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_MASK		0x3fffc000
#define FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_SHIFT_MASK		0xe
#define FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_RD(src)	((FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_WR(dst)	(FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_DEBUG_BUS_LANE0_MASK))

#define FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_LSB		13
#define FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_MSB		13
#define FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_MASK		0x00002000
#define FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_SHIFT_MASK		0xd
#define FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_RD(src)	((FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_RECEIVE_EN_MASK))

#define FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_LSB		12
#define FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_MSB		12
#define FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_MASK		0x00001000
#define FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_SHIFT_MASK		0xc
#define FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_RD(src)	((FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_TRANSMIT_EN_MASK))

#define FIELD_PIPE_STATUS_LANE0_TX_RDY_LSB		11
#define FIELD_PIPE_STATUS_LANE0_TX_RDY_MSB		11
#define FIELD_PIPE_STATUS_LANE0_TX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_TX_RDY_MASK		0x00000800
#define FIELD_PIPE_STATUS_LANE0_TX_RDY_SHIFT_MASK		0xb
#define FIELD_PIPE_STATUS_LANE0_TX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE0_TX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_TX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_TX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE0_TX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_TX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_TX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_TX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_TX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_TX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE0_RX_RDY_LSB		10
#define FIELD_PIPE_STATUS_LANE0_RX_RDY_MSB		10
#define FIELD_PIPE_STATUS_LANE0_RX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_RX_RDY_MASK		0x00000400
#define FIELD_PIPE_STATUS_LANE0_RX_RDY_SHIFT_MASK		0xa
#define FIELD_PIPE_STATUS_LANE0_RX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE0_RX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_RX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_RX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE0_RX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_RX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_RX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_RX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_RX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_RX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE0_RESERVED_9_LSB		9
#define FIELD_PIPE_STATUS_LANE0_RESERVED_9_MSB		9
#define FIELD_PIPE_STATUS_LANE0_RESERVED_9_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_RESERVED_9_MASK		0x00000200
#define FIELD_PIPE_STATUS_LANE0_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_PIPE_STATUS_LANE0_RESERVED_9_RD(src)	((FIELD_PIPE_STATUS_LANE0_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_RESERVED_9_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_RESERVED_9_WR(dst)	(FIELD_PIPE_STATUS_LANE0_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_RESERVED_9_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_RESERVED_9_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_RESERVED_9_MASK))

#define FIELD_PIPE_STATUS_LANE0_RX_EN_LSB		8
#define FIELD_PIPE_STATUS_LANE0_RX_EN_MSB		8
#define FIELD_PIPE_STATUS_LANE0_RX_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_RX_EN_MASK		0x00000100
#define FIELD_PIPE_STATUS_LANE0_RX_EN_SHIFT_MASK		0x8
#define FIELD_PIPE_STATUS_LANE0_RX_EN_RD(src)	((FIELD_PIPE_STATUS_LANE0_RX_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_RX_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_RX_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE0_RX_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_RX_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_RX_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_RX_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_RX_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_RX_EN_MASK))

#define FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_LSB		7
#define FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_MSB		7
#define FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_MASK		0x00000080
#define FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_SHIFT_MASK		0x7
#define FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_RD(src)	((FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_EN_SYNC_DET_MASK))

#define FIELD_PIPE_STATUS_LANE0_LOS_DET_LSB		6
#define FIELD_PIPE_STATUS_LANE0_LOS_DET_MSB		6
#define FIELD_PIPE_STATUS_LANE0_LOS_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_LOS_DET_MASK		0x00000040
#define FIELD_PIPE_STATUS_LANE0_LOS_DET_SHIFT_MASK		0x6
#define FIELD_PIPE_STATUS_LANE0_LOS_DET_RD(src)	((FIELD_PIPE_STATUS_LANE0_LOS_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_LOS_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_LOS_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE0_LOS_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_LOS_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_LOS_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_LOS_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_LOS_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_LOS_DET_MASK))

#define FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_LSB		5
#define FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_MSB		5
#define FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_MASK		0x00000020
#define FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_SHIFT_MASK		0x5
#define FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_RX_EFIFO_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_LSB		4
#define FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_MSB		4
#define FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_MASK		0x00000010
#define FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_SHIFT_MASK		0x4
#define FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_SYNC_SM_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE0_PD_P0S_T_LSB		3
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_T_MSB		3
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_T_MASK		0x00000008
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_T_SHIFT_MASK		0x3
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_T_RD(src)	((FIELD_PIPE_STATUS_LANE0_PD_P0S_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_PD_P0S_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_T_WR(dst)	(FIELD_PIPE_STATUS_LANE0_PD_P0S_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_PD_P0S_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_PD_P0S_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_PD_P0S_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_PD_P0S_T_MASK))

#define FIELD_PIPE_STATUS_LANE0_PD_P0S_R_LSB		2
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_R_MSB		2
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_R_MASK		0x00000004
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_R_SHIFT_MASK		0x2
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_R_RD(src)	((FIELD_PIPE_STATUS_LANE0_PD_P0S_R_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_PD_P0S_R_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_R_WR(dst)	(FIELD_PIPE_STATUS_LANE0_PD_P0S_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_PD_P0S_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_PD_P0S_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_PD_P0S_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_PD_P0S_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_PD_P0S_R_MASK))

#define FIELD_PIPE_STATUS_LANE0_PD_P1_T_LSB		1
#define FIELD_PIPE_STATUS_LANE0_PD_P1_T_MSB		1
#define FIELD_PIPE_STATUS_LANE0_PD_P1_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_PD_P1_T_MASK		0x00000002
#define FIELD_PIPE_STATUS_LANE0_PD_P1_T_SHIFT_MASK		0x1
#define FIELD_PIPE_STATUS_LANE0_PD_P1_T_RD(src)	((FIELD_PIPE_STATUS_LANE0_PD_P1_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE0_PD_P1_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE0_PD_P1_T_WR(dst)	(FIELD_PIPE_STATUS_LANE0_PD_P1_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_PD_P1_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_PD_P1_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_PD_P1_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_PD_P1_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_PD_P1_T_MASK))

#define FIELD_PIPE_STATUS_LANE0_PD_P1_R_LSB		0
#define FIELD_PIPE_STATUS_LANE0_PD_P1_R_MSB		0
#define FIELD_PIPE_STATUS_LANE0_PD_P1_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE0_PD_P1_R_MASK		0x00000001
#define FIELD_PIPE_STATUS_LANE0_PD_P1_R_SHIFT_MASK		0x0
#define FIELD_PIPE_STATUS_LANE0_PD_P1_R_RD(src)	((FIELD_PIPE_STATUS_LANE0_PD_P1_R_MASK & (uint32_t)(src)))
#define FIELD_PIPE_STATUS_LANE0_PD_P1_R_WR(dst)	(FIELD_PIPE_STATUS_LANE0_PD_P1_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE0_PD_P1_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE0_PD_P1_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE0_PD_P1_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE0_PD_P1_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE0_PD_P1_R_MASK))

#define RESERVE_BITS_PIPE_STATUS_LANE0 0xc0000200
#define SELF_CLEAR_BITS_PIPE_STATUS_LANE0 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_PIPE_STATUS_LANE0 0x00000000
#define READ_ONLY_BITS_PIPE_STATUS_LANE0 0xffffffff
/****** pipe_status_lane0 END *****/

/*****pipe_status_lane1 START *****/
#define FIELD_PIPE_STATUS_LANE1_RESERVED_31_LSB		30
#define FIELD_PIPE_STATUS_LANE1_RESERVED_31_MSB		31
#define FIELD_PIPE_STATUS_LANE1_RESERVED_31_WIDTH		2
#define FIELD_PIPE_STATUS_LANE1_RESERVED_31_MASK		0xc0000000
#define FIELD_PIPE_STATUS_LANE1_RESERVED_31_SHIFT_MASK		0x1e
#define FIELD_PIPE_STATUS_LANE1_RESERVED_31_RD(src)	((FIELD_PIPE_STATUS_LANE1_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_RESERVED_31_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_RESERVED_31_WR(dst)	(FIELD_PIPE_STATUS_LANE1_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_RESERVED_31_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_RESERVED_31_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_RESERVED_31_MASK))

#define FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_LSB		14
#define FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_MSB		29
#define FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_WIDTH		16
#define FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_MASK		0x3fffc000
#define FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_SHIFT_MASK		0xe
#define FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_RD(src)	((FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_WR(dst)	(FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_DEBUG_BUS_LANE1_MASK))

#define FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_LSB		13
#define FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_MSB		13
#define FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_MASK		0x00002000
#define FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_SHIFT_MASK		0xd
#define FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_RD(src)	((FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_RECEIVE_EN_MASK))

#define FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_LSB		12
#define FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_MSB		12
#define FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_MASK		0x00001000
#define FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_SHIFT_MASK		0xc
#define FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_RD(src)	((FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_TRANSMIT_EN_MASK))

#define FIELD_PIPE_STATUS_LANE1_TX_RDY_LSB		11
#define FIELD_PIPE_STATUS_LANE1_TX_RDY_MSB		11
#define FIELD_PIPE_STATUS_LANE1_TX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_TX_RDY_MASK		0x00000800
#define FIELD_PIPE_STATUS_LANE1_TX_RDY_SHIFT_MASK		0xb
#define FIELD_PIPE_STATUS_LANE1_TX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE1_TX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_TX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_TX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE1_TX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_TX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_TX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_TX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_TX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_TX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE1_RX_RDY_LSB		10
#define FIELD_PIPE_STATUS_LANE1_RX_RDY_MSB		10
#define FIELD_PIPE_STATUS_LANE1_RX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_RX_RDY_MASK		0x00000400
#define FIELD_PIPE_STATUS_LANE1_RX_RDY_SHIFT_MASK		0xa
#define FIELD_PIPE_STATUS_LANE1_RX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE1_RX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_RX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_RX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE1_RX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_RX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_RX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_RX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_RX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_RX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE1_RESERVED_9_LSB		9
#define FIELD_PIPE_STATUS_LANE1_RESERVED_9_MSB		9
#define FIELD_PIPE_STATUS_LANE1_RESERVED_9_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_RESERVED_9_MASK		0x00000200
#define FIELD_PIPE_STATUS_LANE1_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_PIPE_STATUS_LANE1_RESERVED_9_RD(src)	((FIELD_PIPE_STATUS_LANE1_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_RESERVED_9_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_RESERVED_9_WR(dst)	(FIELD_PIPE_STATUS_LANE1_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_RESERVED_9_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_RESERVED_9_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_RESERVED_9_MASK))

#define FIELD_PIPE_STATUS_LANE1_RX_EN_LSB		8
#define FIELD_PIPE_STATUS_LANE1_RX_EN_MSB		8
#define FIELD_PIPE_STATUS_LANE1_RX_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_RX_EN_MASK		0x00000100
#define FIELD_PIPE_STATUS_LANE1_RX_EN_SHIFT_MASK		0x8
#define FIELD_PIPE_STATUS_LANE1_RX_EN_RD(src)	((FIELD_PIPE_STATUS_LANE1_RX_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_RX_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_RX_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE1_RX_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_RX_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_RX_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_RX_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_RX_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_RX_EN_MASK))

#define FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_LSB		7
#define FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_MSB		7
#define FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_MASK		0x00000080
#define FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_SHIFT_MASK		0x7
#define FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_RD(src)	((FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_EN_SYNC_DET_MASK))

#define FIELD_PIPE_STATUS_LANE1_LOS_DET_LSB		6
#define FIELD_PIPE_STATUS_LANE1_LOS_DET_MSB		6
#define FIELD_PIPE_STATUS_LANE1_LOS_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_LOS_DET_MASK		0x00000040
#define FIELD_PIPE_STATUS_LANE1_LOS_DET_SHIFT_MASK		0x6
#define FIELD_PIPE_STATUS_LANE1_LOS_DET_RD(src)	((FIELD_PIPE_STATUS_LANE1_LOS_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_LOS_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_LOS_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE1_LOS_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_LOS_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_LOS_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_LOS_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_LOS_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_LOS_DET_MASK))

#define FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_LSB		5
#define FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_MSB		5
#define FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_MASK		0x00000020
#define FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_SHIFT_MASK		0x5
#define FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_RX_EFIFO_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_LSB		4
#define FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_MSB		4
#define FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_MASK		0x00000010
#define FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_SHIFT_MASK		0x4
#define FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_SYNC_SM_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE1_PD_P0S_T_LSB		3
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_T_MSB		3
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_T_MASK		0x00000008
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_T_SHIFT_MASK		0x3
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_T_RD(src)	((FIELD_PIPE_STATUS_LANE1_PD_P0S_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_PD_P0S_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_T_WR(dst)	(FIELD_PIPE_STATUS_LANE1_PD_P0S_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_PD_P0S_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_PD_P0S_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_PD_P0S_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_PD_P0S_T_MASK))

#define FIELD_PIPE_STATUS_LANE1_PD_P0S_R_LSB		2
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_R_MSB		2
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_R_MASK		0x00000004
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_R_SHIFT_MASK		0x2
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_R_RD(src)	((FIELD_PIPE_STATUS_LANE1_PD_P0S_R_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_PD_P0S_R_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_R_WR(dst)	(FIELD_PIPE_STATUS_LANE1_PD_P0S_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_PD_P0S_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_PD_P0S_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_PD_P0S_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_PD_P0S_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_PD_P0S_R_MASK))

#define FIELD_PIPE_STATUS_LANE1_PD_P1_T_LSB		1
#define FIELD_PIPE_STATUS_LANE1_PD_P1_T_MSB		1
#define FIELD_PIPE_STATUS_LANE1_PD_P1_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_PD_P1_T_MASK		0x00000002
#define FIELD_PIPE_STATUS_LANE1_PD_P1_T_SHIFT_MASK		0x1
#define FIELD_PIPE_STATUS_LANE1_PD_P1_T_RD(src)	((FIELD_PIPE_STATUS_LANE1_PD_P1_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE1_PD_P1_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE1_PD_P1_T_WR(dst)	(FIELD_PIPE_STATUS_LANE1_PD_P1_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_PD_P1_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_PD_P1_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_PD_P1_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_PD_P1_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_PD_P1_T_MASK))

#define FIELD_PIPE_STATUS_LANE1_PD_P1_R_LSB		0
#define FIELD_PIPE_STATUS_LANE1_PD_P1_R_MSB		0
#define FIELD_PIPE_STATUS_LANE1_PD_P1_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE1_PD_P1_R_MASK		0x00000001
#define FIELD_PIPE_STATUS_LANE1_PD_P1_R_SHIFT_MASK		0x0
#define FIELD_PIPE_STATUS_LANE1_PD_P1_R_RD(src)	((FIELD_PIPE_STATUS_LANE1_PD_P1_R_MASK & (uint32_t)(src)))
#define FIELD_PIPE_STATUS_LANE1_PD_P1_R_WR(dst)	(FIELD_PIPE_STATUS_LANE1_PD_P1_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE1_PD_P1_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE1_PD_P1_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE1_PD_P1_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE1_PD_P1_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE1_PD_P1_R_MASK))

#define RESERVE_BITS_PIPE_STATUS_LANE1 0xc0000200
#define SELF_CLEAR_BITS_PIPE_STATUS_LANE1 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_PIPE_STATUS_LANE1 0x00000000
#define READ_ONLY_BITS_PIPE_STATUS_LANE1 0xffffffff
/****** pipe_status_lane1 END *****/

/*****pipe_status_lane2 START *****/
#define FIELD_PIPE_STATUS_LANE2_RESERVED_31_LSB		30
#define FIELD_PIPE_STATUS_LANE2_RESERVED_31_MSB		31
#define FIELD_PIPE_STATUS_LANE2_RESERVED_31_WIDTH		2
#define FIELD_PIPE_STATUS_LANE2_RESERVED_31_MASK		0xc0000000
#define FIELD_PIPE_STATUS_LANE2_RESERVED_31_SHIFT_MASK		0x1e
#define FIELD_PIPE_STATUS_LANE2_RESERVED_31_RD(src)	((FIELD_PIPE_STATUS_LANE2_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_RESERVED_31_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_RESERVED_31_WR(dst)	(FIELD_PIPE_STATUS_LANE2_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_RESERVED_31_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_RESERVED_31_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_RESERVED_31_MASK))

#define FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_LSB		14
#define FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_MSB		29
#define FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_WIDTH		16
#define FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_MASK		0x3fffc000
#define FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_SHIFT_MASK		0xe
#define FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_RD(src)	((FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_WR(dst)	(FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_DEBUG_BUS_LANE2_MASK))

#define FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_LSB		13
#define FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_MSB		13
#define FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_MASK		0x00002000
#define FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_SHIFT_MASK		0xd
#define FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_RD(src)	((FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_RECEIVE_EN_MASK))

#define FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_LSB		12
#define FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_MSB		12
#define FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_MASK		0x00001000
#define FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_SHIFT_MASK		0xc
#define FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_RD(src)	((FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_TRANSMIT_EN_MASK))

#define FIELD_PIPE_STATUS_LANE2_TX_RDY_LSB		11
#define FIELD_PIPE_STATUS_LANE2_TX_RDY_MSB		11
#define FIELD_PIPE_STATUS_LANE2_TX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_TX_RDY_MASK		0x00000800
#define FIELD_PIPE_STATUS_LANE2_TX_RDY_SHIFT_MASK		0xb
#define FIELD_PIPE_STATUS_LANE2_TX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE2_TX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_TX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_TX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE2_TX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_TX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_TX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_TX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_TX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_TX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE2_RX_RDY_LSB		10
#define FIELD_PIPE_STATUS_LANE2_RX_RDY_MSB		10
#define FIELD_PIPE_STATUS_LANE2_RX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_RX_RDY_MASK		0x00000400
#define FIELD_PIPE_STATUS_LANE2_RX_RDY_SHIFT_MASK		0xa
#define FIELD_PIPE_STATUS_LANE2_RX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE2_RX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_RX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_RX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE2_RX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_RX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_RX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_RX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_RX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_RX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE2_RESERVED_9_LSB		9
#define FIELD_PIPE_STATUS_LANE2_RESERVED_9_MSB		9
#define FIELD_PIPE_STATUS_LANE2_RESERVED_9_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_RESERVED_9_MASK		0x00000200
#define FIELD_PIPE_STATUS_LANE2_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_PIPE_STATUS_LANE2_RESERVED_9_RD(src)	((FIELD_PIPE_STATUS_LANE2_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_RESERVED_9_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_RESERVED_9_WR(dst)	(FIELD_PIPE_STATUS_LANE2_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_RESERVED_9_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_RESERVED_9_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_RESERVED_9_MASK))

#define FIELD_PIPE_STATUS_LANE2_RX_EN_LSB		8
#define FIELD_PIPE_STATUS_LANE2_RX_EN_MSB		8
#define FIELD_PIPE_STATUS_LANE2_RX_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_RX_EN_MASK		0x00000100
#define FIELD_PIPE_STATUS_LANE2_RX_EN_SHIFT_MASK		0x8
#define FIELD_PIPE_STATUS_LANE2_RX_EN_RD(src)	((FIELD_PIPE_STATUS_LANE2_RX_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_RX_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_RX_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE2_RX_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_RX_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_RX_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_RX_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_RX_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_RX_EN_MASK))

#define FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_LSB		7
#define FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_MSB		7
#define FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_MASK		0x00000080
#define FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_SHIFT_MASK		0x7
#define FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_RD(src)	((FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_EN_SYNC_DET_MASK))

#define FIELD_PIPE_STATUS_LANE2_LOS_DET_LSB		6
#define FIELD_PIPE_STATUS_LANE2_LOS_DET_MSB		6
#define FIELD_PIPE_STATUS_LANE2_LOS_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_LOS_DET_MASK		0x00000040
#define FIELD_PIPE_STATUS_LANE2_LOS_DET_SHIFT_MASK		0x6
#define FIELD_PIPE_STATUS_LANE2_LOS_DET_RD(src)	((FIELD_PIPE_STATUS_LANE2_LOS_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_LOS_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_LOS_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE2_LOS_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_LOS_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_LOS_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_LOS_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_LOS_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_LOS_DET_MASK))

#define FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_LSB		5
#define FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_MSB		5
#define FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_MASK		0x00000020
#define FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_SHIFT_MASK		0x5
#define FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_RX_EFIFO_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_LSB		4
#define FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_MSB		4
#define FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_MASK		0x00000010
#define FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_SHIFT_MASK		0x4
#define FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_SYNC_SM_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE2_PD_P0S_T_LSB		3
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_T_MSB		3
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_T_MASK		0x00000008
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_T_SHIFT_MASK		0x3
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_T_RD(src)	((FIELD_PIPE_STATUS_LANE2_PD_P0S_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_PD_P0S_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_T_WR(dst)	(FIELD_PIPE_STATUS_LANE2_PD_P0S_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_PD_P0S_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_PD_P0S_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_PD_P0S_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_PD_P0S_T_MASK))

#define FIELD_PIPE_STATUS_LANE2_PD_P0S_R_LSB		2
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_R_MSB		2
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_R_MASK		0x00000004
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_R_SHIFT_MASK		0x2
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_R_RD(src)	((FIELD_PIPE_STATUS_LANE2_PD_P0S_R_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_PD_P0S_R_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_R_WR(dst)	(FIELD_PIPE_STATUS_LANE2_PD_P0S_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_PD_P0S_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_PD_P0S_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_PD_P0S_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_PD_P0S_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_PD_P0S_R_MASK))

#define FIELD_PIPE_STATUS_LANE2_PD_P1_T_LSB		1
#define FIELD_PIPE_STATUS_LANE2_PD_P1_T_MSB		1
#define FIELD_PIPE_STATUS_LANE2_PD_P1_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_PD_P1_T_MASK		0x00000002
#define FIELD_PIPE_STATUS_LANE2_PD_P1_T_SHIFT_MASK		0x1
#define FIELD_PIPE_STATUS_LANE2_PD_P1_T_RD(src)	((FIELD_PIPE_STATUS_LANE2_PD_P1_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE2_PD_P1_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE2_PD_P1_T_WR(dst)	(FIELD_PIPE_STATUS_LANE2_PD_P1_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_PD_P1_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_PD_P1_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_PD_P1_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_PD_P1_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_PD_P1_T_MASK))

#define FIELD_PIPE_STATUS_LANE2_PD_P1_R_LSB		0
#define FIELD_PIPE_STATUS_LANE2_PD_P1_R_MSB		0
#define FIELD_PIPE_STATUS_LANE2_PD_P1_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE2_PD_P1_R_MASK		0x00000001
#define FIELD_PIPE_STATUS_LANE2_PD_P1_R_SHIFT_MASK		0x0
#define FIELD_PIPE_STATUS_LANE2_PD_P1_R_RD(src)	((FIELD_PIPE_STATUS_LANE2_PD_P1_R_MASK & (uint32_t)(src)))
#define FIELD_PIPE_STATUS_LANE2_PD_P1_R_WR(dst)	(FIELD_PIPE_STATUS_LANE2_PD_P1_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE2_PD_P1_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE2_PD_P1_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE2_PD_P1_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE2_PD_P1_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE2_PD_P1_R_MASK))

#define RESERVE_BITS_PIPE_STATUS_LANE2 0xc0000200
#define SELF_CLEAR_BITS_PIPE_STATUS_LANE2 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_PIPE_STATUS_LANE2 0x00000000
#define READ_ONLY_BITS_PIPE_STATUS_LANE2 0xffffffff
/****** pipe_status_lane2 END *****/

/*****pipe_status_lane3 START *****/
#define FIELD_PIPE_STATUS_LANE3_RESERVED_31_LSB		30
#define FIELD_PIPE_STATUS_LANE3_RESERVED_31_MSB		31
#define FIELD_PIPE_STATUS_LANE3_RESERVED_31_WIDTH		2
#define FIELD_PIPE_STATUS_LANE3_RESERVED_31_MASK		0xc0000000
#define FIELD_PIPE_STATUS_LANE3_RESERVED_31_SHIFT_MASK		0x1e
#define FIELD_PIPE_STATUS_LANE3_RESERVED_31_RD(src)	((FIELD_PIPE_STATUS_LANE3_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_RESERVED_31_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_RESERVED_31_WR(dst)	(FIELD_PIPE_STATUS_LANE3_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_RESERVED_31_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_RESERVED_31_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_RESERVED_31_MASK))

#define FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_LSB		14
#define FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_MSB		29
#define FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_WIDTH		16
#define FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_MASK		0x3fffc000
#define FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_SHIFT_MASK		0xe
#define FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_RD(src)	((FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_WR(dst)	(FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_DEBUG_BUS_LANE3_MASK))

#define FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_LSB		13
#define FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_MSB		13
#define FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_MASK		0x00002000
#define FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_SHIFT_MASK		0xd
#define FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_RD(src)	((FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_RECEIVE_EN_MASK))

#define FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_LSB		12
#define FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_MSB		12
#define FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_MASK		0x00001000
#define FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_SHIFT_MASK		0xc
#define FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_RD(src)	((FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_TRANSMIT_EN_MASK))

#define FIELD_PIPE_STATUS_LANE3_TX_RDY_LSB		11
#define FIELD_PIPE_STATUS_LANE3_TX_RDY_MSB		11
#define FIELD_PIPE_STATUS_LANE3_TX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_TX_RDY_MASK		0x00000800
#define FIELD_PIPE_STATUS_LANE3_TX_RDY_SHIFT_MASK		0xb
#define FIELD_PIPE_STATUS_LANE3_TX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE3_TX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_TX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_TX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE3_TX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_TX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_TX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_TX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_TX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_TX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE3_RX_RDY_LSB		10
#define FIELD_PIPE_STATUS_LANE3_RX_RDY_MSB		10
#define FIELD_PIPE_STATUS_LANE3_RX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_RX_RDY_MASK		0x00000400
#define FIELD_PIPE_STATUS_LANE3_RX_RDY_SHIFT_MASK		0xa
#define FIELD_PIPE_STATUS_LANE3_RX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE3_RX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_RX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_RX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE3_RX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_RX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_RX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_RX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_RX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_RX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE3_RESERVED_9_LSB		9
#define FIELD_PIPE_STATUS_LANE3_RESERVED_9_MSB		9
#define FIELD_PIPE_STATUS_LANE3_RESERVED_9_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_RESERVED_9_MASK		0x00000200
#define FIELD_PIPE_STATUS_LANE3_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_PIPE_STATUS_LANE3_RESERVED_9_RD(src)	((FIELD_PIPE_STATUS_LANE3_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_RESERVED_9_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_RESERVED_9_WR(dst)	(FIELD_PIPE_STATUS_LANE3_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_RESERVED_9_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_RESERVED_9_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_RESERVED_9_MASK))

#define FIELD_PIPE_STATUS_LANE3_RX_EN_LSB		8
#define FIELD_PIPE_STATUS_LANE3_RX_EN_MSB		8
#define FIELD_PIPE_STATUS_LANE3_RX_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_RX_EN_MASK		0x00000100
#define FIELD_PIPE_STATUS_LANE3_RX_EN_SHIFT_MASK		0x8
#define FIELD_PIPE_STATUS_LANE3_RX_EN_RD(src)	((FIELD_PIPE_STATUS_LANE3_RX_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_RX_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_RX_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE3_RX_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_RX_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_RX_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_RX_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_RX_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_RX_EN_MASK))

#define FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_LSB		7
#define FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_MSB		7
#define FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_MASK		0x00000080
#define FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_SHIFT_MASK		0x7
#define FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_RD(src)	((FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_EN_SYNC_DET_MASK))

#define FIELD_PIPE_STATUS_LANE3_LOS_DET_LSB		6
#define FIELD_PIPE_STATUS_LANE3_LOS_DET_MSB		6
#define FIELD_PIPE_STATUS_LANE3_LOS_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_LOS_DET_MASK		0x00000040
#define FIELD_PIPE_STATUS_LANE3_LOS_DET_SHIFT_MASK		0x6
#define FIELD_PIPE_STATUS_LANE3_LOS_DET_RD(src)	((FIELD_PIPE_STATUS_LANE3_LOS_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_LOS_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_LOS_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE3_LOS_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_LOS_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_LOS_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_LOS_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_LOS_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_LOS_DET_MASK))

#define FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_LSB		5
#define FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_MSB		5
#define FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_MASK		0x00000020
#define FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_SHIFT_MASK		0x5
#define FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_RX_EFIFO_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_LSB		4
#define FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_MSB		4
#define FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_MASK		0x00000010
#define FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_SHIFT_MASK		0x4
#define FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_SYNC_SM_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE3_PD_P0S_T_LSB		3
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_T_MSB		3
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_T_MASK		0x00000008
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_T_SHIFT_MASK		0x3
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_T_RD(src)	((FIELD_PIPE_STATUS_LANE3_PD_P0S_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_PD_P0S_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_T_WR(dst)	(FIELD_PIPE_STATUS_LANE3_PD_P0S_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_PD_P0S_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_PD_P0S_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_PD_P0S_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_PD_P0S_T_MASK))

#define FIELD_PIPE_STATUS_LANE3_PD_P0S_R_LSB		2
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_R_MSB		2
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_R_MASK		0x00000004
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_R_SHIFT_MASK		0x2
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_R_RD(src)	((FIELD_PIPE_STATUS_LANE3_PD_P0S_R_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_PD_P0S_R_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_R_WR(dst)	(FIELD_PIPE_STATUS_LANE3_PD_P0S_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_PD_P0S_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_PD_P0S_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_PD_P0S_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_PD_P0S_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_PD_P0S_R_MASK))

#define FIELD_PIPE_STATUS_LANE3_PD_P1_T_LSB		1
#define FIELD_PIPE_STATUS_LANE3_PD_P1_T_MSB		1
#define FIELD_PIPE_STATUS_LANE3_PD_P1_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_PD_P1_T_MASK		0x00000002
#define FIELD_PIPE_STATUS_LANE3_PD_P1_T_SHIFT_MASK		0x1
#define FIELD_PIPE_STATUS_LANE3_PD_P1_T_RD(src)	((FIELD_PIPE_STATUS_LANE3_PD_P1_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE3_PD_P1_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE3_PD_P1_T_WR(dst)	(FIELD_PIPE_STATUS_LANE3_PD_P1_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_PD_P1_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_PD_P1_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_PD_P1_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_PD_P1_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_PD_P1_T_MASK))

#define FIELD_PIPE_STATUS_LANE3_PD_P1_R_LSB		0
#define FIELD_PIPE_STATUS_LANE3_PD_P1_R_MSB		0
#define FIELD_PIPE_STATUS_LANE3_PD_P1_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE3_PD_P1_R_MASK		0x00000001
#define FIELD_PIPE_STATUS_LANE3_PD_P1_R_SHIFT_MASK		0x0
#define FIELD_PIPE_STATUS_LANE3_PD_P1_R_RD(src)	((FIELD_PIPE_STATUS_LANE3_PD_P1_R_MASK & (uint32_t)(src)))
#define FIELD_PIPE_STATUS_LANE3_PD_P1_R_WR(dst)	(FIELD_PIPE_STATUS_LANE3_PD_P1_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE3_PD_P1_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE3_PD_P1_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE3_PD_P1_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE3_PD_P1_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE3_PD_P1_R_MASK))

#define RESERVE_BITS_PIPE_STATUS_LANE3 0xc0000200
#define SELF_CLEAR_BITS_PIPE_STATUS_LANE3 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_PIPE_STATUS_LANE3 0x00000000
#define READ_ONLY_BITS_PIPE_STATUS_LANE3 0xffffffff
/****** pipe_status_lane3 END *****/

/*****pipe_status_lane4 START *****/
#define FIELD_PIPE_STATUS_LANE4_RESERVED_31_LSB		30
#define FIELD_PIPE_STATUS_LANE4_RESERVED_31_MSB		31
#define FIELD_PIPE_STATUS_LANE4_RESERVED_31_WIDTH		2
#define FIELD_PIPE_STATUS_LANE4_RESERVED_31_MASK		0xc0000000
#define FIELD_PIPE_STATUS_LANE4_RESERVED_31_SHIFT_MASK		0x1e
#define FIELD_PIPE_STATUS_LANE4_RESERVED_31_RD(src)	((FIELD_PIPE_STATUS_LANE4_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_RESERVED_31_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_RESERVED_31_WR(dst)	(FIELD_PIPE_STATUS_LANE4_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_RESERVED_31_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_RESERVED_31_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_RESERVED_31_MASK))

#define FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_LSB		14
#define FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_MSB		29
#define FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_WIDTH		16
#define FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_MASK		0x3fffc000
#define FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_SHIFT_MASK		0xe
#define FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_RD(src)	((FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_WR(dst)	(FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_DEBUG_BUS_LANE4_MASK))

#define FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_LSB		13
#define FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_MSB		13
#define FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_MASK		0x00002000
#define FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_SHIFT_MASK		0xd
#define FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_RD(src)	((FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_RECEIVE_EN_MASK))

#define FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_LSB		12
#define FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_MSB		12
#define FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_MASK		0x00001000
#define FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_SHIFT_MASK		0xc
#define FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_RD(src)	((FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_TRANSMIT_EN_MASK))

#define FIELD_PIPE_STATUS_LANE4_TX_RDY_LSB		11
#define FIELD_PIPE_STATUS_LANE4_TX_RDY_MSB		11
#define FIELD_PIPE_STATUS_LANE4_TX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_TX_RDY_MASK		0x00000800
#define FIELD_PIPE_STATUS_LANE4_TX_RDY_SHIFT_MASK		0xb
#define FIELD_PIPE_STATUS_LANE4_TX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE4_TX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_TX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_TX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE4_TX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_TX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_TX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_TX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_TX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_TX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE4_RX_RDY_LSB		10
#define FIELD_PIPE_STATUS_LANE4_RX_RDY_MSB		10
#define FIELD_PIPE_STATUS_LANE4_RX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_RX_RDY_MASK		0x00000400
#define FIELD_PIPE_STATUS_LANE4_RX_RDY_SHIFT_MASK		0xa
#define FIELD_PIPE_STATUS_LANE4_RX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE4_RX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_RX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_RX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE4_RX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_RX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_RX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_RX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_RX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_RX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE4_RESERVED_9_LSB		9
#define FIELD_PIPE_STATUS_LANE4_RESERVED_9_MSB		9
#define FIELD_PIPE_STATUS_LANE4_RESERVED_9_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_RESERVED_9_MASK		0x00000200
#define FIELD_PIPE_STATUS_LANE4_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_PIPE_STATUS_LANE4_RESERVED_9_RD(src)	((FIELD_PIPE_STATUS_LANE4_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_RESERVED_9_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_RESERVED_9_WR(dst)	(FIELD_PIPE_STATUS_LANE4_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_RESERVED_9_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_RESERVED_9_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_RESERVED_9_MASK))

#define FIELD_PIPE_STATUS_LANE4_RX_EN_LSB		8
#define FIELD_PIPE_STATUS_LANE4_RX_EN_MSB		8
#define FIELD_PIPE_STATUS_LANE4_RX_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_RX_EN_MASK		0x00000100
#define FIELD_PIPE_STATUS_LANE4_RX_EN_SHIFT_MASK		0x8
#define FIELD_PIPE_STATUS_LANE4_RX_EN_RD(src)	((FIELD_PIPE_STATUS_LANE4_RX_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_RX_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_RX_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE4_RX_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_RX_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_RX_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_RX_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_RX_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_RX_EN_MASK))

#define FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_LSB		7
#define FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_MSB		7
#define FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_MASK		0x00000080
#define FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_SHIFT_MASK		0x7
#define FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_RD(src)	((FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_EN_SYNC_DET_MASK))

#define FIELD_PIPE_STATUS_LANE4_LOS_DET_LSB		6
#define FIELD_PIPE_STATUS_LANE4_LOS_DET_MSB		6
#define FIELD_PIPE_STATUS_LANE4_LOS_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_LOS_DET_MASK		0x00000040
#define FIELD_PIPE_STATUS_LANE4_LOS_DET_SHIFT_MASK		0x6
#define FIELD_PIPE_STATUS_LANE4_LOS_DET_RD(src)	((FIELD_PIPE_STATUS_LANE4_LOS_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_LOS_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_LOS_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE4_LOS_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_LOS_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_LOS_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_LOS_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_LOS_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_LOS_DET_MASK))

#define FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_LSB		5
#define FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_MSB		5
#define FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_MASK		0x00000020
#define FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_SHIFT_MASK		0x5
#define FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_RX_EFIFO_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_LSB		4
#define FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_MSB		4
#define FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_MASK		0x00000010
#define FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_SHIFT_MASK		0x4
#define FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_SYNC_SM_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE4_PD_P0S_T_LSB		3
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_T_MSB		3
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_T_MASK		0x00000008
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_T_SHIFT_MASK		0x3
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_T_RD(src)	((FIELD_PIPE_STATUS_LANE4_PD_P0S_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_PD_P0S_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_T_WR(dst)	(FIELD_PIPE_STATUS_LANE4_PD_P0S_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_PD_P0S_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_PD_P0S_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_PD_P0S_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_PD_P0S_T_MASK))

#define FIELD_PIPE_STATUS_LANE4_PD_P0S_R_LSB		2
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_R_MSB		2
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_R_MASK		0x00000004
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_R_SHIFT_MASK		0x2
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_R_RD(src)	((FIELD_PIPE_STATUS_LANE4_PD_P0S_R_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_PD_P0S_R_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_R_WR(dst)	(FIELD_PIPE_STATUS_LANE4_PD_P0S_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_PD_P0S_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_PD_P0S_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_PD_P0S_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_PD_P0S_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_PD_P0S_R_MASK))

#define FIELD_PIPE_STATUS_LANE4_PD_P1_T_LSB		1
#define FIELD_PIPE_STATUS_LANE4_PD_P1_T_MSB		1
#define FIELD_PIPE_STATUS_LANE4_PD_P1_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_PD_P1_T_MASK		0x00000002
#define FIELD_PIPE_STATUS_LANE4_PD_P1_T_SHIFT_MASK		0x1
#define FIELD_PIPE_STATUS_LANE4_PD_P1_T_RD(src)	((FIELD_PIPE_STATUS_LANE4_PD_P1_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE4_PD_P1_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE4_PD_P1_T_WR(dst)	(FIELD_PIPE_STATUS_LANE4_PD_P1_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_PD_P1_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_PD_P1_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_PD_P1_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_PD_P1_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_PD_P1_T_MASK))

#define FIELD_PIPE_STATUS_LANE4_PD_P1_R_LSB		0
#define FIELD_PIPE_STATUS_LANE4_PD_P1_R_MSB		0
#define FIELD_PIPE_STATUS_LANE4_PD_P1_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE4_PD_P1_R_MASK		0x00000001
#define FIELD_PIPE_STATUS_LANE4_PD_P1_R_SHIFT_MASK		0x0
#define FIELD_PIPE_STATUS_LANE4_PD_P1_R_RD(src)	((FIELD_PIPE_STATUS_LANE4_PD_P1_R_MASK & (uint32_t)(src)))
#define FIELD_PIPE_STATUS_LANE4_PD_P1_R_WR(dst)	(FIELD_PIPE_STATUS_LANE4_PD_P1_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE4_PD_P1_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE4_PD_P1_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE4_PD_P1_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE4_PD_P1_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE4_PD_P1_R_MASK))

#define RESERVE_BITS_PIPE_STATUS_LANE4 0xc0000200
#define SELF_CLEAR_BITS_PIPE_STATUS_LANE4 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_PIPE_STATUS_LANE4 0x00000000
#define READ_ONLY_BITS_PIPE_STATUS_LANE4 0xffffffff
/****** pipe_status_lane4 END *****/

/*****pipe_status_lane5 START *****/
#define FIELD_PIPE_STATUS_LANE5_RESERVED_31_LSB		30
#define FIELD_PIPE_STATUS_LANE5_RESERVED_31_MSB		31
#define FIELD_PIPE_STATUS_LANE5_RESERVED_31_WIDTH		2
#define FIELD_PIPE_STATUS_LANE5_RESERVED_31_MASK		0xc0000000
#define FIELD_PIPE_STATUS_LANE5_RESERVED_31_SHIFT_MASK		0x1e
#define FIELD_PIPE_STATUS_LANE5_RESERVED_31_RD(src)	((FIELD_PIPE_STATUS_LANE5_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_RESERVED_31_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_RESERVED_31_WR(dst)	(FIELD_PIPE_STATUS_LANE5_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_RESERVED_31_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_RESERVED_31_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_RESERVED_31_MASK))

#define FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_LSB		14
#define FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_MSB		29
#define FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_WIDTH		16
#define FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_MASK		0x3fffc000
#define FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_SHIFT_MASK		0xe
#define FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_RD(src)	((FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_WR(dst)	(FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_DEBUG_BUS_LANE5_MASK))

#define FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_LSB		13
#define FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_MSB		13
#define FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_MASK		0x00002000
#define FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_SHIFT_MASK		0xd
#define FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_RD(src)	((FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_RECEIVE_EN_MASK))

#define FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_LSB		12
#define FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_MSB		12
#define FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_MASK		0x00001000
#define FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_SHIFT_MASK		0xc
#define FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_RD(src)	((FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_TRANSMIT_EN_MASK))

#define FIELD_PIPE_STATUS_LANE5_TX_RDY_LSB		11
#define FIELD_PIPE_STATUS_LANE5_TX_RDY_MSB		11
#define FIELD_PIPE_STATUS_LANE5_TX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_TX_RDY_MASK		0x00000800
#define FIELD_PIPE_STATUS_LANE5_TX_RDY_SHIFT_MASK		0xb
#define FIELD_PIPE_STATUS_LANE5_TX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE5_TX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_TX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_TX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE5_TX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_TX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_TX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_TX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_TX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_TX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE5_RX_RDY_LSB		10
#define FIELD_PIPE_STATUS_LANE5_RX_RDY_MSB		10
#define FIELD_PIPE_STATUS_LANE5_RX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_RX_RDY_MASK		0x00000400
#define FIELD_PIPE_STATUS_LANE5_RX_RDY_SHIFT_MASK		0xa
#define FIELD_PIPE_STATUS_LANE5_RX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE5_RX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_RX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_RX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE5_RX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_RX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_RX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_RX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_RX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_RX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE5_RESERVED_9_LSB		9
#define FIELD_PIPE_STATUS_LANE5_RESERVED_9_MSB		9
#define FIELD_PIPE_STATUS_LANE5_RESERVED_9_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_RESERVED_9_MASK		0x00000200
#define FIELD_PIPE_STATUS_LANE5_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_PIPE_STATUS_LANE5_RESERVED_9_RD(src)	((FIELD_PIPE_STATUS_LANE5_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_RESERVED_9_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_RESERVED_9_WR(dst)	(FIELD_PIPE_STATUS_LANE5_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_RESERVED_9_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_RESERVED_9_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_RESERVED_9_MASK))

#define FIELD_PIPE_STATUS_LANE5_RX_EN_LSB		8
#define FIELD_PIPE_STATUS_LANE5_RX_EN_MSB		8
#define FIELD_PIPE_STATUS_LANE5_RX_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_RX_EN_MASK		0x00000100
#define FIELD_PIPE_STATUS_LANE5_RX_EN_SHIFT_MASK		0x8
#define FIELD_PIPE_STATUS_LANE5_RX_EN_RD(src)	((FIELD_PIPE_STATUS_LANE5_RX_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_RX_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_RX_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE5_RX_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_RX_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_RX_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_RX_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_RX_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_RX_EN_MASK))

#define FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_LSB		7
#define FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_MSB		7
#define FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_MASK		0x00000080
#define FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_SHIFT_MASK		0x7
#define FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_RD(src)	((FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_EN_SYNC_DET_MASK))

#define FIELD_PIPE_STATUS_LANE5_LOS_DET_LSB		6
#define FIELD_PIPE_STATUS_LANE5_LOS_DET_MSB		6
#define FIELD_PIPE_STATUS_LANE5_LOS_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_LOS_DET_MASK		0x00000040
#define FIELD_PIPE_STATUS_LANE5_LOS_DET_SHIFT_MASK		0x6
#define FIELD_PIPE_STATUS_LANE5_LOS_DET_RD(src)	((FIELD_PIPE_STATUS_LANE5_LOS_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_LOS_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_LOS_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE5_LOS_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_LOS_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_LOS_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_LOS_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_LOS_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_LOS_DET_MASK))

#define FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_LSB		5
#define FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_MSB		5
#define FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_MASK		0x00000020
#define FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_SHIFT_MASK		0x5
#define FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_RX_EFIFO_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_LSB		4
#define FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_MSB		4
#define FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_MASK		0x00000010
#define FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_SHIFT_MASK		0x4
#define FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_SYNC_SM_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE5_PD_P0S_T_LSB		3
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_T_MSB		3
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_T_MASK		0x00000008
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_T_SHIFT_MASK		0x3
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_T_RD(src)	((FIELD_PIPE_STATUS_LANE5_PD_P0S_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_PD_P0S_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_T_WR(dst)	(FIELD_PIPE_STATUS_LANE5_PD_P0S_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_PD_P0S_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_PD_P0S_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_PD_P0S_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_PD_P0S_T_MASK))

#define FIELD_PIPE_STATUS_LANE5_PD_P0S_R_LSB		2
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_R_MSB		2
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_R_MASK		0x00000004
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_R_SHIFT_MASK		0x2
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_R_RD(src)	((FIELD_PIPE_STATUS_LANE5_PD_P0S_R_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_PD_P0S_R_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_R_WR(dst)	(FIELD_PIPE_STATUS_LANE5_PD_P0S_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_PD_P0S_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_PD_P0S_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_PD_P0S_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_PD_P0S_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_PD_P0S_R_MASK))

#define FIELD_PIPE_STATUS_LANE5_PD_P1_T_LSB		1
#define FIELD_PIPE_STATUS_LANE5_PD_P1_T_MSB		1
#define FIELD_PIPE_STATUS_LANE5_PD_P1_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_PD_P1_T_MASK		0x00000002
#define FIELD_PIPE_STATUS_LANE5_PD_P1_T_SHIFT_MASK		0x1
#define FIELD_PIPE_STATUS_LANE5_PD_P1_T_RD(src)	((FIELD_PIPE_STATUS_LANE5_PD_P1_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE5_PD_P1_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE5_PD_P1_T_WR(dst)	(FIELD_PIPE_STATUS_LANE5_PD_P1_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_PD_P1_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_PD_P1_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_PD_P1_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_PD_P1_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_PD_P1_T_MASK))

#define FIELD_PIPE_STATUS_LANE5_PD_P1_R_LSB		0
#define FIELD_PIPE_STATUS_LANE5_PD_P1_R_MSB		0
#define FIELD_PIPE_STATUS_LANE5_PD_P1_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE5_PD_P1_R_MASK		0x00000001
#define FIELD_PIPE_STATUS_LANE5_PD_P1_R_SHIFT_MASK		0x0
#define FIELD_PIPE_STATUS_LANE5_PD_P1_R_RD(src)	((FIELD_PIPE_STATUS_LANE5_PD_P1_R_MASK & (uint32_t)(src)))
#define FIELD_PIPE_STATUS_LANE5_PD_P1_R_WR(dst)	(FIELD_PIPE_STATUS_LANE5_PD_P1_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE5_PD_P1_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE5_PD_P1_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE5_PD_P1_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE5_PD_P1_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE5_PD_P1_R_MASK))

#define RESERVE_BITS_PIPE_STATUS_LANE5 0xc0000200
#define SELF_CLEAR_BITS_PIPE_STATUS_LANE5 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_PIPE_STATUS_LANE5 0x00000000
#define READ_ONLY_BITS_PIPE_STATUS_LANE5 0xffffffff
/****** pipe_status_lane5 END *****/

/*****pipe_status_lane6 START *****/
#define FIELD_PIPE_STATUS_LANE6_RESERVED_31_LSB		30
#define FIELD_PIPE_STATUS_LANE6_RESERVED_31_MSB		31
#define FIELD_PIPE_STATUS_LANE6_RESERVED_31_WIDTH		2
#define FIELD_PIPE_STATUS_LANE6_RESERVED_31_MASK		0xc0000000
#define FIELD_PIPE_STATUS_LANE6_RESERVED_31_SHIFT_MASK		0x1e
#define FIELD_PIPE_STATUS_LANE6_RESERVED_31_RD(src)	((FIELD_PIPE_STATUS_LANE6_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_RESERVED_31_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_RESERVED_31_WR(dst)	(FIELD_PIPE_STATUS_LANE6_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_RESERVED_31_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_RESERVED_31_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_RESERVED_31_MASK))

#define FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_LSB		14
#define FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_MSB		29
#define FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_WIDTH		16
#define FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_MASK		0x3fffc000
#define FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_SHIFT_MASK		0xe
#define FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_RD(src)	((FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_WR(dst)	(FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_DEBUG_BUS_LANE6_MASK))

#define FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_LSB		13
#define FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_MSB		13
#define FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_MASK		0x00002000
#define FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_SHIFT_MASK		0xd
#define FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_RD(src)	((FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_RECEIVE_EN_MASK))

#define FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_LSB		12
#define FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_MSB		12
#define FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_MASK		0x00001000
#define FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_SHIFT_MASK		0xc
#define FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_RD(src)	((FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_TRANSMIT_EN_MASK))

#define FIELD_PIPE_STATUS_LANE6_TX_RDY_LSB		11
#define FIELD_PIPE_STATUS_LANE6_TX_RDY_MSB		11
#define FIELD_PIPE_STATUS_LANE6_TX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_TX_RDY_MASK		0x00000800
#define FIELD_PIPE_STATUS_LANE6_TX_RDY_SHIFT_MASK		0xb
#define FIELD_PIPE_STATUS_LANE6_TX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE6_TX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_TX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_TX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE6_TX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_TX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_TX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_TX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_TX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_TX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE6_RX_RDY_LSB		10
#define FIELD_PIPE_STATUS_LANE6_RX_RDY_MSB		10
#define FIELD_PIPE_STATUS_LANE6_RX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_RX_RDY_MASK		0x00000400
#define FIELD_PIPE_STATUS_LANE6_RX_RDY_SHIFT_MASK		0xa
#define FIELD_PIPE_STATUS_LANE6_RX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE6_RX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_RX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_RX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE6_RX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_RX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_RX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_RX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_RX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_RX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE6_RESERVED_9_LSB		9
#define FIELD_PIPE_STATUS_LANE6_RESERVED_9_MSB		9
#define FIELD_PIPE_STATUS_LANE6_RESERVED_9_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_RESERVED_9_MASK		0x00000200
#define FIELD_PIPE_STATUS_LANE6_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_PIPE_STATUS_LANE6_RESERVED_9_RD(src)	((FIELD_PIPE_STATUS_LANE6_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_RESERVED_9_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_RESERVED_9_WR(dst)	(FIELD_PIPE_STATUS_LANE6_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_RESERVED_9_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_RESERVED_9_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_RESERVED_9_MASK))

#define FIELD_PIPE_STATUS_LANE6_RX_EN_LSB		8
#define FIELD_PIPE_STATUS_LANE6_RX_EN_MSB		8
#define FIELD_PIPE_STATUS_LANE6_RX_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_RX_EN_MASK		0x00000100
#define FIELD_PIPE_STATUS_LANE6_RX_EN_SHIFT_MASK		0x8
#define FIELD_PIPE_STATUS_LANE6_RX_EN_RD(src)	((FIELD_PIPE_STATUS_LANE6_RX_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_RX_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_RX_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE6_RX_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_RX_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_RX_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_RX_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_RX_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_RX_EN_MASK))

#define FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_LSB		7
#define FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_MSB		7
#define FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_MASK		0x00000080
#define FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_SHIFT_MASK		0x7
#define FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_RD(src)	((FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_EN_SYNC_DET_MASK))

#define FIELD_PIPE_STATUS_LANE6_LOS_DET_LSB		6
#define FIELD_PIPE_STATUS_LANE6_LOS_DET_MSB		6
#define FIELD_PIPE_STATUS_LANE6_LOS_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_LOS_DET_MASK		0x00000040
#define FIELD_PIPE_STATUS_LANE6_LOS_DET_SHIFT_MASK		0x6
#define FIELD_PIPE_STATUS_LANE6_LOS_DET_RD(src)	((FIELD_PIPE_STATUS_LANE6_LOS_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_LOS_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_LOS_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE6_LOS_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_LOS_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_LOS_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_LOS_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_LOS_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_LOS_DET_MASK))

#define FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_LSB		5
#define FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_MSB		5
#define FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_MASK		0x00000020
#define FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_SHIFT_MASK		0x5
#define FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_RX_EFIFO_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_LSB		4
#define FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_MSB		4
#define FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_MASK		0x00000010
#define FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_SHIFT_MASK		0x4
#define FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_SYNC_SM_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE6_PD_P0S_T_LSB		3
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_T_MSB		3
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_T_MASK		0x00000008
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_T_SHIFT_MASK		0x3
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_T_RD(src)	((FIELD_PIPE_STATUS_LANE6_PD_P0S_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_PD_P0S_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_T_WR(dst)	(FIELD_PIPE_STATUS_LANE6_PD_P0S_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_PD_P0S_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_PD_P0S_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_PD_P0S_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_PD_P0S_T_MASK))

#define FIELD_PIPE_STATUS_LANE6_PD_P0S_R_LSB		2
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_R_MSB		2
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_R_MASK		0x00000004
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_R_SHIFT_MASK		0x2
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_R_RD(src)	((FIELD_PIPE_STATUS_LANE6_PD_P0S_R_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_PD_P0S_R_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_R_WR(dst)	(FIELD_PIPE_STATUS_LANE6_PD_P0S_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_PD_P0S_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_PD_P0S_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_PD_P0S_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_PD_P0S_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_PD_P0S_R_MASK))

#define FIELD_PIPE_STATUS_LANE6_PD_P1_T_LSB		1
#define FIELD_PIPE_STATUS_LANE6_PD_P1_T_MSB		1
#define FIELD_PIPE_STATUS_LANE6_PD_P1_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_PD_P1_T_MASK		0x00000002
#define FIELD_PIPE_STATUS_LANE6_PD_P1_T_SHIFT_MASK		0x1
#define FIELD_PIPE_STATUS_LANE6_PD_P1_T_RD(src)	((FIELD_PIPE_STATUS_LANE6_PD_P1_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE6_PD_P1_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE6_PD_P1_T_WR(dst)	(FIELD_PIPE_STATUS_LANE6_PD_P1_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_PD_P1_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_PD_P1_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_PD_P1_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_PD_P1_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_PD_P1_T_MASK))

#define FIELD_PIPE_STATUS_LANE6_PD_P1_R_LSB		0
#define FIELD_PIPE_STATUS_LANE6_PD_P1_R_MSB		0
#define FIELD_PIPE_STATUS_LANE6_PD_P1_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE6_PD_P1_R_MASK		0x00000001
#define FIELD_PIPE_STATUS_LANE6_PD_P1_R_SHIFT_MASK		0x0
#define FIELD_PIPE_STATUS_LANE6_PD_P1_R_RD(src)	((FIELD_PIPE_STATUS_LANE6_PD_P1_R_MASK & (uint32_t)(src)))
#define FIELD_PIPE_STATUS_LANE6_PD_P1_R_WR(dst)	(FIELD_PIPE_STATUS_LANE6_PD_P1_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE6_PD_P1_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE6_PD_P1_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE6_PD_P1_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE6_PD_P1_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE6_PD_P1_R_MASK))

#define RESERVE_BITS_PIPE_STATUS_LANE6 0xc0000200
#define SELF_CLEAR_BITS_PIPE_STATUS_LANE6 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_PIPE_STATUS_LANE6 0x00000000
#define READ_ONLY_BITS_PIPE_STATUS_LANE6 0xffffffff
/****** pipe_status_lane6 END *****/

/*****pipe_status_lane7 START *****/
#define FIELD_PIPE_STATUS_LANE7_RESERVED_31_LSB		30
#define FIELD_PIPE_STATUS_LANE7_RESERVED_31_MSB		31
#define FIELD_PIPE_STATUS_LANE7_RESERVED_31_WIDTH		2
#define FIELD_PIPE_STATUS_LANE7_RESERVED_31_MASK		0xc0000000
#define FIELD_PIPE_STATUS_LANE7_RESERVED_31_SHIFT_MASK		0x1e
#define FIELD_PIPE_STATUS_LANE7_RESERVED_31_RD(src)	((FIELD_PIPE_STATUS_LANE7_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_RESERVED_31_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_RESERVED_31_WR(dst)	(FIELD_PIPE_STATUS_LANE7_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_RESERVED_31_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_RESERVED_31_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_RESERVED_31_MASK))

#define FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_LSB		14
#define FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_MSB		29
#define FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_WIDTH		16
#define FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_MASK		0x3fffc000
#define FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_SHIFT_MASK		0xe
#define FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_RD(src)	((FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_WR(dst)	(FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_DEBUG_BUS_LANE7_MASK))

#define FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_LSB		13
#define FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_MSB		13
#define FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_MASK		0x00002000
#define FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_SHIFT_MASK		0xd
#define FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_RD(src)	((FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_RECEIVE_EN_MASK))

#define FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_LSB		12
#define FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_MSB		12
#define FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_MASK		0x00001000
#define FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_SHIFT_MASK		0xc
#define FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_RD(src)	((FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_TRANSMIT_EN_MASK))

#define FIELD_PIPE_STATUS_LANE7_TX_RDY_LSB		11
#define FIELD_PIPE_STATUS_LANE7_TX_RDY_MSB		11
#define FIELD_PIPE_STATUS_LANE7_TX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_TX_RDY_MASK		0x00000800
#define FIELD_PIPE_STATUS_LANE7_TX_RDY_SHIFT_MASK		0xb
#define FIELD_PIPE_STATUS_LANE7_TX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE7_TX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_TX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_TX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE7_TX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_TX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_TX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_TX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_TX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_TX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE7_RX_RDY_LSB		10
#define FIELD_PIPE_STATUS_LANE7_RX_RDY_MSB		10
#define FIELD_PIPE_STATUS_LANE7_RX_RDY_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_RX_RDY_MASK		0x00000400
#define FIELD_PIPE_STATUS_LANE7_RX_RDY_SHIFT_MASK		0xa
#define FIELD_PIPE_STATUS_LANE7_RX_RDY_RD(src)	((FIELD_PIPE_STATUS_LANE7_RX_RDY_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_RX_RDY_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_RX_RDY_WR(dst)	(FIELD_PIPE_STATUS_LANE7_RX_RDY_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_RX_RDY_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_RX_RDY_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_RX_RDY_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_RX_RDY_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_RX_RDY_MASK))

#define FIELD_PIPE_STATUS_LANE7_RESERVED_9_LSB		9
#define FIELD_PIPE_STATUS_LANE7_RESERVED_9_MSB		9
#define FIELD_PIPE_STATUS_LANE7_RESERVED_9_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_RESERVED_9_MASK		0x00000200
#define FIELD_PIPE_STATUS_LANE7_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_PIPE_STATUS_LANE7_RESERVED_9_RD(src)	((FIELD_PIPE_STATUS_LANE7_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_RESERVED_9_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_RESERVED_9_WR(dst)	(FIELD_PIPE_STATUS_LANE7_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_RESERVED_9_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_RESERVED_9_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_RESERVED_9_MASK))

#define FIELD_PIPE_STATUS_LANE7_RX_EN_LSB		8
#define FIELD_PIPE_STATUS_LANE7_RX_EN_MSB		8
#define FIELD_PIPE_STATUS_LANE7_RX_EN_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_RX_EN_MASK		0x00000100
#define FIELD_PIPE_STATUS_LANE7_RX_EN_SHIFT_MASK		0x8
#define FIELD_PIPE_STATUS_LANE7_RX_EN_RD(src)	((FIELD_PIPE_STATUS_LANE7_RX_EN_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_RX_EN_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_RX_EN_WR(dst)	(FIELD_PIPE_STATUS_LANE7_RX_EN_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_RX_EN_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_RX_EN_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_RX_EN_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_RX_EN_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_RX_EN_MASK))

#define FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_LSB		7
#define FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_MSB		7
#define FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_MASK		0x00000080
#define FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_SHIFT_MASK		0x7
#define FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_RD(src)	((FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_EN_SYNC_DET_MASK))

#define FIELD_PIPE_STATUS_LANE7_LOS_DET_LSB		6
#define FIELD_PIPE_STATUS_LANE7_LOS_DET_MSB		6
#define FIELD_PIPE_STATUS_LANE7_LOS_DET_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_LOS_DET_MASK		0x00000040
#define FIELD_PIPE_STATUS_LANE7_LOS_DET_SHIFT_MASK		0x6
#define FIELD_PIPE_STATUS_LANE7_LOS_DET_RD(src)	((FIELD_PIPE_STATUS_LANE7_LOS_DET_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_LOS_DET_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_LOS_DET_WR(dst)	(FIELD_PIPE_STATUS_LANE7_LOS_DET_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_LOS_DET_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_LOS_DET_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_LOS_DET_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_LOS_DET_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_LOS_DET_MASK))

#define FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_LSB		5
#define FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_MSB		5
#define FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_MASK		0x00000020
#define FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_SHIFT_MASK		0x5
#define FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_RX_EFIFO_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_LSB		4
#define FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_MSB		4
#define FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_MASK		0x00000010
#define FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_SHIFT_MASK		0x4
#define FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_RD(src)	((FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_WR(dst)	(FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_SYNC_SM_ERR_MASK))

#define FIELD_PIPE_STATUS_LANE7_PD_P0S_T_LSB		3
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_T_MSB		3
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_T_MASK		0x00000008
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_T_SHIFT_MASK		0x3
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_T_RD(src)	((FIELD_PIPE_STATUS_LANE7_PD_P0S_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_PD_P0S_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_T_WR(dst)	(FIELD_PIPE_STATUS_LANE7_PD_P0S_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_PD_P0S_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_PD_P0S_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_PD_P0S_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_PD_P0S_T_MASK))

#define FIELD_PIPE_STATUS_LANE7_PD_P0S_R_LSB		2
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_R_MSB		2
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_R_MASK		0x00000004
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_R_SHIFT_MASK		0x2
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_R_RD(src)	((FIELD_PIPE_STATUS_LANE7_PD_P0S_R_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_PD_P0S_R_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_R_WR(dst)	(FIELD_PIPE_STATUS_LANE7_PD_P0S_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_PD_P0S_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_PD_P0S_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_PD_P0S_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_PD_P0S_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_PD_P0S_R_MASK))

#define FIELD_PIPE_STATUS_LANE7_PD_P1_T_LSB		1
#define FIELD_PIPE_STATUS_LANE7_PD_P1_T_MSB		1
#define FIELD_PIPE_STATUS_LANE7_PD_P1_T_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_PD_P1_T_MASK		0x00000002
#define FIELD_PIPE_STATUS_LANE7_PD_P1_T_SHIFT_MASK		0x1
#define FIELD_PIPE_STATUS_LANE7_PD_P1_T_RD(src)	((FIELD_PIPE_STATUS_LANE7_PD_P1_T_MASK & (uint32_t)(src)) >> FIELD_PIPE_STATUS_LANE7_PD_P1_T_SHIFT_MASK)
#define FIELD_PIPE_STATUS_LANE7_PD_P1_T_WR(dst)	(FIELD_PIPE_STATUS_LANE7_PD_P1_T_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_PD_P1_T_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_PD_P1_T_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_PD_P1_T_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_PD_P1_T_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_PD_P1_T_MASK))

#define FIELD_PIPE_STATUS_LANE7_PD_P1_R_LSB		0
#define FIELD_PIPE_STATUS_LANE7_PD_P1_R_MSB		0
#define FIELD_PIPE_STATUS_LANE7_PD_P1_R_WIDTH		1
#define FIELD_PIPE_STATUS_LANE7_PD_P1_R_MASK		0x00000001
#define FIELD_PIPE_STATUS_LANE7_PD_P1_R_SHIFT_MASK		0x0
#define FIELD_PIPE_STATUS_LANE7_PD_P1_R_RD(src)	((FIELD_PIPE_STATUS_LANE7_PD_P1_R_MASK & (uint32_t)(src)))
#define FIELD_PIPE_STATUS_LANE7_PD_P1_R_WR(dst)	(FIELD_PIPE_STATUS_LANE7_PD_P1_R_MASK & ((uint32_t)(dst) << FIELD_PIPE_STATUS_LANE7_PD_P1_R_SHIFT_MASK))
#define FIELD_PIPE_STATUS_LANE7_PD_P1_R_SET(dst, src)	(((dst) & ~FIELD_PIPE_STATUS_LANE7_PD_P1_R_MASK) | (((uint32_t)(src) << FIELD_PIPE_STATUS_LANE7_PD_P1_R_SHIFT_MASK) & FIELD_PIPE_STATUS_LANE7_PD_P1_R_MASK))

#define RESERVE_BITS_PIPE_STATUS_LANE7 0xc0000200
#define SELF_CLEAR_BITS_PIPE_STATUS_LANE7 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_PIPE_STATUS_LANE7 0x00000000
#define READ_ONLY_BITS_PIPE_STATUS_LANE7 0xffffffff
/****** pipe_status_lane7 END *****/

/*****los_param START *****/
#define FIELD_LOS_PARAM_TH_CNTON_GEN12_LSB		28
#define FIELD_LOS_PARAM_TH_CNTON_GEN12_MSB		31
#define FIELD_LOS_PARAM_TH_CNTON_GEN12_WIDTH		4
#define FIELD_LOS_PARAM_TH_CNTON_GEN12_MASK		0xf0000000
#define FIELD_LOS_PARAM_TH_CNTON_GEN12_SHIFT_MASK		0x1c
#define FIELD_LOS_PARAM_TH_CNTON_GEN12_RD(src)	((FIELD_LOS_PARAM_TH_CNTON_GEN12_MASK & (uint32_t)(src)) >> FIELD_LOS_PARAM_TH_CNTON_GEN12_SHIFT_MASK)
#define FIELD_LOS_PARAM_TH_CNTON_GEN12_WR(dst)	(FIELD_LOS_PARAM_TH_CNTON_GEN12_MASK & ((uint32_t)(dst) << FIELD_LOS_PARAM_TH_CNTON_GEN12_SHIFT_MASK))
#define FIELD_LOS_PARAM_TH_CNTON_GEN12_SET(dst, src)	(((dst) & ~FIELD_LOS_PARAM_TH_CNTON_GEN12_MASK) | (((uint32_t)(src) << FIELD_LOS_PARAM_TH_CNTON_GEN12_SHIFT_MASK) & FIELD_LOS_PARAM_TH_CNTON_GEN12_MASK))

#define FIELD_LOS_PARAM_TH_CNTOFF_GEN12_LSB		24
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN12_MSB		27
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN12_WIDTH		4
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN12_MASK		0x0f000000
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN12_SHIFT_MASK		0x18
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN12_RD(src)	((FIELD_LOS_PARAM_TH_CNTOFF_GEN12_MASK & (uint32_t)(src)) >> FIELD_LOS_PARAM_TH_CNTOFF_GEN12_SHIFT_MASK)
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN12_WR(dst)	(FIELD_LOS_PARAM_TH_CNTOFF_GEN12_MASK & ((uint32_t)(dst) << FIELD_LOS_PARAM_TH_CNTOFF_GEN12_SHIFT_MASK))
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN12_SET(dst, src)	(((dst) & ~FIELD_LOS_PARAM_TH_CNTOFF_GEN12_MASK) | (((uint32_t)(src) << FIELD_LOS_PARAM_TH_CNTOFF_GEN12_SHIFT_MASK) & FIELD_LOS_PARAM_TH_CNTOFF_GEN12_MASK))

#define FIELD_LOS_PARAM_TH_CNTON_GEN3_LSB		20
#define FIELD_LOS_PARAM_TH_CNTON_GEN3_MSB		23
#define FIELD_LOS_PARAM_TH_CNTON_GEN3_WIDTH		4
#define FIELD_LOS_PARAM_TH_CNTON_GEN3_MASK		0x00f00000
#define FIELD_LOS_PARAM_TH_CNTON_GEN3_SHIFT_MASK		0x14
#define FIELD_LOS_PARAM_TH_CNTON_GEN3_RD(src)	((FIELD_LOS_PARAM_TH_CNTON_GEN3_MASK & (uint32_t)(src)) >> FIELD_LOS_PARAM_TH_CNTON_GEN3_SHIFT_MASK)
#define FIELD_LOS_PARAM_TH_CNTON_GEN3_WR(dst)	(FIELD_LOS_PARAM_TH_CNTON_GEN3_MASK & ((uint32_t)(dst) << FIELD_LOS_PARAM_TH_CNTON_GEN3_SHIFT_MASK))
#define FIELD_LOS_PARAM_TH_CNTON_GEN3_SET(dst, src)	(((dst) & ~FIELD_LOS_PARAM_TH_CNTON_GEN3_MASK) | (((uint32_t)(src) << FIELD_LOS_PARAM_TH_CNTON_GEN3_SHIFT_MASK) & FIELD_LOS_PARAM_TH_CNTON_GEN3_MASK))

#define FIELD_LOS_PARAM_TH_CNTOFF_GEN3_LSB		16
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN3_MSB		19
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN3_WIDTH		4
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN3_MASK		0x000f0000
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN3_SHIFT_MASK		0x10
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN3_RD(src)	((FIELD_LOS_PARAM_TH_CNTOFF_GEN3_MASK & (uint32_t)(src)) >> FIELD_LOS_PARAM_TH_CNTOFF_GEN3_SHIFT_MASK)
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN3_WR(dst)	(FIELD_LOS_PARAM_TH_CNTOFF_GEN3_MASK & ((uint32_t)(dst) << FIELD_LOS_PARAM_TH_CNTOFF_GEN3_SHIFT_MASK))
#define FIELD_LOS_PARAM_TH_CNTOFF_GEN3_SET(dst, src)	(((dst) & ~FIELD_LOS_PARAM_TH_CNTOFF_GEN3_MASK) | (((uint32_t)(src) << FIELD_LOS_PARAM_TH_CNTOFF_GEN3_SHIFT_MASK) & FIELD_LOS_PARAM_TH_CNTOFF_GEN3_MASK))

#define FIELD_LOS_PARAM_RESERVED_15_LSB		0
#define FIELD_LOS_PARAM_RESERVED_15_MSB		15
#define FIELD_LOS_PARAM_RESERVED_15_WIDTH		16
#define FIELD_LOS_PARAM_RESERVED_15_MASK		0x0000ffff
#define FIELD_LOS_PARAM_RESERVED_15_SHIFT_MASK		0x0
#define FIELD_LOS_PARAM_RESERVED_15_RD(src)	((FIELD_LOS_PARAM_RESERVED_15_MASK & (uint32_t)(src)))
#define FIELD_LOS_PARAM_RESERVED_15_WR(dst)	(FIELD_LOS_PARAM_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_LOS_PARAM_RESERVED_15_SHIFT_MASK))
#define FIELD_LOS_PARAM_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_LOS_PARAM_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_LOS_PARAM_RESERVED_15_SHIFT_MASK) & FIELD_LOS_PARAM_RESERVED_15_MASK))

#define RESERVE_BITS_LOS_PARAM 0x0000ffff
#define SELF_CLEAR_BITS_LOS_PARAM 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_LOS_PARAM 0x00000000
#define READ_ONLY_BITS_LOS_PARAM 0x00000000
/****** los_param END *****/

/*****serdes_control0 START *****/
#define FIELD_SERDES_CONTROL0_RESERVED_31_LSB		31
#define FIELD_SERDES_CONTROL0_RESERVED_31_MSB		31
#define FIELD_SERDES_CONTROL0_RESERVED_31_WIDTH		1
#define FIELD_SERDES_CONTROL0_RESERVED_31_MASK		0x80000000
#define FIELD_SERDES_CONTROL0_RESERVED_31_SHIFT_MASK		0x1f
#define FIELD_SERDES_CONTROL0_RESERVED_31_RD(src)	((FIELD_SERDES_CONTROL0_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL0_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CONTROL0_RESERVED_31_WR(dst)	(FIELD_SERDES_CONTROL0_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CONTROL0_RESERVED_31_MASK))

#define FIELD_SERDES_CONTROL0_P2S_PLL_CAL_LSB		30
#define FIELD_SERDES_CONTROL0_P2S_PLL_CAL_MSB		30
#define FIELD_SERDES_CONTROL0_P2S_PLL_CAL_WIDTH		1
#define FIELD_SERDES_CONTROL0_P2S_PLL_CAL_MASK		0x40000000
#define FIELD_SERDES_CONTROL0_P2S_PLL_CAL_SHIFT_MASK		0x1e
#define FIELD_SERDES_CONTROL0_P2S_PLL_CAL_RD(src)	((FIELD_SERDES_CONTROL0_P2S_PLL_CAL_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL0_P2S_PLL_CAL_SHIFT_MASK)
#define FIELD_SERDES_CONTROL0_P2S_PLL_CAL_WR(dst)	(FIELD_SERDES_CONTROL0_P2S_PLL_CAL_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_P2S_PLL_CAL_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_P2S_PLL_CAL_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_P2S_PLL_CAL_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_P2S_PLL_CAL_SHIFT_MASK) & FIELD_SERDES_CONTROL0_P2S_PLL_CAL_MASK))

#define FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_LSB		26
#define FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_MSB		29
#define FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_WIDTH		4
#define FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_MASK		0x3c000000
#define FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_SHIFT_MASK		0x1a
#define FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_RD(src)	((FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_SHIFT_MASK)
#define FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_WR(dst)	(FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_SHIFT_MASK) & FIELD_SERDES_CONTROL0_P2S_I_LSPLL_LFRES_MASK))

#define FIELD_SERDES_CONTROL0_RESERVED_25_LSB		22
#define FIELD_SERDES_CONTROL0_RESERVED_25_MSB		25
#define FIELD_SERDES_CONTROL0_RESERVED_25_WIDTH		4
#define FIELD_SERDES_CONTROL0_RESERVED_25_MASK		0x03c00000
#define FIELD_SERDES_CONTROL0_RESERVED_25_SHIFT_MASK		0x16
#define FIELD_SERDES_CONTROL0_RESERVED_25_RD(src)	((FIELD_SERDES_CONTROL0_RESERVED_25_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL0_RESERVED_25_SHIFT_MASK)
#define FIELD_SERDES_CONTROL0_RESERVED_25_WR(dst)	(FIELD_SERDES_CONTROL0_RESERVED_25_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_RESERVED_25_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_RESERVED_25_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_RESERVED_25_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_RESERVED_25_SHIFT_MASK) & FIELD_SERDES_CONTROL0_RESERVED_25_MASK))

#define FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_LSB		21
#define FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_MSB		21
#define FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_WIDTH		1
#define FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_MASK		0x00200000
#define FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_SHIFT_MASK		0x15
#define FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_RD(src)	((FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_SHIFT_MASK)
#define FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_WR(dst)	(FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_SHIFT_MASK) & FIELD_SERDES_CONTROL0_P2S_I_PLLRESETN_MASK))

#define FIELD_SERDES_CONTROL0_RESERVED_20_LSB		20
#define FIELD_SERDES_CONTROL0_RESERVED_20_MSB		20
#define FIELD_SERDES_CONTROL0_RESERVED_20_WIDTH		1
#define FIELD_SERDES_CONTROL0_RESERVED_20_MASK		0x00100000
#define FIELD_SERDES_CONTROL0_RESERVED_20_SHIFT_MASK		0x14
#define FIELD_SERDES_CONTROL0_RESERVED_20_RD(src)	((FIELD_SERDES_CONTROL0_RESERVED_20_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL0_RESERVED_20_SHIFT_MASK)
#define FIELD_SERDES_CONTROL0_RESERVED_20_WR(dst)	(FIELD_SERDES_CONTROL0_RESERVED_20_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_RESERVED_20_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_RESERVED_20_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_RESERVED_20_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_RESERVED_20_SHIFT_MASK) & FIELD_SERDES_CONTROL0_RESERVED_20_MASK))

#define FIELD_SERDES_CONTROL0_RESERVED_19_LSB		19
#define FIELD_SERDES_CONTROL0_RESERVED_19_MSB		19
#define FIELD_SERDES_CONTROL0_RESERVED_19_WIDTH		1
#define FIELD_SERDES_CONTROL0_RESERVED_19_MASK		0x00080000
#define FIELD_SERDES_CONTROL0_RESERVED_19_SHIFT_MASK		0x13
#define FIELD_SERDES_CONTROL0_RESERVED_19_RD(src)	((FIELD_SERDES_CONTROL0_RESERVED_19_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL0_RESERVED_19_SHIFT_MASK)
#define FIELD_SERDES_CONTROL0_RESERVED_19_WR(dst)	(FIELD_SERDES_CONTROL0_RESERVED_19_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_RESERVED_19_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_RESERVED_19_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_RESERVED_19_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_RESERVED_19_SHIFT_MASK) & FIELD_SERDES_CONTROL0_RESERVED_19_MASK))

#define FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_LSB		18
#define FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_MSB		18
#define FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_WIDTH		1
#define FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_MASK		0x00040000
#define FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_SHIFT_MASK		0x12
#define FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_RD(src)	((FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_SHIFT_MASK)
#define FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_WR(dst)	(FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_SHIFT_MASK) & FIELD_SERDES_CONTROL0_P2S_I_LSREFCLKSEL_MASK))

#define FIELD_SERDES_CONTROL0_RESERVED_17_LSB		17
#define FIELD_SERDES_CONTROL0_RESERVED_17_MSB		17
#define FIELD_SERDES_CONTROL0_RESERVED_17_WIDTH		1
#define FIELD_SERDES_CONTROL0_RESERVED_17_MASK		0x00020000
#define FIELD_SERDES_CONTROL0_RESERVED_17_SHIFT_MASK		0x11
#define FIELD_SERDES_CONTROL0_RESERVED_17_RD(src)	((FIELD_SERDES_CONTROL0_RESERVED_17_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL0_RESERVED_17_SHIFT_MASK)
#define FIELD_SERDES_CONTROL0_RESERVED_17_WR(dst)	(FIELD_SERDES_CONTROL0_RESERVED_17_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_RESERVED_17_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_RESERVED_17_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_RESERVED_17_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_RESERVED_17_SHIFT_MASK) & FIELD_SERDES_CONTROL0_RESERVED_17_MASK))

#define FIELD_SERDES_CONTROL0_RESERVED_16_LSB		16
#define FIELD_SERDES_CONTROL0_RESERVED_16_MSB		16
#define FIELD_SERDES_CONTROL0_RESERVED_16_WIDTH		1
#define FIELD_SERDES_CONTROL0_RESERVED_16_MASK		0x00010000
#define FIELD_SERDES_CONTROL0_RESERVED_16_SHIFT_MASK		0x10
#define FIELD_SERDES_CONTROL0_RESERVED_16_RD(src)	((FIELD_SERDES_CONTROL0_RESERVED_16_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL0_RESERVED_16_SHIFT_MASK)
#define FIELD_SERDES_CONTROL0_RESERVED_16_WR(dst)	(FIELD_SERDES_CONTROL0_RESERVED_16_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_RESERVED_16_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_RESERVED_16_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_RESERVED_16_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_RESERVED_16_SHIFT_MASK) & FIELD_SERDES_CONTROL0_RESERVED_16_MASK))

#define FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_LSB		0
#define FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_MSB		15
#define FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_WIDTH		16
#define FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_MASK		0x0000ffff
#define FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_RD(src)	((FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_WR(dst)	(FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_SHIFT_MASK))
#define FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_SHIFT_MASK) & FIELD_SERDES_CONTROL0_P2S_I_ATO_SELECT_MASK))

#define RESERVE_BITS_SERDES_CONTROL0 0x83db0000
#define SELF_CLEAR_BITS_SERDES_CONTROL0 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL0 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL0 0x00000000
/****** serdes_control0 END *****/

/*****serdes_control1 START *****/
#define FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_LSB		28
#define FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_MSB		31
#define FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_WIDTH		4
#define FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_MASK		0xf0000000
#define FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_SHIFT_MASK		0x1c
#define FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_RD(src)	((FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_WR(dst)	(FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_SHIFT_MASK) & FIELD_SERDES_CONTROL1_P2S_I_PLL_SPARE_MASK))

#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_LSB		27
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_MSB		27
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_WIDTH		1
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_MASK		0x08000000
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_SHIFT_MASK		0x1b
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_RD(src)	((FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_WR(dst)	(FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_SHIFT_MASK) & FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CAL_MASK))

#define FIELD_SERDES_CONTROL1_RESERVED_26_LSB		26
#define FIELD_SERDES_CONTROL1_RESERVED_26_MSB		26
#define FIELD_SERDES_CONTROL1_RESERVED_26_WIDTH		1
#define FIELD_SERDES_CONTROL1_RESERVED_26_MASK		0x04000000
#define FIELD_SERDES_CONTROL1_RESERVED_26_SHIFT_MASK		0x1a
#define FIELD_SERDES_CONTROL1_RESERVED_26_RD(src)	((FIELD_SERDES_CONTROL1_RESERVED_26_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_RESERVED_26_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_RESERVED_26_WR(dst)	(FIELD_SERDES_CONTROL1_RESERVED_26_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_RESERVED_26_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_RESERVED_26_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_RESERVED_26_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_RESERVED_26_SHIFT_MASK) & FIELD_SERDES_CONTROL1_RESERVED_26_MASK))

#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_LSB		25
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_MSB		25
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_WIDTH		1
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_MASK		0x02000000
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_SHIFT_MASK		0x19
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_RD(src)	((FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_WR(dst)	(FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_SHIFT_MASK) & FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CLK_DIS_MASK))

#define FIELD_SERDES_CONTROL1_RESERVED_24_LSB		24
#define FIELD_SERDES_CONTROL1_RESERVED_24_MSB		24
#define FIELD_SERDES_CONTROL1_RESERVED_24_WIDTH		1
#define FIELD_SERDES_CONTROL1_RESERVED_24_MASK		0x01000000
#define FIELD_SERDES_CONTROL1_RESERVED_24_SHIFT_MASK		0x18
#define FIELD_SERDES_CONTROL1_RESERVED_24_RD(src)	((FIELD_SERDES_CONTROL1_RESERVED_24_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_RESERVED_24_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_RESERVED_24_WR(dst)	(FIELD_SERDES_CONTROL1_RESERVED_24_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_RESERVED_24_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_RESERVED_24_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_RESERVED_24_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_RESERVED_24_SHIFT_MASK) & FIELD_SERDES_CONTROL1_RESERVED_24_MASK))

#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_LSB		23
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_MSB		23
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_WIDTH		1
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_MASK		0x00800000
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_SHIFT_MASK		0x17
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_RD(src)	((FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_WR(dst)	(FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_SHIFT_MASK) & FIELD_SERDES_CONTROL1_P2S_I_LSPLL_DRV_MASK))

#define FIELD_SERDES_CONTROL1_RESERVED_22_LSB		22
#define FIELD_SERDES_CONTROL1_RESERVED_22_MSB		22
#define FIELD_SERDES_CONTROL1_RESERVED_22_WIDTH		1
#define FIELD_SERDES_CONTROL1_RESERVED_22_MASK		0x00400000
#define FIELD_SERDES_CONTROL1_RESERVED_22_SHIFT_MASK		0x16
#define FIELD_SERDES_CONTROL1_RESERVED_22_RD(src)	((FIELD_SERDES_CONTROL1_RESERVED_22_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_RESERVED_22_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_RESERVED_22_WR(dst)	(FIELD_SERDES_CONTROL1_RESERVED_22_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_RESERVED_22_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_RESERVED_22_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_RESERVED_22_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_RESERVED_22_SHIFT_MASK) & FIELD_SERDES_CONTROL1_RESERVED_22_MASK))

#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_LSB		18
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_MSB		21
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_WIDTH		4
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_MASK		0x003c0000
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_SHIFT_MASK		0x12
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_RD(src)	((FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_WR(dst)	(FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_SHIFT_MASK) & FIELD_SERDES_CONTROL1_P2S_I_LSPLL_VCOVARSEL_MASK))

#define FIELD_SERDES_CONTROL1_RESERVED_17_LSB		14
#define FIELD_SERDES_CONTROL1_RESERVED_17_MSB		17
#define FIELD_SERDES_CONTROL1_RESERVED_17_WIDTH		4
#define FIELD_SERDES_CONTROL1_RESERVED_17_MASK		0x0003c000
#define FIELD_SERDES_CONTROL1_RESERVED_17_SHIFT_MASK		0xe
#define FIELD_SERDES_CONTROL1_RESERVED_17_RD(src)	((FIELD_SERDES_CONTROL1_RESERVED_17_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_RESERVED_17_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_RESERVED_17_WR(dst)	(FIELD_SERDES_CONTROL1_RESERVED_17_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_RESERVED_17_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_RESERVED_17_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_RESERVED_17_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_RESERVED_17_SHIFT_MASK) & FIELD_SERDES_CONTROL1_RESERVED_17_MASK))

#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_LSB		9
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_MSB		13
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_WIDTH		5
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_MASK		0x00003e00
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_SHIFT_MASK		0x9
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_RD(src)	((FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_WR(dst)	(FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_SHIFT_MASK) & FIELD_SERDES_CONTROL1_P2S_I_LSPLL_CP_MASK))

#define FIELD_SERDES_CONTROL1_RESERVED_8_LSB		4
#define FIELD_SERDES_CONTROL1_RESERVED_8_MSB		8
#define FIELD_SERDES_CONTROL1_RESERVED_8_WIDTH		5
#define FIELD_SERDES_CONTROL1_RESERVED_8_MASK		0x000001f0
#define FIELD_SERDES_CONTROL1_RESERVED_8_SHIFT_MASK		0x4
#define FIELD_SERDES_CONTROL1_RESERVED_8_RD(src)	((FIELD_SERDES_CONTROL1_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_RESERVED_8_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_RESERVED_8_WR(dst)	(FIELD_SERDES_CONTROL1_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_RESERVED_8_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_RESERVED_8_SHIFT_MASK) & FIELD_SERDES_CONTROL1_RESERVED_8_MASK))

#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_LSB		2
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_MSB		3
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_WIDTH		2
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_MASK		0x0000000c
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_SHIFT_MASK		0x2
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_RD(src)	((FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_SHIFT_MASK)
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_WR(dst)	(FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_SHIFT_MASK) & FIELD_SERDES_CONTROL1_P2S_I_LSPLL_LFCAP_MASK))

#define FIELD_SERDES_CONTROL1_RESERVED_1_LSB		0
#define FIELD_SERDES_CONTROL1_RESERVED_1_MSB		1
#define FIELD_SERDES_CONTROL1_RESERVED_1_WIDTH		2
#define FIELD_SERDES_CONTROL1_RESERVED_1_MASK		0x00000003
#define FIELD_SERDES_CONTROL1_RESERVED_1_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL1_RESERVED_1_RD(src)	((FIELD_SERDES_CONTROL1_RESERVED_1_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL1_RESERVED_1_WR(dst)	(FIELD_SERDES_CONTROL1_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL1_RESERVED_1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL1_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL1_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL1_RESERVED_1_SHIFT_MASK) & FIELD_SERDES_CONTROL1_RESERVED_1_MASK))

#define RESERVE_BITS_SERDES_CONTROL1 0x0543c1f3
#define SELF_CLEAR_BITS_SERDES_CONTROL1 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL1 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL1 0x00000000
/****** serdes_control1 END *****/

/*****serdes_control2 START *****/
#define FIELD_SERDES_CONTROL2_RESERVED_31_LSB		31
#define FIELD_SERDES_CONTROL2_RESERVED_31_MSB		31
#define FIELD_SERDES_CONTROL2_RESERVED_31_WIDTH		1
#define FIELD_SERDES_CONTROL2_RESERVED_31_MASK		0x80000000
#define FIELD_SERDES_CONTROL2_RESERVED_31_SHIFT_MASK		0x1f
#define FIELD_SERDES_CONTROL2_RESERVED_31_RD(src)	((FIELD_SERDES_CONTROL2_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL2_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CONTROL2_RESERVED_31_WR(dst)	(FIELD_SERDES_CONTROL2_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CONTROL2_RESERVED_31_MASK))

#define FIELD_SERDES_CONTROL2_RESERVED_30_LSB		30
#define FIELD_SERDES_CONTROL2_RESERVED_30_MSB		30
#define FIELD_SERDES_CONTROL2_RESERVED_30_WIDTH		1
#define FIELD_SERDES_CONTROL2_RESERVED_30_MASK		0x40000000
#define FIELD_SERDES_CONTROL2_RESERVED_30_SHIFT_MASK		0x1e
#define FIELD_SERDES_CONTROL2_RESERVED_30_RD(src)	((FIELD_SERDES_CONTROL2_RESERVED_30_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL2_RESERVED_30_SHIFT_MASK)
#define FIELD_SERDES_CONTROL2_RESERVED_30_WR(dst)	(FIELD_SERDES_CONTROL2_RESERVED_30_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_RESERVED_30_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_RESERVED_30_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_RESERVED_30_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_RESERVED_30_SHIFT_MASK) & FIELD_SERDES_CONTROL2_RESERVED_30_MASK))

#define FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_LSB		25
#define FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_MSB		29
#define FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_WIDTH		5
#define FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_MASK		0x3e000000
#define FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_SHIFT_MASK		0x19
#define FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_RD(src)	((FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_SHIFT_MASK)
#define FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_WR(dst)	(FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_SHIFT_MASK) & FIELD_SERDES_CONTROL2_P2S_I_RX_SD_THRESHOLD_LN0_MASK))

#define FIELD_SERDES_CONTROL2_RESERVED_24_LSB		24
#define FIELD_SERDES_CONTROL2_RESERVED_24_MSB		24
#define FIELD_SERDES_CONTROL2_RESERVED_24_WIDTH		1
#define FIELD_SERDES_CONTROL2_RESERVED_24_MASK		0x01000000
#define FIELD_SERDES_CONTROL2_RESERVED_24_SHIFT_MASK		0x18
#define FIELD_SERDES_CONTROL2_RESERVED_24_RD(src)	((FIELD_SERDES_CONTROL2_RESERVED_24_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL2_RESERVED_24_SHIFT_MASK)
#define FIELD_SERDES_CONTROL2_RESERVED_24_WR(dst)	(FIELD_SERDES_CONTROL2_RESERVED_24_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_RESERVED_24_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_RESERVED_24_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_RESERVED_24_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_RESERVED_24_SHIFT_MASK) & FIELD_SERDES_CONTROL2_RESERVED_24_MASK))

#define FIELD_SERDES_CONTROL2_RESERVED_23_LSB		23
#define FIELD_SERDES_CONTROL2_RESERVED_23_MSB		23
#define FIELD_SERDES_CONTROL2_RESERVED_23_WIDTH		1
#define FIELD_SERDES_CONTROL2_RESERVED_23_MASK		0x00800000
#define FIELD_SERDES_CONTROL2_RESERVED_23_SHIFT_MASK		0x17
#define FIELD_SERDES_CONTROL2_RESERVED_23_RD(src)	((FIELD_SERDES_CONTROL2_RESERVED_23_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL2_RESERVED_23_SHIFT_MASK)
#define FIELD_SERDES_CONTROL2_RESERVED_23_WR(dst)	(FIELD_SERDES_CONTROL2_RESERVED_23_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_RESERVED_23_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_RESERVED_23_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_RESERVED_23_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_RESERVED_23_SHIFT_MASK) & FIELD_SERDES_CONTROL2_RESERVED_23_MASK))

#define FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_LSB		22
#define FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_MSB		22
#define FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_WIDTH		1
#define FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_MASK		0x00400000
#define FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_SHIFT_MASK		0x16
#define FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_RD(src)	((FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_SHIFT_MASK)
#define FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_WR(dst)	(FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_SHIFT_MASK) & FIELD_SERDES_CONTROL2_P2S_I_SD_RESETN_LN0_MASK))

#define FIELD_SERDES_CONTROL2_RESERVED_21_LSB		19
#define FIELD_SERDES_CONTROL2_RESERVED_21_MSB		21
#define FIELD_SERDES_CONTROL2_RESERVED_21_WIDTH		3
#define FIELD_SERDES_CONTROL2_RESERVED_21_MASK		0x00380000
#define FIELD_SERDES_CONTROL2_RESERVED_21_SHIFT_MASK		0x13
#define FIELD_SERDES_CONTROL2_RESERVED_21_RD(src)	((FIELD_SERDES_CONTROL2_RESERVED_21_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL2_RESERVED_21_SHIFT_MASK)
#define FIELD_SERDES_CONTROL2_RESERVED_21_WR(dst)	(FIELD_SERDES_CONTROL2_RESERVED_21_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_RESERVED_21_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_RESERVED_21_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_RESERVED_21_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_RESERVED_21_SHIFT_MASK) & FIELD_SERDES_CONTROL2_RESERVED_21_MASK))

#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_LSB		15
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_MSB		18
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_WIDTH		4
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_MASK		0x00078000
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_SHIFT_MASK		0xf
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_RD(src)	((FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_SHIFT_MASK)
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_WR(dst)	(FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_SHIFT_MASK) & FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOVARSEL_PCIE3_MASK))

#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_LSB		10
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_MSB		14
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_WIDTH		5
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_MASK		0x00007c00
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_SHIFT_MASK		0xa
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_RD(src)	((FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_SHIFT_MASK)
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_WR(dst)	(FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_SHIFT_MASK) & FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_PCIE3_MASK))

#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_LSB		5
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_MSB		9
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_WIDTH		5
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_MASK		0x000003e0
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_SHIFT_MASK		0x5
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_RD(src)	((FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_SHIFT_MASK)
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_WR(dst)	(FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_SHIFT_MASK) & FIELD_SERDES_CONTROL2_P2S_I_LSPLL_VCOMOMSEL_MASK))

#define FIELD_SERDES_CONTROL2_RESERVED_4_LSB		0
#define FIELD_SERDES_CONTROL2_RESERVED_4_MSB		4
#define FIELD_SERDES_CONTROL2_RESERVED_4_WIDTH		5
#define FIELD_SERDES_CONTROL2_RESERVED_4_MASK		0x0000001f
#define FIELD_SERDES_CONTROL2_RESERVED_4_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL2_RESERVED_4_RD(src)	((FIELD_SERDES_CONTROL2_RESERVED_4_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL2_RESERVED_4_WR(dst)	(FIELD_SERDES_CONTROL2_RESERVED_4_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL2_RESERVED_4_SHIFT_MASK))
#define FIELD_SERDES_CONTROL2_RESERVED_4_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL2_RESERVED_4_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL2_RESERVED_4_SHIFT_MASK) & FIELD_SERDES_CONTROL2_RESERVED_4_MASK))

#define RESERVE_BITS_SERDES_CONTROL2 0xc1b8001f
#define SELF_CLEAR_BITS_SERDES_CONTROL2 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL2 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL2 0x00000000
/****** serdes_control2 END *****/

/*****serdes_control3 START *****/
#define FIELD_SERDES_CONTROL3_RESERVED_31_LSB		28
#define FIELD_SERDES_CONTROL3_RESERVED_31_MSB		31
#define FIELD_SERDES_CONTROL3_RESERVED_31_WIDTH		5
#define FIELD_SERDES_CONTROL3_RESERVED_31_MASK		0xf0000000
#define FIELD_SERDES_CONTROL3_RESERVED_31_SHIFT_MASK		0x1c
#define FIELD_SERDES_CONTROL3_RESERVED_31_RD(src)	((FIELD_SERDES_CONTROL3_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_RESERVED_31_WR(dst)	(FIELD_SERDES_CONTROL3_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CONTROL3_RESERVED_31_MASK))

#define FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_LSB		27
#define FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_MSB		27
#define FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_WIDTH		1
#define FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_MASK		0x08000000
#define FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_SHIFT_MASK		0x1b
#define FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_RD(src)	((FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_WR(dst)	(FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_SHIFT_MASK) & FIELD_SERDES_CONTROL3_LFPS_NEW_METHOD_MASK))

#define FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_LSB		26
#define FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_MSB		26
#define FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_WIDTH		1
#define FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_MASK		0x04000000
#define FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_SHIFT_MASK		0x1a
#define FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_RD(src)	((FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_WR(dst)	(FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_SHIFT_MASK) & FIELD_SERDES_CONTROL3_RX_LOS_BASED_LFPS_MASK))

#define FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_LSB		25
#define FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_MSB		25
#define FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_WIDTH		1
#define FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_MASK		0x02000000
#define FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_SHIFT_MASK		0x19
#define FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_RD(src)	((FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_WR(dst)	(FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_SHIFT_MASK) & FIELD_SERDES_CONTROL3_NO_RX_LOS_FOR_LFPS_MASK))

#define FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_LSB		24
#define FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_MSB		24
#define FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_WIDTH		1
#define FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_MASK		0x01000000
#define FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_SHIFT_MASK		0x18
#define FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_RD(src)	((FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_WR(dst)	(FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_SHIFT_MASK) & FIELD_SERDES_CONTROL3_RX_LOS_SEL_FOR_LFPS_MASK))

#define FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_LSB		20
#define FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_MSB		23
#define FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_WIDTH		4
#define FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_MASK		0x00f00000
#define FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_SHIFT_MASK		0x14
#define FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_RD(src)	((FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_WR(dst)	(FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_SHIFT_MASK) & FIELD_SERDES_CONTROL3_P2S_I_PLL_SPARE_EXT_MASK))

#define FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_LSB		19
#define FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_MSB		19
#define FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_WIDTH		1
#define FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_MASK		0x00080000
#define FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_SHIFT_MASK		0x13
#define FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_RD(src)	((FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_WR(dst)	(FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_SHIFT_MASK) & FIELD_SERDES_CONTROL3_P2S_TX_SLUMBER_EN_LN0_MASK))

#define FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_LSB		18
#define FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_MSB		18
#define FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_WIDTH		1
#define FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_MASK		0x00040000
#define FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_SHIFT_MASK		0x12
#define FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_RD(src)	((FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_WR(dst)	(FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_SHIFT_MASK) & FIELD_SERDES_CONTROL3_LFPS_CNT_RESET_MASK))

#define FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_LSB		17
#define FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_MSB		17
#define FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_WIDTH		1
#define FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_MASK		0x00020000
#define FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_SHIFT_MASK		0x11
#define FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_RD(src)	((FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_WR(dst)	(FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_SHIFT_MASK) & FIELD_SERDES_CONTROL3_LFPS_EQUAL_DETECT_EN_MASK))

#define FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_LSB		16
#define FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_MSB		16
#define FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_WIDTH		1
#define FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_MASK		0x00010000
#define FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_SHIFT_MASK		0x10
#define FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_RD(src)	((FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_WR(dst)	(FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_SHIFT_MASK) & FIELD_SERDES_CONTROL3_P2S_TX_RESET_EN_MASK))

#define FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_LSB		15
#define FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_MSB		15
#define FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_WIDTH		1
#define FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_MASK		0x00008000
#define FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_SHIFT_MASK		0xf
#define FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_RD(src)	((FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_WR(dst)	(FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_SHIFT_MASK) & FIELD_SERDES_CONTROL3_CLOCK_GATE_EN_MASK))

#define FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_LSB		14
#define FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_MSB		14
#define FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_WIDTH		1
#define FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_MASK		0x00004000
#define FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_SHIFT_MASK		0xe
#define FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_RD(src)	((FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_WR(dst)	(FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_SHIFT_MASK) & FIELD_SERDES_CONTROL3_LFPS_TRANSMIT_EN_MASK))

#define FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_LSB		13
#define FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_MSB		13
#define FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_WIDTH		1
#define FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_MASK		0x00002000
#define FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_SHIFT_MASK		0xd
#define FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_RD(src)	((FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_WR(dst)	(FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_SHIFT_MASK) & FIELD_SERDES_CONTROL3_P2S_FIFOWREN_LN0_MASK))

#define FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_LSB		12
#define FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_MSB		12
#define FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_WIDTH		1
#define FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_MASK		0x00001000
#define FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_SHIFT_MASK		0xc
#define FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_RD(src)	((FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_WR(dst)	(FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_SHIFT_MASK) & FIELD_SERDES_CONTROL3_P2S_I_RX_RESETN_LN0_MASK))

#define FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_LSB		11
#define FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_MSB		11
#define FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_WIDTH		1
#define FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_MASK		0x00000800
#define FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_SHIFT_MASK		0xb
#define FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_RD(src)	((FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_WR(dst)	(FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_SHIFT_MASK) & FIELD_SERDES_CONTROL3_P2S_I_TX_RESETN_LN0_MASK))

#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_LSB		7
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_MSB		10
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_WIDTH		4
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_MASK		0x00000780
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_SHIFT_MASK		0x7
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_RD(src)	((FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_WR(dst)	(FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_SHIFT_MASK) & FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_LN0_MASK))

#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_LSB		6
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_MSB		6
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_WIDTH		1
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_MASK		0x00000040
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_SHIFT_MASK		0x6
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_RD(src)	((FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_SHIFT_MASK)
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_WR(dst)	(FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_SHIFT_MASK) & FIELD_SERDES_CONTROL3_P2S_I_TX_AMP_EN_LN0_MASK))

#define FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_LSB		0
#define FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_MSB		5
#define FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_WIDTH		6
#define FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_MASK		0x0000003f
#define FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_RD(src)	((FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_WR(dst)	(FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_SHIFT_MASK))
#define FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_SHIFT_MASK) & FIELD_SERDES_CONTROL3_P2S_I_RXLOS_FIL_VALUE_LN0_MASK))

#define RESERVE_BITS_SERDES_CONTROL3 0xf8000000
#define SELF_CLEAR_BITS_SERDES_CONTROL3 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL3 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL3 0x00000000
/****** serdes_control3 END *****/

/*****serdes_control4 START *****/
#define FIELD_SERDES_CONTROL4_RESERVED_31_LSB		25
#define FIELD_SERDES_CONTROL4_RESERVED_31_MSB		31
#define FIELD_SERDES_CONTROL4_RESERVED_31_WIDTH		7
#define FIELD_SERDES_CONTROL4_RESERVED_31_MASK		0xfe000000
#define FIELD_SERDES_CONTROL4_RESERVED_31_SHIFT_MASK		0x19
#define FIELD_SERDES_CONTROL4_RESERVED_31_RD(src)	((FIELD_SERDES_CONTROL4_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_RESERVED_31_WR(dst)	(FIELD_SERDES_CONTROL4_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CONTROL4_RESERVED_31_MASK))

#define FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_LSB		24
#define FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_MSB		24
#define FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_WIDTH		1
#define FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_MASK		0x01000000
#define FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_SHIFT_MASK		0x18
#define FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_RD(src)	((FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_WR(dst)	(FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_SHIFT_MASK) & FIELD_SERDES_CONTROL4_P2S_TX_SLUMBER_EN_LN1_MASK))

#define FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_LSB		23
#define FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_MSB		23
#define FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_WIDTH		1
#define FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_MASK		0x00800000
#define FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_SHIFT_MASK		0x17
#define FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_RD(src)	((FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_WR(dst)	(FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_SHIFT_MASK) & FIELD_SERDES_CONTROL4_P2S_FIFOWREN_LN1_MASK))

#define FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_LSB		22
#define FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_MSB		22
#define FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_WIDTH		1
#define FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_MASK		0x00400000
#define FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_SHIFT_MASK		0x16
#define FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_RD(src)	((FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_WR(dst)	(FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_SHIFT_MASK) & FIELD_SERDES_CONTROL4_P2S_I_RX_RESETN_LN1_MASK))

#define FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_LSB		21
#define FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_MSB		21
#define FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_WIDTH		1
#define FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_MASK		0x00200000
#define FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_SHIFT_MASK		0x15
#define FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_RD(src)	((FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_WR(dst)	(FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_SHIFT_MASK) & FIELD_SERDES_CONTROL4_P2S_I_TX_RESETN_LN1_MASK))

#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_LSB		17
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_MSB		20
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_WIDTH		4
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_MASK		0x001e0000
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_SHIFT_MASK		0x11
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_RD(src)	((FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_WR(dst)	(FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_SHIFT_MASK) & FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_LN1_MASK))

#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_LSB		16
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_MSB		16
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_WIDTH		1
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_MASK		0x00010000
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_SHIFT_MASK		0x10
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_RD(src)	((FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_WR(dst)	(FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_SHIFT_MASK) & FIELD_SERDES_CONTROL4_P2S_I_TX_AMP_EN_LN1_MASK))

#define FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_LSB		10
#define FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_MSB		15
#define FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_WIDTH		6
#define FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_MASK		0x0000fc00
#define FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_SHIFT_MASK		0xa
#define FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_RD(src)	((FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_WR(dst)	(FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_SHIFT_MASK) & FIELD_SERDES_CONTROL4_P2S_I_RXLOS_FIL_VALUE_LN1_MASK))

#define FIELD_SERDES_CONTROL4_RESERVED_9_LSB		9
#define FIELD_SERDES_CONTROL4_RESERVED_9_MSB		9
#define FIELD_SERDES_CONTROL4_RESERVED_9_WIDTH		1
#define FIELD_SERDES_CONTROL4_RESERVED_9_MASK		0x00000200
#define FIELD_SERDES_CONTROL4_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_SERDES_CONTROL4_RESERVED_9_RD(src)	((FIELD_SERDES_CONTROL4_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_RESERVED_9_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_RESERVED_9_WR(dst)	(FIELD_SERDES_CONTROL4_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_RESERVED_9_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_RESERVED_9_SHIFT_MASK) & FIELD_SERDES_CONTROL4_RESERVED_9_MASK))

#define FIELD_SERDES_CONTROL4_RESERVED_8_LSB		8
#define FIELD_SERDES_CONTROL4_RESERVED_8_MSB		8
#define FIELD_SERDES_CONTROL4_RESERVED_8_WIDTH		1
#define FIELD_SERDES_CONTROL4_RESERVED_8_MASK		0x00000100
#define FIELD_SERDES_CONTROL4_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_SERDES_CONTROL4_RESERVED_8_RD(src)	((FIELD_SERDES_CONTROL4_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_RESERVED_8_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_RESERVED_8_WR(dst)	(FIELD_SERDES_CONTROL4_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_RESERVED_8_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_RESERVED_8_SHIFT_MASK) & FIELD_SERDES_CONTROL4_RESERVED_8_MASK))

#define FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_LSB		3
#define FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_MSB		7
#define FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_WIDTH		5
#define FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_MASK		0x000000f8
#define FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_SHIFT_MASK		0x3
#define FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_RD(src)	((FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_WR(dst)	(FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_SHIFT_MASK) & FIELD_SERDES_CONTROL4_P2S_I_RX_SD_THRESHOLD_LN1_MASK))

#define FIELD_SERDES_CONTROL4_RESERVED_2_LSB		2
#define FIELD_SERDES_CONTROL4_RESERVED_2_MSB		2
#define FIELD_SERDES_CONTROL4_RESERVED_2_WIDTH		1
#define FIELD_SERDES_CONTROL4_RESERVED_2_MASK		0x00000004
#define FIELD_SERDES_CONTROL4_RESERVED_2_SHIFT_MASK		0x2
#define FIELD_SERDES_CONTROL4_RESERVED_2_RD(src)	((FIELD_SERDES_CONTROL4_RESERVED_2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_RESERVED_2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_RESERVED_2_WR(dst)	(FIELD_SERDES_CONTROL4_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_RESERVED_2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_RESERVED_2_SHIFT_MASK) & FIELD_SERDES_CONTROL4_RESERVED_2_MASK))

#define FIELD_SERDES_CONTROL4_RESERVED_1_LSB		1
#define FIELD_SERDES_CONTROL4_RESERVED_1_MSB		1
#define FIELD_SERDES_CONTROL4_RESERVED_1_WIDTH		1
#define FIELD_SERDES_CONTROL4_RESERVED_1_MASK		0x00000002
#define FIELD_SERDES_CONTROL4_RESERVED_1_SHIFT_MASK		0x1
#define FIELD_SERDES_CONTROL4_RESERVED_1_RD(src)	((FIELD_SERDES_CONTROL4_RESERVED_1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL4_RESERVED_1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL4_RESERVED_1_WR(dst)	(FIELD_SERDES_CONTROL4_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_RESERVED_1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_RESERVED_1_SHIFT_MASK) & FIELD_SERDES_CONTROL4_RESERVED_1_MASK))

#define FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_LSB		0
#define FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_MSB		0
#define FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_WIDTH		1
#define FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_MASK		0x00000001
#define FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_RD(src)	((FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_WR(dst)	(FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_SHIFT_MASK) & FIELD_SERDES_CONTROL4_P2S_I_SD_RESETN_LN1_MASK))

#define RESERVE_BITS_SERDES_CONTROL4 0xfe000306
#define SELF_CLEAR_BITS_SERDES_CONTROL4 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL4 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL4 0x00000000
/****** serdes_control4 END *****/

/*****serdes_control5 START *****/
#define FIELD_SERDES_CONTROL5_RESERVED_31_LSB		25
#define FIELD_SERDES_CONTROL5_RESERVED_31_MSB		31
#define FIELD_SERDES_CONTROL5_RESERVED_31_WIDTH		7
#define FIELD_SERDES_CONTROL5_RESERVED_31_MASK		0xfe000000
#define FIELD_SERDES_CONTROL5_RESERVED_31_SHIFT_MASK		0x19
#define FIELD_SERDES_CONTROL5_RESERVED_31_RD(src)	((FIELD_SERDES_CONTROL5_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_RESERVED_31_WR(dst)	(FIELD_SERDES_CONTROL5_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CONTROL5_RESERVED_31_MASK))

#define FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_LSB		24
#define FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_MSB		24
#define FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_WIDTH		1
#define FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_MASK		0x01000000
#define FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_SHIFT_MASK		0x18
#define FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_RD(src)	((FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_WR(dst)	(FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_SHIFT_MASK) & FIELD_SERDES_CONTROL5_P2S_TX_SLUMBER_EN_LN2_MASK))

#define FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_LSB		23
#define FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_MSB		23
#define FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_WIDTH		1
#define FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_MASK		0x00800000
#define FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_SHIFT_MASK		0x17
#define FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_RD(src)	((FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_WR(dst)	(FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_SHIFT_MASK) & FIELD_SERDES_CONTROL5_P2S_FIFOWREN_LN2_MASK))

#define FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_LSB		22
#define FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_MSB		22
#define FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_WIDTH		1
#define FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_MASK		0x00400000
#define FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_SHIFT_MASK		0x16
#define FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_RD(src)	((FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_WR(dst)	(FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_SHIFT_MASK) & FIELD_SERDES_CONTROL5_P2S_I_RX_RESETN_LN2_MASK))

#define FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_LSB		21
#define FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_MSB		21
#define FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_WIDTH		1
#define FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_MASK		0x00200000
#define FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_SHIFT_MASK		0x15
#define FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_RD(src)	((FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_WR(dst)	(FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_SHIFT_MASK) & FIELD_SERDES_CONTROL5_P2S_I_TX_RESETN_LN2_MASK))

#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_LSB		17
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_MSB		20
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_WIDTH		4
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_MASK		0x001e0000
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_SHIFT_MASK		0x11
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_RD(src)	((FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_WR(dst)	(FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_SHIFT_MASK) & FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_LN2_MASK))

#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_LSB		16
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_MSB		16
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_WIDTH		1
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_MASK		0x00010000
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_SHIFT_MASK		0x10
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_RD(src)	((FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_WR(dst)	(FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_SHIFT_MASK) & FIELD_SERDES_CONTROL5_P2S_I_TX_AMP_EN_LN2_MASK))

#define FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_LSB		10
#define FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_MSB		15
#define FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_WIDTH		6
#define FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_MASK		0x0000fc00
#define FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_SHIFT_MASK		0xa
#define FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_RD(src)	((FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_WR(dst)	(FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_SHIFT_MASK) & FIELD_SERDES_CONTROL5_P2S_I_RXLOS_FIL_VALUE_LN2_MASK))

#define FIELD_SERDES_CONTROL5_RESERVED_9_LSB		9
#define FIELD_SERDES_CONTROL5_RESERVED_9_MSB		9
#define FIELD_SERDES_CONTROL5_RESERVED_9_WIDTH		1
#define FIELD_SERDES_CONTROL5_RESERVED_9_MASK		0x00000200
#define FIELD_SERDES_CONTROL5_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_SERDES_CONTROL5_RESERVED_9_RD(src)	((FIELD_SERDES_CONTROL5_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_RESERVED_9_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_RESERVED_9_WR(dst)	(FIELD_SERDES_CONTROL5_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_RESERVED_9_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_RESERVED_9_SHIFT_MASK) & FIELD_SERDES_CONTROL5_RESERVED_9_MASK))

#define FIELD_SERDES_CONTROL5_RESERVED_8_LSB		8
#define FIELD_SERDES_CONTROL5_RESERVED_8_MSB		8
#define FIELD_SERDES_CONTROL5_RESERVED_8_WIDTH		1
#define FIELD_SERDES_CONTROL5_RESERVED_8_MASK		0x00000100
#define FIELD_SERDES_CONTROL5_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_SERDES_CONTROL5_RESERVED_8_RD(src)	((FIELD_SERDES_CONTROL5_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_RESERVED_8_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_RESERVED_8_WR(dst)	(FIELD_SERDES_CONTROL5_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_RESERVED_8_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_RESERVED_8_SHIFT_MASK) & FIELD_SERDES_CONTROL5_RESERVED_8_MASK))

#define FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_LSB		3
#define FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_MSB		7
#define FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_WIDTH		5
#define FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_MASK		0x000000f8
#define FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_SHIFT_MASK		0x3
#define FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_RD(src)	((FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_WR(dst)	(FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_SHIFT_MASK) & FIELD_SERDES_CONTROL5_P2S_I_RX_SD_THRESHOLD_LN2_MASK))

#define FIELD_SERDES_CONTROL5_RESERVED_2_LSB		2
#define FIELD_SERDES_CONTROL5_RESERVED_2_MSB		2
#define FIELD_SERDES_CONTROL5_RESERVED_2_WIDTH		1
#define FIELD_SERDES_CONTROL5_RESERVED_2_MASK		0x00000004
#define FIELD_SERDES_CONTROL5_RESERVED_2_SHIFT_MASK		0x2
#define FIELD_SERDES_CONTROL5_RESERVED_2_RD(src)	((FIELD_SERDES_CONTROL5_RESERVED_2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_RESERVED_2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_RESERVED_2_WR(dst)	(FIELD_SERDES_CONTROL5_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_RESERVED_2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_RESERVED_2_SHIFT_MASK) & FIELD_SERDES_CONTROL5_RESERVED_2_MASK))

#define FIELD_SERDES_CONTROL5_RESERVED_1_LSB		1
#define FIELD_SERDES_CONTROL5_RESERVED_1_MSB		1
#define FIELD_SERDES_CONTROL5_RESERVED_1_WIDTH		1
#define FIELD_SERDES_CONTROL5_RESERVED_1_MASK		0x00000002
#define FIELD_SERDES_CONTROL5_RESERVED_1_SHIFT_MASK		0x1
#define FIELD_SERDES_CONTROL5_RESERVED_1_RD(src)	((FIELD_SERDES_CONTROL5_RESERVED_1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL5_RESERVED_1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL5_RESERVED_1_WR(dst)	(FIELD_SERDES_CONTROL5_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_RESERVED_1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_RESERVED_1_SHIFT_MASK) & FIELD_SERDES_CONTROL5_RESERVED_1_MASK))

#define FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_LSB		0
#define FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_MSB		0
#define FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_WIDTH		1
#define FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_MASK		0x00000001
#define FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_RD(src)	((FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_WR(dst)	(FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_SHIFT_MASK) & FIELD_SERDES_CONTROL5_P2S_I_SD_RESETN_LN2_MASK))

#define RESERVE_BITS_SERDES_CONTROL5 0xfe000306
#define SELF_CLEAR_BITS_SERDES_CONTROL5 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL5 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL5 0x00000000
/****** serdes_control5 END *****/

/*****serdes_control6 START *****/
#define FIELD_SERDES_CONTROL6_RESERVED_31_LSB		25
#define FIELD_SERDES_CONTROL6_RESERVED_31_MSB		31
#define FIELD_SERDES_CONTROL6_RESERVED_31_WIDTH		7
#define FIELD_SERDES_CONTROL6_RESERVED_31_MASK		0xfe000000
#define FIELD_SERDES_CONTROL6_RESERVED_31_SHIFT_MASK		0x19
#define FIELD_SERDES_CONTROL6_RESERVED_31_RD(src)	((FIELD_SERDES_CONTROL6_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_RESERVED_31_WR(dst)	(FIELD_SERDES_CONTROL6_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CONTROL6_RESERVED_31_MASK))

#define FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_LSB		24
#define FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_MSB		24
#define FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_WIDTH		1
#define FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_MASK		0x01000000
#define FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_SHIFT_MASK		0x18
#define FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_RD(src)	((FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_WR(dst)	(FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_SHIFT_MASK) & FIELD_SERDES_CONTROL6_P2S_TX_SLUMBER_EN_LN3_MASK))

#define FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_LSB		23
#define FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_MSB		23
#define FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_WIDTH		1
#define FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_MASK		0x00800000
#define FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_SHIFT_MASK		0x17
#define FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_RD(src)	((FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_WR(dst)	(FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_SHIFT_MASK) & FIELD_SERDES_CONTROL6_P2S_FIFOWREN_LN3_MASK))

#define FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_LSB		22
#define FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_MSB		22
#define FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_WIDTH		1
#define FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_MASK		0x00400000
#define FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_SHIFT_MASK		0x16
#define FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_RD(src)	((FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_WR(dst)	(FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_SHIFT_MASK) & FIELD_SERDES_CONTROL6_P2S_I_RX_RESETN_LN3_MASK))

#define FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_LSB		21
#define FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_MSB		21
#define FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_WIDTH		1
#define FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_MASK		0x00200000
#define FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_SHIFT_MASK		0x15
#define FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_RD(src)	((FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_WR(dst)	(FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_SHIFT_MASK) & FIELD_SERDES_CONTROL6_P2S_I_TX_RESETN_LN3_MASK))

#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_LSB		17
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_MSB		20
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_WIDTH		4
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_MASK		0x001e0000
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_SHIFT_MASK		0x11
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_RD(src)	((FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_WR(dst)	(FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_SHIFT_MASK) & FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_LN3_MASK))

#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_LSB		16
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_MSB		16
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_WIDTH		1
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_MASK		0x00010000
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_SHIFT_MASK		0x10
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_RD(src)	((FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_WR(dst)	(FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_SHIFT_MASK) & FIELD_SERDES_CONTROL6_P2S_I_TX_AMP_EN_LN3_MASK))

#define FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_LSB		10
#define FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_MSB		15
#define FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_WIDTH		6
#define FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_MASK		0x0000fc00
#define FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_SHIFT_MASK		0xa
#define FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_RD(src)	((FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_WR(dst)	(FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_SHIFT_MASK) & FIELD_SERDES_CONTROL6_P2S_I_RXLOS_FIL_VALUE_LN3_MASK))

#define FIELD_SERDES_CONTROL6_RESERVED_9_LSB		9
#define FIELD_SERDES_CONTROL6_RESERVED_9_MSB		9
#define FIELD_SERDES_CONTROL6_RESERVED_9_WIDTH		1
#define FIELD_SERDES_CONTROL6_RESERVED_9_MASK		0x00000200
#define FIELD_SERDES_CONTROL6_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_SERDES_CONTROL6_RESERVED_9_RD(src)	((FIELD_SERDES_CONTROL6_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_RESERVED_9_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_RESERVED_9_WR(dst)	(FIELD_SERDES_CONTROL6_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_RESERVED_9_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_RESERVED_9_SHIFT_MASK) & FIELD_SERDES_CONTROL6_RESERVED_9_MASK))

#define FIELD_SERDES_CONTROL6_RESERVED_8_LSB		8
#define FIELD_SERDES_CONTROL6_RESERVED_8_MSB		8
#define FIELD_SERDES_CONTROL6_RESERVED_8_WIDTH		1
#define FIELD_SERDES_CONTROL6_RESERVED_8_MASK		0x00000100
#define FIELD_SERDES_CONTROL6_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_SERDES_CONTROL6_RESERVED_8_RD(src)	((FIELD_SERDES_CONTROL6_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_RESERVED_8_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_RESERVED_8_WR(dst)	(FIELD_SERDES_CONTROL6_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_RESERVED_8_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_RESERVED_8_SHIFT_MASK) & FIELD_SERDES_CONTROL6_RESERVED_8_MASK))

#define FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_LSB		3
#define FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_MSB		7
#define FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_WIDTH		5
#define FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_MASK		0x000000f8
#define FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_SHIFT_MASK		0x3
#define FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_RD(src)	((FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_WR(dst)	(FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_SHIFT_MASK) & FIELD_SERDES_CONTROL6_P2S_I_RX_SD_THRESHOLD_LN3_MASK))

#define FIELD_SERDES_CONTROL6_RESERVED_2_LSB		2
#define FIELD_SERDES_CONTROL6_RESERVED_2_MSB		2
#define FIELD_SERDES_CONTROL6_RESERVED_2_WIDTH		1
#define FIELD_SERDES_CONTROL6_RESERVED_2_MASK		0x00000004
#define FIELD_SERDES_CONTROL6_RESERVED_2_SHIFT_MASK		0x2
#define FIELD_SERDES_CONTROL6_RESERVED_2_RD(src)	((FIELD_SERDES_CONTROL6_RESERVED_2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_RESERVED_2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_RESERVED_2_WR(dst)	(FIELD_SERDES_CONTROL6_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_RESERVED_2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_RESERVED_2_SHIFT_MASK) & FIELD_SERDES_CONTROL6_RESERVED_2_MASK))

#define FIELD_SERDES_CONTROL6_RESERVED_1_LSB		1
#define FIELD_SERDES_CONTROL6_RESERVED_1_MSB		1
#define FIELD_SERDES_CONTROL6_RESERVED_1_WIDTH		1
#define FIELD_SERDES_CONTROL6_RESERVED_1_MASK		0x00000002
#define FIELD_SERDES_CONTROL6_RESERVED_1_SHIFT_MASK		0x1
#define FIELD_SERDES_CONTROL6_RESERVED_1_RD(src)	((FIELD_SERDES_CONTROL6_RESERVED_1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL6_RESERVED_1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL6_RESERVED_1_WR(dst)	(FIELD_SERDES_CONTROL6_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_RESERVED_1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_RESERVED_1_SHIFT_MASK) & FIELD_SERDES_CONTROL6_RESERVED_1_MASK))

#define FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_LSB		0
#define FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_MSB		0
#define FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_WIDTH		1
#define FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_MASK		0x00000001
#define FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_RD(src)	((FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_WR(dst)	(FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_SHIFT_MASK))
#define FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_SHIFT_MASK) & FIELD_SERDES_CONTROL6_P2S_I_SD_RESETN_LN3_MASK))

#define RESERVE_BITS_SERDES_CONTROL6 0xfe000306
#define SELF_CLEAR_BITS_SERDES_CONTROL6 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL6 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL6 0x00000000
/****** serdes_control6 END *****/

/*****serdes_control7 START *****/
#define FIELD_SERDES_CONTROL7_RESERVED_31_LSB		25
#define FIELD_SERDES_CONTROL7_RESERVED_31_MSB		31
#define FIELD_SERDES_CONTROL7_RESERVED_31_WIDTH		7
#define FIELD_SERDES_CONTROL7_RESERVED_31_MASK		0xfe000000
#define FIELD_SERDES_CONTROL7_RESERVED_31_SHIFT_MASK		0x19
#define FIELD_SERDES_CONTROL7_RESERVED_31_RD(src)	((FIELD_SERDES_CONTROL7_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_RESERVED_31_WR(dst)	(FIELD_SERDES_CONTROL7_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CONTROL7_RESERVED_31_MASK))

#define FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_LSB		24
#define FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_MSB		24
#define FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_WIDTH		1
#define FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_MASK		0x01000000
#define FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_SHIFT_MASK		0x18
#define FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_RD(src)	((FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_WR(dst)	(FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_SHIFT_MASK) & FIELD_SERDES_CONTROL7_P2S_TX_SLUMBER_EN_LN4_MASK))

#define FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_LSB		23
#define FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_MSB		23
#define FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_WIDTH		1
#define FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_MASK		0x00800000
#define FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_SHIFT_MASK		0x17
#define FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_RD(src)	((FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_WR(dst)	(FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_SHIFT_MASK) & FIELD_SERDES_CONTROL7_P2S_FIFOWREN_LN4_MASK))

#define FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_LSB		22
#define FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_MSB		22
#define FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_WIDTH		1
#define FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_MASK		0x00400000
#define FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_SHIFT_MASK		0x16
#define FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_RD(src)	((FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_WR(dst)	(FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_SHIFT_MASK) & FIELD_SERDES_CONTROL7_P2S_I_RX_RESETN_LN4_MASK))

#define FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_LSB		21
#define FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_MSB		21
#define FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_WIDTH		1
#define FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_MASK		0x00200000
#define FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_SHIFT_MASK		0x15
#define FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_RD(src)	((FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_WR(dst)	(FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_SHIFT_MASK) & FIELD_SERDES_CONTROL7_P2S_I_TX_RESETN_LN4_MASK))

#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_LSB		17
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_MSB		20
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_WIDTH		4
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_MASK		0x001e0000
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_SHIFT_MASK		0x11
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_RD(src)	((FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_WR(dst)	(FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_SHIFT_MASK) & FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_LN4_MASK))

#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_LSB		16
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_MSB		16
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_WIDTH		1
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_MASK		0x00010000
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_SHIFT_MASK		0x10
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_RD(src)	((FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_WR(dst)	(FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_SHIFT_MASK) & FIELD_SERDES_CONTROL7_P2S_I_TX_AMP_EN_LN4_MASK))

#define FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_LSB		10
#define FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_MSB		15
#define FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_WIDTH		6
#define FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_MASK		0x0000fc00
#define FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_SHIFT_MASK		0xa
#define FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_RD(src)	((FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_WR(dst)	(FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_SHIFT_MASK) & FIELD_SERDES_CONTROL7_P2S_I_RXLOS_FIL_VALUE_LN4_MASK))

#define FIELD_SERDES_CONTROL7_RESERVED_9_LSB		9
#define FIELD_SERDES_CONTROL7_RESERVED_9_MSB		9
#define FIELD_SERDES_CONTROL7_RESERVED_9_WIDTH		1
#define FIELD_SERDES_CONTROL7_RESERVED_9_MASK		0x00000200
#define FIELD_SERDES_CONTROL7_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_SERDES_CONTROL7_RESERVED_9_RD(src)	((FIELD_SERDES_CONTROL7_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_RESERVED_9_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_RESERVED_9_WR(dst)	(FIELD_SERDES_CONTROL7_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_RESERVED_9_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_RESERVED_9_SHIFT_MASK) & FIELD_SERDES_CONTROL7_RESERVED_9_MASK))

#define FIELD_SERDES_CONTROL7_RESERVED_8_LSB		8
#define FIELD_SERDES_CONTROL7_RESERVED_8_MSB		8
#define FIELD_SERDES_CONTROL7_RESERVED_8_WIDTH		1
#define FIELD_SERDES_CONTROL7_RESERVED_8_MASK		0x00000100
#define FIELD_SERDES_CONTROL7_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_SERDES_CONTROL7_RESERVED_8_RD(src)	((FIELD_SERDES_CONTROL7_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_RESERVED_8_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_RESERVED_8_WR(dst)	(FIELD_SERDES_CONTROL7_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_RESERVED_8_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_RESERVED_8_SHIFT_MASK) & FIELD_SERDES_CONTROL7_RESERVED_8_MASK))

#define FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_LSB		3
#define FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_MSB		7
#define FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_WIDTH		5
#define FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_MASK		0x000000f8
#define FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_SHIFT_MASK		0x3
#define FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_RD(src)	((FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_WR(dst)	(FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_SHIFT_MASK) & FIELD_SERDES_CONTROL7_P2S_I_RX_SD_THRESHOLD_LN4_MASK))

#define FIELD_SERDES_CONTROL7_RESERVED_2_LSB		2
#define FIELD_SERDES_CONTROL7_RESERVED_2_MSB		2
#define FIELD_SERDES_CONTROL7_RESERVED_2_WIDTH		1
#define FIELD_SERDES_CONTROL7_RESERVED_2_MASK		0x00000004
#define FIELD_SERDES_CONTROL7_RESERVED_2_SHIFT_MASK		0x2
#define FIELD_SERDES_CONTROL7_RESERVED_2_RD(src)	((FIELD_SERDES_CONTROL7_RESERVED_2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_RESERVED_2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_RESERVED_2_WR(dst)	(FIELD_SERDES_CONTROL7_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_RESERVED_2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_RESERVED_2_SHIFT_MASK) & FIELD_SERDES_CONTROL7_RESERVED_2_MASK))

#define FIELD_SERDES_CONTROL7_RESERVED_1_LSB		1
#define FIELD_SERDES_CONTROL7_RESERVED_1_MSB		1
#define FIELD_SERDES_CONTROL7_RESERVED_1_WIDTH		1
#define FIELD_SERDES_CONTROL7_RESERVED_1_MASK		0x00000002
#define FIELD_SERDES_CONTROL7_RESERVED_1_SHIFT_MASK		0x1
#define FIELD_SERDES_CONTROL7_RESERVED_1_RD(src)	((FIELD_SERDES_CONTROL7_RESERVED_1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL7_RESERVED_1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL7_RESERVED_1_WR(dst)	(FIELD_SERDES_CONTROL7_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_RESERVED_1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_RESERVED_1_SHIFT_MASK) & FIELD_SERDES_CONTROL7_RESERVED_1_MASK))

#define FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_LSB		0
#define FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_MSB		0
#define FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_WIDTH		1
#define FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_MASK		0x00000001
#define FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_RD(src)	((FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_WR(dst)	(FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_SHIFT_MASK))
#define FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_SHIFT_MASK) & FIELD_SERDES_CONTROL7_P2S_I_SD_RESETN_LN4_MASK))

#define RESERVE_BITS_SERDES_CONTROL7 0xfe000306
#define SELF_CLEAR_BITS_SERDES_CONTROL7 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL7 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL7 0x00000000
/****** serdes_control7 END *****/

/*****serdes_control8 START *****/
#define FIELD_SERDES_CONTROL8_RESERVED_31_LSB		25
#define FIELD_SERDES_CONTROL8_RESERVED_31_MSB		31
#define FIELD_SERDES_CONTROL8_RESERVED_31_WIDTH		7
#define FIELD_SERDES_CONTROL8_RESERVED_31_MASK		0xfe000000
#define FIELD_SERDES_CONTROL8_RESERVED_31_SHIFT_MASK		0x19
#define FIELD_SERDES_CONTROL8_RESERVED_31_RD(src)	((FIELD_SERDES_CONTROL8_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_RESERVED_31_WR(dst)	(FIELD_SERDES_CONTROL8_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CONTROL8_RESERVED_31_MASK))

#define FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_LSB		24
#define FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_MSB		24
#define FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_WIDTH		1
#define FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_MASK		0x01000000
#define FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_SHIFT_MASK		0x18
#define FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_RD(src)	((FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_WR(dst)	(FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_SHIFT_MASK) & FIELD_SERDES_CONTROL8_P2S_TX_SLUMBER_EN_LN5_MASK))

#define FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_LSB		23
#define FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_MSB		23
#define FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_WIDTH		1
#define FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_MASK		0x00800000
#define FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_SHIFT_MASK		0x17
#define FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_RD(src)	((FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_WR(dst)	(FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_SHIFT_MASK) & FIELD_SERDES_CONTROL8_P2S_FIFOWREN_LN5_MASK))

#define FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_LSB		22
#define FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_MSB		22
#define FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_WIDTH		1
#define FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_MASK		0x00400000
#define FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_SHIFT_MASK		0x16
#define FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_RD(src)	((FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_WR(dst)	(FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_SHIFT_MASK) & FIELD_SERDES_CONTROL8_P2S_I_RX_RESETN_LN5_MASK))

#define FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_LSB		21
#define FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_MSB		21
#define FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_WIDTH		1
#define FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_MASK		0x00200000
#define FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_SHIFT_MASK		0x15
#define FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_RD(src)	((FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_WR(dst)	(FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_SHIFT_MASK) & FIELD_SERDES_CONTROL8_P2S_I_TX_RESETN_LN5_MASK))

#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_LSB		17
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_MSB		20
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_WIDTH		4
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_MASK		0x001e0000
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_SHIFT_MASK		0x11
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_RD(src)	((FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_WR(dst)	(FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_SHIFT_MASK) & FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_LN5_MASK))

#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_LSB		16
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_MSB		16
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_WIDTH		1
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_MASK		0x00010000
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_SHIFT_MASK		0x10
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_RD(src)	((FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_WR(dst)	(FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_SHIFT_MASK) & FIELD_SERDES_CONTROL8_P2S_I_TX_AMP_EN_LN5_MASK))

#define FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_LSB		10
#define FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_MSB		15
#define FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_WIDTH		6
#define FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_MASK		0x0000fc00
#define FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_SHIFT_MASK		0xa
#define FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_RD(src)	((FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_WR(dst)	(FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_SHIFT_MASK) & FIELD_SERDES_CONTROL8_P2S_I_RXLOS_FIL_VALUE_LN5_MASK))

#define FIELD_SERDES_CONTROL8_RESERVED_9_LSB		9
#define FIELD_SERDES_CONTROL8_RESERVED_9_MSB		9
#define FIELD_SERDES_CONTROL8_RESERVED_9_WIDTH		1
#define FIELD_SERDES_CONTROL8_RESERVED_9_MASK		0x00000200
#define FIELD_SERDES_CONTROL8_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_SERDES_CONTROL8_RESERVED_9_RD(src)	((FIELD_SERDES_CONTROL8_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_RESERVED_9_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_RESERVED_9_WR(dst)	(FIELD_SERDES_CONTROL8_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_RESERVED_9_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_RESERVED_9_SHIFT_MASK) & FIELD_SERDES_CONTROL8_RESERVED_9_MASK))

#define FIELD_SERDES_CONTROL8_RESERVED_8_LSB		8
#define FIELD_SERDES_CONTROL8_RESERVED_8_MSB		8
#define FIELD_SERDES_CONTROL8_RESERVED_8_WIDTH		1
#define FIELD_SERDES_CONTROL8_RESERVED_8_MASK		0x00000100
#define FIELD_SERDES_CONTROL8_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_SERDES_CONTROL8_RESERVED_8_RD(src)	((FIELD_SERDES_CONTROL8_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_RESERVED_8_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_RESERVED_8_WR(dst)	(FIELD_SERDES_CONTROL8_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_RESERVED_8_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_RESERVED_8_SHIFT_MASK) & FIELD_SERDES_CONTROL8_RESERVED_8_MASK))

#define FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_LSB		3
#define FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_MSB		7
#define FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_WIDTH		5
#define FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_MASK		0x000000f8
#define FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_SHIFT_MASK		0x3
#define FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_RD(src)	((FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_WR(dst)	(FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_SHIFT_MASK) & FIELD_SERDES_CONTROL8_P2S_I_RX_SD_THRESHOLD_LN5_MASK))

#define FIELD_SERDES_CONTROL8_RESERVED_2_LSB		2
#define FIELD_SERDES_CONTROL8_RESERVED_2_MSB		2
#define FIELD_SERDES_CONTROL8_RESERVED_2_WIDTH		1
#define FIELD_SERDES_CONTROL8_RESERVED_2_MASK		0x00000004
#define FIELD_SERDES_CONTROL8_RESERVED_2_SHIFT_MASK		0x2
#define FIELD_SERDES_CONTROL8_RESERVED_2_RD(src)	((FIELD_SERDES_CONTROL8_RESERVED_2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_RESERVED_2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_RESERVED_2_WR(dst)	(FIELD_SERDES_CONTROL8_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_RESERVED_2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_RESERVED_2_SHIFT_MASK) & FIELD_SERDES_CONTROL8_RESERVED_2_MASK))

#define FIELD_SERDES_CONTROL8_RESERVED_1_LSB		1
#define FIELD_SERDES_CONTROL8_RESERVED_1_MSB		1
#define FIELD_SERDES_CONTROL8_RESERVED_1_WIDTH		1
#define FIELD_SERDES_CONTROL8_RESERVED_1_MASK		0x00000002
#define FIELD_SERDES_CONTROL8_RESERVED_1_SHIFT_MASK		0x1
#define FIELD_SERDES_CONTROL8_RESERVED_1_RD(src)	((FIELD_SERDES_CONTROL8_RESERVED_1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL8_RESERVED_1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL8_RESERVED_1_WR(dst)	(FIELD_SERDES_CONTROL8_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_RESERVED_1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_RESERVED_1_SHIFT_MASK) & FIELD_SERDES_CONTROL8_RESERVED_1_MASK))

#define FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_LSB		0
#define FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_MSB		0
#define FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_WIDTH		1
#define FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_MASK		0x00000001
#define FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_RD(src)	((FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_WR(dst)	(FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_SHIFT_MASK))
#define FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_SHIFT_MASK) & FIELD_SERDES_CONTROL8_P2S_I_SD_RESETN_LN5_MASK))

#define RESERVE_BITS_SERDES_CONTROL8 0xfe000306
#define SELF_CLEAR_BITS_SERDES_CONTROL8 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL8 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL8 0x00000000
/****** serdes_control8 END *****/

/*****serdes_control9 START *****/
#define FIELD_SERDES_CONTROL9_RESERVED_31_LSB		25
#define FIELD_SERDES_CONTROL9_RESERVED_31_MSB		31
#define FIELD_SERDES_CONTROL9_RESERVED_31_WIDTH		7
#define FIELD_SERDES_CONTROL9_RESERVED_31_MASK		0xfe000000
#define FIELD_SERDES_CONTROL9_RESERVED_31_SHIFT_MASK		0x19
#define FIELD_SERDES_CONTROL9_RESERVED_31_RD(src)	((FIELD_SERDES_CONTROL9_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_RESERVED_31_WR(dst)	(FIELD_SERDES_CONTROL9_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CONTROL9_RESERVED_31_MASK))

#define FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_LSB		24
#define FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_MSB		24
#define FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_WIDTH		1
#define FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_MASK		0x01000000
#define FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_SHIFT_MASK		0x18
#define FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_RD(src)	((FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_WR(dst)	(FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_SHIFT_MASK) & FIELD_SERDES_CONTROL9_P2S_TX_SLUMBER_EN_LN6_MASK))

#define FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_LSB		23
#define FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_MSB		23
#define FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_WIDTH		1
#define FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_MASK		0x00800000
#define FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_SHIFT_MASK		0x17
#define FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_RD(src)	((FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_WR(dst)	(FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_SHIFT_MASK) & FIELD_SERDES_CONTROL9_P2S_FIFOWREN_LN6_MASK))

#define FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_LSB		22
#define FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_MSB		22
#define FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_WIDTH		1
#define FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_MASK		0x00400000
#define FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_SHIFT_MASK		0x16
#define FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_RD(src)	((FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_WR(dst)	(FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_SHIFT_MASK) & FIELD_SERDES_CONTROL9_P2S_I_RX_RESETN_LN6_MASK))

#define FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_LSB		21
#define FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_MSB		21
#define FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_WIDTH		1
#define FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_MASK		0x00200000
#define FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_SHIFT_MASK		0x15
#define FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_RD(src)	((FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_WR(dst)	(FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_SHIFT_MASK) & FIELD_SERDES_CONTROL9_P2S_I_TX_RESETN_LN6_MASK))

#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_LSB		17
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_MSB		20
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_WIDTH		4
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_MASK		0x001e0000
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_SHIFT_MASK		0x11
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_RD(src)	((FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_WR(dst)	(FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_SHIFT_MASK) & FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_LN6_MASK))

#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_LSB		16
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_MSB		16
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_WIDTH		1
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_MASK		0x00010000
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_SHIFT_MASK		0x10
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_RD(src)	((FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_WR(dst)	(FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_SHIFT_MASK) & FIELD_SERDES_CONTROL9_P2S_I_TX_AMP_EN_LN6_MASK))

#define FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_LSB		10
#define FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_MSB		15
#define FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_WIDTH		6
#define FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_MASK		0x0000fc00
#define FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_SHIFT_MASK		0xa
#define FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_RD(src)	((FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_WR(dst)	(FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_SHIFT_MASK) & FIELD_SERDES_CONTROL9_P2S_I_RXLOS_FIL_VALUE_LN6_MASK))

#define FIELD_SERDES_CONTROL9_RESERVED_9_LSB		9
#define FIELD_SERDES_CONTROL9_RESERVED_9_MSB		9
#define FIELD_SERDES_CONTROL9_RESERVED_9_WIDTH		1
#define FIELD_SERDES_CONTROL9_RESERVED_9_MASK		0x00000200
#define FIELD_SERDES_CONTROL9_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_SERDES_CONTROL9_RESERVED_9_RD(src)	((FIELD_SERDES_CONTROL9_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_RESERVED_9_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_RESERVED_9_WR(dst)	(FIELD_SERDES_CONTROL9_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_RESERVED_9_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_RESERVED_9_SHIFT_MASK) & FIELD_SERDES_CONTROL9_RESERVED_9_MASK))

#define FIELD_SERDES_CONTROL9_RESERVED_8_LSB		8
#define FIELD_SERDES_CONTROL9_RESERVED_8_MSB		8
#define FIELD_SERDES_CONTROL9_RESERVED_8_WIDTH		1
#define FIELD_SERDES_CONTROL9_RESERVED_8_MASK		0x00000100
#define FIELD_SERDES_CONTROL9_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_SERDES_CONTROL9_RESERVED_8_RD(src)	((FIELD_SERDES_CONTROL9_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_RESERVED_8_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_RESERVED_8_WR(dst)	(FIELD_SERDES_CONTROL9_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_RESERVED_8_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_RESERVED_8_SHIFT_MASK) & FIELD_SERDES_CONTROL9_RESERVED_8_MASK))

#define FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_LSB		3
#define FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_MSB		7
#define FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_WIDTH		5
#define FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_MASK		0x000000f8
#define FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_SHIFT_MASK		0x3
#define FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_RD(src)	((FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_WR(dst)	(FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_SHIFT_MASK) & FIELD_SERDES_CONTROL9_P2S_I_RX_SD_THRESHOLD_LN6_MASK))

#define FIELD_SERDES_CONTROL9_RESERVED_2_LSB		2
#define FIELD_SERDES_CONTROL9_RESERVED_2_MSB		2
#define FIELD_SERDES_CONTROL9_RESERVED_2_WIDTH		1
#define FIELD_SERDES_CONTROL9_RESERVED_2_MASK		0x00000004
#define FIELD_SERDES_CONTROL9_RESERVED_2_SHIFT_MASK		0x2
#define FIELD_SERDES_CONTROL9_RESERVED_2_RD(src)	((FIELD_SERDES_CONTROL9_RESERVED_2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_RESERVED_2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_RESERVED_2_WR(dst)	(FIELD_SERDES_CONTROL9_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_RESERVED_2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_RESERVED_2_SHIFT_MASK) & FIELD_SERDES_CONTROL9_RESERVED_2_MASK))

#define FIELD_SERDES_CONTROL9_RESERVED_1_LSB		1
#define FIELD_SERDES_CONTROL9_RESERVED_1_MSB		1
#define FIELD_SERDES_CONTROL9_RESERVED_1_WIDTH		1
#define FIELD_SERDES_CONTROL9_RESERVED_1_MASK		0x00000002
#define FIELD_SERDES_CONTROL9_RESERVED_1_SHIFT_MASK		0x1
#define FIELD_SERDES_CONTROL9_RESERVED_1_RD(src)	((FIELD_SERDES_CONTROL9_RESERVED_1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL9_RESERVED_1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL9_RESERVED_1_WR(dst)	(FIELD_SERDES_CONTROL9_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_RESERVED_1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_RESERVED_1_SHIFT_MASK) & FIELD_SERDES_CONTROL9_RESERVED_1_MASK))

#define FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_LSB		0
#define FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_MSB		0
#define FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_WIDTH		1
#define FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_MASK		0x00000001
#define FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_RD(src)	((FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_WR(dst)	(FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_SHIFT_MASK))
#define FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_SHIFT_MASK) & FIELD_SERDES_CONTROL9_P2S_I_SD_RESETN_LN6_MASK))

#define RESERVE_BITS_SERDES_CONTROL9 0xfe000306
#define SELF_CLEAR_BITS_SERDES_CONTROL9 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL9 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL9 0x00000000
/****** serdes_control9 END *****/

/*****serdes_control10 START *****/
#define FIELD_SERDES_CONTROL10_RESERVED_31_LSB		25
#define FIELD_SERDES_CONTROL10_RESERVED_31_MSB		31
#define FIELD_SERDES_CONTROL10_RESERVED_31_WIDTH		7
#define FIELD_SERDES_CONTROL10_RESERVED_31_MASK		0xfe000000
#define FIELD_SERDES_CONTROL10_RESERVED_31_SHIFT_MASK		0x19
#define FIELD_SERDES_CONTROL10_RESERVED_31_RD(src)	((FIELD_SERDES_CONTROL10_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_RESERVED_31_WR(dst)	(FIELD_SERDES_CONTROL10_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CONTROL10_RESERVED_31_MASK))

#define FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_LSB		24
#define FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_MSB		24
#define FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_WIDTH		1
#define FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_MASK		0x01000000
#define FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_SHIFT_MASK		0x18
#define FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_RD(src)	((FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_WR(dst)	(FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_SHIFT_MASK) & FIELD_SERDES_CONTROL10_P2S_TX_SLUMBER_EN_LN7_MASK))

#define FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_LSB		23
#define FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_MSB		23
#define FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_WIDTH		1
#define FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_MASK		0x00800000
#define FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_SHIFT_MASK		0x17
#define FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_RD(src)	((FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_WR(dst)	(FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_SHIFT_MASK) & FIELD_SERDES_CONTROL10_P2S_FIFOWREN_LN7_MASK))

#define FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_LSB		22
#define FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_MSB		22
#define FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_WIDTH		1
#define FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_MASK		0x00400000
#define FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_SHIFT_MASK		0x16
#define FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_RD(src)	((FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_WR(dst)	(FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_SHIFT_MASK) & FIELD_SERDES_CONTROL10_P2S_I_RX_RESETN_LN7_MASK))

#define FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_LSB		21
#define FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_MSB		21
#define FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_WIDTH		1
#define FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_MASK		0x00200000
#define FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_SHIFT_MASK		0x15
#define FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_RD(src)	((FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_WR(dst)	(FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_SHIFT_MASK) & FIELD_SERDES_CONTROL10_P2S_I_TX_RESETN_LN7_MASK))

#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_LSB		17
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_MSB		20
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_WIDTH		4
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_MASK		0x001e0000
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_SHIFT_MASK		0x11
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_RD(src)	((FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_WR(dst)	(FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_SHIFT_MASK) & FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_LN7_MASK))

#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_LSB		16
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_MSB		16
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_WIDTH		1
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_MASK		0x00010000
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_SHIFT_MASK		0x10
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_RD(src)	((FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_WR(dst)	(FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_SHIFT_MASK) & FIELD_SERDES_CONTROL10_P2S_I_TX_AMP_EN_LN7_MASK))

#define FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_LSB		10
#define FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_MSB		15
#define FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_WIDTH		6
#define FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_MASK		0x0000fc00
#define FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_SHIFT_MASK		0xa
#define FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_RD(src)	((FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_WR(dst)	(FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_SHIFT_MASK) & FIELD_SERDES_CONTROL10_P2S_I_RXLOS_FIL_VALUE_LN7_MASK))

#define FIELD_SERDES_CONTROL10_RESERVED_9_LSB		9
#define FIELD_SERDES_CONTROL10_RESERVED_9_MSB		9
#define FIELD_SERDES_CONTROL10_RESERVED_9_WIDTH		1
#define FIELD_SERDES_CONTROL10_RESERVED_9_MASK		0x00000200
#define FIELD_SERDES_CONTROL10_RESERVED_9_SHIFT_MASK		0x9
#define FIELD_SERDES_CONTROL10_RESERVED_9_RD(src)	((FIELD_SERDES_CONTROL10_RESERVED_9_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_RESERVED_9_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_RESERVED_9_WR(dst)	(FIELD_SERDES_CONTROL10_RESERVED_9_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_RESERVED_9_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_RESERVED_9_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_RESERVED_9_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_RESERVED_9_SHIFT_MASK) & FIELD_SERDES_CONTROL10_RESERVED_9_MASK))

#define FIELD_SERDES_CONTROL10_RESERVED_8_LSB		8
#define FIELD_SERDES_CONTROL10_RESERVED_8_MSB		8
#define FIELD_SERDES_CONTROL10_RESERVED_8_WIDTH		1
#define FIELD_SERDES_CONTROL10_RESERVED_8_MASK		0x00000100
#define FIELD_SERDES_CONTROL10_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_SERDES_CONTROL10_RESERVED_8_RD(src)	((FIELD_SERDES_CONTROL10_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_RESERVED_8_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_RESERVED_8_WR(dst)	(FIELD_SERDES_CONTROL10_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_RESERVED_8_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_RESERVED_8_SHIFT_MASK) & FIELD_SERDES_CONTROL10_RESERVED_8_MASK))

#define FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_LSB		3
#define FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_MSB		7
#define FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_WIDTH		5
#define FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_MASK		0x000000f8
#define FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_SHIFT_MASK		0x3
#define FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_RD(src)	((FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_WR(dst)	(FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_SHIFT_MASK) & FIELD_SERDES_CONTROL10_P2S_I_RX_SD_THRESHOLD_LN7_MASK))

#define FIELD_SERDES_CONTROL10_RESERVED_2_LSB		2
#define FIELD_SERDES_CONTROL10_RESERVED_2_MSB		2
#define FIELD_SERDES_CONTROL10_RESERVED_2_WIDTH		1
#define FIELD_SERDES_CONTROL10_RESERVED_2_MASK		0x00000004
#define FIELD_SERDES_CONTROL10_RESERVED_2_SHIFT_MASK		0x2
#define FIELD_SERDES_CONTROL10_RESERVED_2_RD(src)	((FIELD_SERDES_CONTROL10_RESERVED_2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_RESERVED_2_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_RESERVED_2_WR(dst)	(FIELD_SERDES_CONTROL10_RESERVED_2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_RESERVED_2_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_RESERVED_2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_RESERVED_2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_RESERVED_2_SHIFT_MASK) & FIELD_SERDES_CONTROL10_RESERVED_2_MASK))

#define FIELD_SERDES_CONTROL10_RESERVED_1_LSB		1
#define FIELD_SERDES_CONTROL10_RESERVED_1_MSB		1
#define FIELD_SERDES_CONTROL10_RESERVED_1_WIDTH		1
#define FIELD_SERDES_CONTROL10_RESERVED_1_MASK		0x00000002
#define FIELD_SERDES_CONTROL10_RESERVED_1_SHIFT_MASK		0x1
#define FIELD_SERDES_CONTROL10_RESERVED_1_RD(src)	((FIELD_SERDES_CONTROL10_RESERVED_1_MASK & (uint32_t)(src)) >> FIELD_SERDES_CONTROL10_RESERVED_1_SHIFT_MASK)
#define FIELD_SERDES_CONTROL10_RESERVED_1_WR(dst)	(FIELD_SERDES_CONTROL10_RESERVED_1_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_RESERVED_1_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_RESERVED_1_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_RESERVED_1_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_RESERVED_1_SHIFT_MASK) & FIELD_SERDES_CONTROL10_RESERVED_1_MASK))

#define FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_LSB		0
#define FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_MSB		0
#define FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_WIDTH		1
#define FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_MASK		0x00000001
#define FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_SHIFT_MASK		0x0
#define FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_RD(src)	((FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_WR(dst)	(FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_MASK & ((uint32_t)(dst) << FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_SHIFT_MASK))
#define FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_SET(dst, src)	(((dst) & ~FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_MASK) | (((uint32_t)(src) << FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_SHIFT_MASK) & FIELD_SERDES_CONTROL10_P2S_I_SD_RESETN_LN7_MASK))

#define RESERVE_BITS_SERDES_CONTROL10 0xfe000306
#define SELF_CLEAR_BITS_SERDES_CONTROL10 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CONTROL10 0x00000000
#define READ_ONLY_BITS_SERDES_CONTROL10 0x00000000
/****** serdes_control10 END *****/

/*****serdes_status0 START *****/
#define FIELD_SERDES_STATUS0_RESERVED_31_LSB		9
#define FIELD_SERDES_STATUS0_RESERVED_31_MSB		31
#define FIELD_SERDES_STATUS0_RESERVED_31_WIDTH		23
#define FIELD_SERDES_STATUS0_RESERVED_31_MASK		0xfffffe00
#define FIELD_SERDES_STATUS0_RESERVED_31_SHIFT_MASK		0x9
#define FIELD_SERDES_STATUS0_RESERVED_31_RD(src)	((FIELD_SERDES_STATUS0_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_STATUS0_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_STATUS0_RESERVED_31_WR(dst)	(FIELD_SERDES_STATUS0_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_STATUS0_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_STATUS0_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_STATUS0_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_STATUS0_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_STATUS0_RESERVED_31_MASK))

#define FIELD_SERDES_STATUS0_RESERVED_8_LSB		8
#define FIELD_SERDES_STATUS0_RESERVED_8_MSB		8
#define FIELD_SERDES_STATUS0_RESERVED_8_WIDTH		1
#define FIELD_SERDES_STATUS0_RESERVED_8_MASK		0x00000100
#define FIELD_SERDES_STATUS0_RESERVED_8_SHIFT_MASK		0x8
#define FIELD_SERDES_STATUS0_RESERVED_8_RD(src)	((FIELD_SERDES_STATUS0_RESERVED_8_MASK & (uint32_t)(src)) >> FIELD_SERDES_STATUS0_RESERVED_8_SHIFT_MASK)
#define FIELD_SERDES_STATUS0_RESERVED_8_WR(dst)	(FIELD_SERDES_STATUS0_RESERVED_8_MASK & ((uint32_t)(dst) << FIELD_SERDES_STATUS0_RESERVED_8_SHIFT_MASK))
#define FIELD_SERDES_STATUS0_RESERVED_8_SET(dst, src)	(((dst) & ~FIELD_SERDES_STATUS0_RESERVED_8_MASK) | (((uint32_t)(src) << FIELD_SERDES_STATUS0_RESERVED_8_SHIFT_MASK) & FIELD_SERDES_STATUS0_RESERVED_8_MASK))

#define FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_LSB		7
#define FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_MSB		7
#define FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_WIDTH		1
#define FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_MASK		0x00000080
#define FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_SHIFT_MASK		0x7
#define FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_RD(src)	((FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_MASK & (uint32_t)(src)) >> FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_SHIFT_MASK)
#define FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_WR(dst)	(FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_MASK & ((uint32_t)(dst) << FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_SHIFT_MASK))
#define FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_SET(dst, src)	(((dst) & ~FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_MASK) | (((uint32_t)(src) << FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_SHIFT_MASK) & FIELD_SERDES_STATUS0_S2P_O_LSVCO_CALDONE_MASK))

#define FIELD_SERDES_STATUS0_RESERVED_6_LSB		6
#define FIELD_SERDES_STATUS0_RESERVED_6_MSB		6
#define FIELD_SERDES_STATUS0_RESERVED_6_WIDTH		1
#define FIELD_SERDES_STATUS0_RESERVED_6_MASK		0x00000040
#define FIELD_SERDES_STATUS0_RESERVED_6_SHIFT_MASK		0x6
#define FIELD_SERDES_STATUS0_RESERVED_6_RD(src)	((FIELD_SERDES_STATUS0_RESERVED_6_MASK & (uint32_t)(src)) >> FIELD_SERDES_STATUS0_RESERVED_6_SHIFT_MASK)
#define FIELD_SERDES_STATUS0_RESERVED_6_WR(dst)	(FIELD_SERDES_STATUS0_RESERVED_6_MASK & ((uint32_t)(dst) << FIELD_SERDES_STATUS0_RESERVED_6_SHIFT_MASK))
#define FIELD_SERDES_STATUS0_RESERVED_6_SET(dst, src)	(((dst) & ~FIELD_SERDES_STATUS0_RESERVED_6_MASK) | (((uint32_t)(src) << FIELD_SERDES_STATUS0_RESERVED_6_SHIFT_MASK) & FIELD_SERDES_STATUS0_RESERVED_6_MASK))

#define FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_LSB		5
#define FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_MSB		5
#define FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_WIDTH		1
#define FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_MASK		0x00000020
#define FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_SHIFT_MASK		0x5
#define FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_RD(src)	((FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_MASK & (uint32_t)(src)) >> FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_SHIFT_MASK)
#define FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_WR(dst)	(FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_MASK & ((uint32_t)(dst) << FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_SHIFT_MASK))
#define FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_SET(dst, src)	(((dst) & ~FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_MASK) | (((uint32_t)(src) << FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_SHIFT_MASK) & FIELD_SERDES_STATUS0_S2P_O_LSPLL_LOCK_MASK))

#define FIELD_SERDES_STATUS0_RESERVED_4_LSB		4
#define FIELD_SERDES_STATUS0_RESERVED_4_MSB		4
#define FIELD_SERDES_STATUS0_RESERVED_4_WIDTH		1
#define FIELD_SERDES_STATUS0_RESERVED_4_MASK		0x00000010
#define FIELD_SERDES_STATUS0_RESERVED_4_SHIFT_MASK		0x4
#define FIELD_SERDES_STATUS0_RESERVED_4_RD(src)	((FIELD_SERDES_STATUS0_RESERVED_4_MASK & (uint32_t)(src)) >> FIELD_SERDES_STATUS0_RESERVED_4_SHIFT_MASK)
#define FIELD_SERDES_STATUS0_RESERVED_4_WR(dst)	(FIELD_SERDES_STATUS0_RESERVED_4_MASK & ((uint32_t)(dst) << FIELD_SERDES_STATUS0_RESERVED_4_SHIFT_MASK))
#define FIELD_SERDES_STATUS0_RESERVED_4_SET(dst, src)	(((dst) & ~FIELD_SERDES_STATUS0_RESERVED_4_MASK) | (((uint32_t)(src) << FIELD_SERDES_STATUS0_RESERVED_4_SHIFT_MASK) & FIELD_SERDES_STATUS0_RESERVED_4_MASK))

#define FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_LSB		0
#define FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_MSB		3
#define FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_WIDTH		4
#define FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_MASK		0x0000000f
#define FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_SHIFT_MASK		0x0
#define FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_RD(src)	((FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_MASK & (uint32_t)(src)))
#define FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_WR(dst)	(FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_MASK & ((uint32_t)(dst) << FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_SHIFT_MASK))
#define FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_SET(dst, src)	(((dst) & ~FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_MASK) | (((uint32_t)(src) << FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_SHIFT_MASK) & FIELD_SERDES_STATUS0_S2P_O_PLL_SPARE_MASK))

#define RESERVE_BITS_SERDES_STATUS0 0xffffff50
#define SELF_CLEAR_BITS_SERDES_STATUS0 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_STATUS0 0x00000000
#define READ_ONLY_BITS_SERDES_STATUS0 0xffffffff
/****** serdes_status0 END *****/

/*****efifo_control0 START *****/
#define FIELD_EFIFO_CONTROL0_RESERVED_31_LSB		28
#define FIELD_EFIFO_CONTROL0_RESERVED_31_MSB		31
#define FIELD_EFIFO_CONTROL0_RESERVED_31_WIDTH		4
#define FIELD_EFIFO_CONTROL0_RESERVED_31_MASK		0xf0000000
#define FIELD_EFIFO_CONTROL0_RESERVED_31_SHIFT_MASK		0x1c
#define FIELD_EFIFO_CONTROL0_RESERVED_31_RD(src)	((FIELD_EFIFO_CONTROL0_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_EFIFO_CONTROL0_RESERVED_31_SHIFT_MASK)
#define FIELD_EFIFO_CONTROL0_RESERVED_31_WR(dst)	(FIELD_EFIFO_CONTROL0_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_EFIFO_CONTROL0_RESERVED_31_SHIFT_MASK))
#define FIELD_EFIFO_CONTROL0_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_EFIFO_CONTROL0_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_EFIFO_CONTROL0_RESERVED_31_SHIFT_MASK) & FIELD_EFIFO_CONTROL0_RESERVED_31_MASK))

#define FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_LSB		23
#define FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_MSB		27
#define FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_WIDTH		5
#define FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_MASK		0x0f800000
#define FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_SHIFT_MASK		0x17
#define FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_RD(src)	((FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_MASK & (uint32_t)(src)) >> FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_SHIFT_MASK)
#define FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_WR(dst)	(FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_MASK & ((uint32_t)(dst) << FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_SHIFT_MASK))
#define FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_SET(dst, src)	(((dst) & ~FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_MASK) | (((uint32_t)(src) << FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_SHIFT_MASK) & FIELD_EFIFO_CONTROL0_INIT_BUF_FILL_MASK))

#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_LSB		18
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_MSB		22
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_WIDTH		5
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_MASK		0x007c0000
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_SHIFT_MASK		0x12
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_RD(src)	((FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_MASK & (uint32_t)(src)) >> FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_SHIFT_MASK)
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_WR(dst)	(FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_MASK & ((uint32_t)(dst) << FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_SHIFT_MASK))
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_SET(dst, src)	(((dst) & ~FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_MASK) | (((uint32_t)(src) << FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_SHIFT_MASK) & FIELD_EFIFO_CONTROL0_BUF_DEPTH_SAT_MASK))

#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_LSB		13
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_MSB		17
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_WIDTH		5
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_MASK		0x0003e000
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_SHIFT_MASK		0xd
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_RD(src)	((FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_MASK & (uint32_t)(src)) >> FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_SHIFT_MASK)
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_WR(dst)	(FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_MASK & ((uint32_t)(dst) << FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_SHIFT_MASK))
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_SET(dst, src)	(((dst) & ~FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_MASK) | (((uint32_t)(src) << FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_SHIFT_MASK) & FIELD_EFIFO_CONTROL0_BUF_DEPTH_USB_MASK))

#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_LSB		8
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_MSB		12
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_WIDTH		5
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_MASK		0x00001f00
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_SHIFT_MASK		0x8
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_RD(src)	((FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_MASK & (uint32_t)(src)) >> FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_SHIFT_MASK)
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_WR(dst)	(FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_MASK & ((uint32_t)(dst) << FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_SHIFT_MASK))
#define FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_SET(dst, src)	(((dst) & ~FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_MASK) | (((uint32_t)(src) << FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_SHIFT_MASK) & FIELD_EFIFO_CONTROL0_BUF_DEPTH_PCI_MASK))

#define FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_LSB		4
#define FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_MSB		7
#define FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_WIDTH		4
#define FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_MASK		0x000000f0
#define FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_SHIFT_MASK		0x4
#define FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_RD(src)	((FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_MASK & (uint32_t)(src)) >> FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_SHIFT_MASK)
#define FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_WR(dst)	(FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_MASK & ((uint32_t)(dst) << FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_SHIFT_MASK))
#define FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_SET(dst, src)	(((dst) & ~FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_MASK) | (((uint32_t)(src) << FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_SHIFT_MASK) & FIELD_EFIFO_CONTROL0_WM_SELECT_SAT_MASK))

#define FIELD_EFIFO_CONTROL0_WM_SELECT_USB_LSB		0
#define FIELD_EFIFO_CONTROL0_WM_SELECT_USB_MSB		3
#define FIELD_EFIFO_CONTROL0_WM_SELECT_USB_WIDTH		4
#define FIELD_EFIFO_CONTROL0_WM_SELECT_USB_MASK		0x0000000f
#define FIELD_EFIFO_CONTROL0_WM_SELECT_USB_SHIFT_MASK		0x0
#define FIELD_EFIFO_CONTROL0_WM_SELECT_USB_RD(src)	((FIELD_EFIFO_CONTROL0_WM_SELECT_USB_MASK & (uint32_t)(src)))
#define FIELD_EFIFO_CONTROL0_WM_SELECT_USB_WR(dst)	(FIELD_EFIFO_CONTROL0_WM_SELECT_USB_MASK & ((uint32_t)(dst) << FIELD_EFIFO_CONTROL0_WM_SELECT_USB_SHIFT_MASK))
#define FIELD_EFIFO_CONTROL0_WM_SELECT_USB_SET(dst, src)	(((dst) & ~FIELD_EFIFO_CONTROL0_WM_SELECT_USB_MASK) | (((uint32_t)(src) << FIELD_EFIFO_CONTROL0_WM_SELECT_USB_SHIFT_MASK) & FIELD_EFIFO_CONTROL0_WM_SELECT_USB_MASK))

#define RESERVE_BITS_EFIFO_CONTROL0 0xf0000000
#define SELF_CLEAR_BITS_EFIFO_CONTROL0 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_EFIFO_CONTROL0 0x00000000
#define READ_ONLY_BITS_EFIFO_CONTROL0 0x00000000
/****** efifo_control0 END *****/

/*****efifo_control1 START *****/
#define FIELD_EFIFO_CONTROL1_RESERVED_31_LSB		10
#define FIELD_EFIFO_CONTROL1_RESERVED_31_MSB		31
#define FIELD_EFIFO_CONTROL1_RESERVED_31_WIDTH		22
#define FIELD_EFIFO_CONTROL1_RESERVED_31_MASK		0xfffffc00
#define FIELD_EFIFO_CONTROL1_RESERVED_31_SHIFT_MASK		0xa
#define FIELD_EFIFO_CONTROL1_RESERVED_31_RD(src)	((FIELD_EFIFO_CONTROL1_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_EFIFO_CONTROL1_RESERVED_31_SHIFT_MASK)
#define FIELD_EFIFO_CONTROL1_RESERVED_31_WR(dst)	(FIELD_EFIFO_CONTROL1_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_EFIFO_CONTROL1_RESERVED_31_SHIFT_MASK))
#define FIELD_EFIFO_CONTROL1_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_EFIFO_CONTROL1_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_EFIFO_CONTROL1_RESERVED_31_SHIFT_MASK) & FIELD_EFIFO_CONTROL1_RESERVED_31_MASK))

#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_LSB		5
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_MSB		9
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_WIDTH		5
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_MASK		0x000003e0
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_SHIFT_MASK		0x5
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_RD(src)	((FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_MASK & (uint32_t)(src)) >> FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_SHIFT_MASK)
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_WR(dst)	(FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_MASK & ((uint32_t)(dst) << FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_SHIFT_MASK))
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_SET(dst, src)	(((dst) & ~FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_MASK) | (((uint32_t)(src) << FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_SHIFT_MASK) & FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_SATA_MASK))

#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_LSB		0
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_MSB		4
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_WIDTH		5
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_MASK		0x0000001f
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_SHIFT_MASK		0x0
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_RD(src)	((FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_MASK & (uint32_t)(src)))
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_WR(dst)	(FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_MASK & ((uint32_t)(dst) << FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_SHIFT_MASK))
#define FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_SET(dst, src)	(((dst) & ~FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_MASK) | (((uint32_t)(src) << FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_SHIFT_MASK) & FIELD_EFIFO_CONTROL1_INIT_BUF_FILL_USB_MASK))

#define RESERVE_BITS_EFIFO_CONTROL1 0xfffffc00
#define SELF_CLEAR_BITS_EFIFO_CONTROL1 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_EFIFO_CONTROL1 0x00000000
#define READ_ONLY_BITS_EFIFO_CONTROL1 0x00000000
/****** efifo_control1 END *****/

/*****serdes_dfe_control0 START *****/
#define FIELD_SERDES_DFE_CONTROL0_RESERVED_31_LSB		29
#define FIELD_SERDES_DFE_CONTROL0_RESERVED_31_MSB		31
#define FIELD_SERDES_DFE_CONTROL0_RESERVED_31_WIDTH		3
#define FIELD_SERDES_DFE_CONTROL0_RESERVED_31_MASK		0xe0000000
#define FIELD_SERDES_DFE_CONTROL0_RESERVED_31_SHIFT_MASK		0x1d
#define FIELD_SERDES_DFE_CONTROL0_RESERVED_31_RD(src)	((FIELD_SERDES_DFE_CONTROL0_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL0_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL0_RESERVED_31_WR(dst)	(FIELD_SERDES_DFE_CONTROL0_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL0_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL0_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL0_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL0_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL0_RESERVED_31_MASK))

#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_LSB		28
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_MSB		28
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_MASK		0x10000000
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK		0x1c
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_DET_TERM_ENABLE_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_LSB		27
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_MSB		27
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_MASK		0x08000000
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_SHIFT_MASK		0x1b
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL0_P2S_I_RX_SD_PD_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_LSB		26
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_MSB		26
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_MASK		0x04000000
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_SHIFT_MASK		0x1a
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL0_P2S_I_BLWC_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_LSB		25
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_MSB		25
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_MASK		0x02000000
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_SHIFT_MASK		0x19
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL0_P2S_I_CTLE_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_LSB		9
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_MSB		24
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_WIDTH		16
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_MASK		0x01fffe00
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK		0x9
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL0_P2S_I_DFE_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_LSB		5
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_MSB		8
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_MASK		0x000001e0
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK		0x5
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL0_P2S_I_BC_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_LSB		4
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_MSB		4
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_MASK		0x00000010
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_SHIFT_MASK		0x4
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL0_P2S_I_TX_INV_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_LSB		0
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_MSB		3
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_MASK		0x0000000f
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK		0x0
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & (uint32_t)(src)))
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL0_P2S_I_SPD_SEL_CDR_OVR_LN_MASK))

#define RESERVE_BITS_SERDES_DFE_CONTROL0 0xe0000000
#define SELF_CLEAR_BITS_SERDES_DFE_CONTROL0 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_DFE_CONTROL0 0x00000000
#define READ_ONLY_BITS_SERDES_DFE_CONTROL0 0x00000000
/****** serdes_dfe_control0 END *****/

/*****serdes_dfe_control1 START *****/
#define FIELD_SERDES_DFE_CONTROL1_RESERVED_31_LSB		29
#define FIELD_SERDES_DFE_CONTROL1_RESERVED_31_MSB		31
#define FIELD_SERDES_DFE_CONTROL1_RESERVED_31_WIDTH		3
#define FIELD_SERDES_DFE_CONTROL1_RESERVED_31_MASK		0xe0000000
#define FIELD_SERDES_DFE_CONTROL1_RESERVED_31_SHIFT_MASK		0x1d
#define FIELD_SERDES_DFE_CONTROL1_RESERVED_31_RD(src)	((FIELD_SERDES_DFE_CONTROL1_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL1_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL1_RESERVED_31_WR(dst)	(FIELD_SERDES_DFE_CONTROL1_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL1_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL1_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL1_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL1_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL1_RESERVED_31_MASK))

#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_LSB		28
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_MSB		28
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_MASK		0x10000000
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK		0x1c
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_DET_TERM_ENABLE_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_LSB		27
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_MSB		27
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_MASK		0x08000000
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_SHIFT_MASK		0x1b
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL1_P2S_I_RX_SD_PD_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_LSB		26
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_MSB		26
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_MASK		0x04000000
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_SHIFT_MASK		0x1a
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL1_P2S_I_BLWC_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_LSB		25
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_MSB		25
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_MASK		0x02000000
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_SHIFT_MASK		0x19
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL1_P2S_I_CTLE_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_LSB		9
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_MSB		24
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_WIDTH		16
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_MASK		0x01fffe00
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK		0x9
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL1_P2S_I_DFE_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_LSB		5
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_MSB		8
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_MASK		0x000001e0
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK		0x5
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL1_P2S_I_BC_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_LSB		4
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_MSB		4
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_MASK		0x00000010
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_SHIFT_MASK		0x4
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL1_P2S_I_TX_INV_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_LSB		0
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_MSB		3
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_MASK		0x0000000f
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK		0x0
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & (uint32_t)(src)))
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL1_P2S_I_SPD_SEL_CDR_OVR_LN_MASK))

#define RESERVE_BITS_SERDES_DFE_CONTROL1 0xe0000000
#define SELF_CLEAR_BITS_SERDES_DFE_CONTROL1 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_DFE_CONTROL1 0x00000000
#define READ_ONLY_BITS_SERDES_DFE_CONTROL1 0x00000000
/****** serdes_dfe_control1 END *****/

/*****serdes_dfe_control2 START *****/
#define FIELD_SERDES_DFE_CONTROL2_RESERVED_31_LSB		29
#define FIELD_SERDES_DFE_CONTROL2_RESERVED_31_MSB		31
#define FIELD_SERDES_DFE_CONTROL2_RESERVED_31_WIDTH		3
#define FIELD_SERDES_DFE_CONTROL2_RESERVED_31_MASK		0xe0000000
#define FIELD_SERDES_DFE_CONTROL2_RESERVED_31_SHIFT_MASK		0x1d
#define FIELD_SERDES_DFE_CONTROL2_RESERVED_31_RD(src)	((FIELD_SERDES_DFE_CONTROL2_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL2_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL2_RESERVED_31_WR(dst)	(FIELD_SERDES_DFE_CONTROL2_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL2_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL2_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL2_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL2_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL2_RESERVED_31_MASK))

#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_LSB		28
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_MSB		28
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_MASK		0x10000000
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK		0x1c
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_DET_TERM_ENABLE_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_LSB		27
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_MSB		27
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_MASK		0x08000000
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_SHIFT_MASK		0x1b
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL2_P2S_I_RX_SD_PD_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_LSB		26
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_MSB		26
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_MASK		0x04000000
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_SHIFT_MASK		0x1a
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL2_P2S_I_BLWC_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_LSB		25
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_MSB		25
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_MASK		0x02000000
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_SHIFT_MASK		0x19
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL2_P2S_I_CTLE_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_LSB		9
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_MSB		24
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_WIDTH		16
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_MASK		0x01fffe00
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK		0x9
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL2_P2S_I_DFE_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_LSB		5
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_MSB		8
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_MASK		0x000001e0
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK		0x5
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL2_P2S_I_BC_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_LSB		4
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_MSB		4
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_MASK		0x00000010
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_SHIFT_MASK		0x4
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL2_P2S_I_TX_INV_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_LSB		0
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_MSB		3
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_MASK		0x0000000f
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK		0x0
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & (uint32_t)(src)))
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL2_P2S_I_SPD_SEL_CDR_OVR_LN_MASK))

#define RESERVE_BITS_SERDES_DFE_CONTROL2 0xe0000000
#define SELF_CLEAR_BITS_SERDES_DFE_CONTROL2 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_DFE_CONTROL2 0x00000000
#define READ_ONLY_BITS_SERDES_DFE_CONTROL2 0x00000000
/****** serdes_dfe_control2 END *****/

/*****serdes_dfe_control3 START *****/
#define FIELD_SERDES_DFE_CONTROL3_RESERVED_31_LSB		29
#define FIELD_SERDES_DFE_CONTROL3_RESERVED_31_MSB		31
#define FIELD_SERDES_DFE_CONTROL3_RESERVED_31_WIDTH		3
#define FIELD_SERDES_DFE_CONTROL3_RESERVED_31_MASK		0xe0000000
#define FIELD_SERDES_DFE_CONTROL3_RESERVED_31_SHIFT_MASK		0x1d
#define FIELD_SERDES_DFE_CONTROL3_RESERVED_31_RD(src)	((FIELD_SERDES_DFE_CONTROL3_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL3_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL3_RESERVED_31_WR(dst)	(FIELD_SERDES_DFE_CONTROL3_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL3_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL3_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL3_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL3_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL3_RESERVED_31_MASK))

#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_LSB		28
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_MSB		28
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_MASK		0x10000000
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK		0x1c
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_DET_TERM_ENABLE_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_LSB		27
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_MSB		27
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_MASK		0x08000000
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_SHIFT_MASK		0x1b
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL3_P2S_I_RX_SD_PD_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_LSB		26
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_MSB		26
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_MASK		0x04000000
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_SHIFT_MASK		0x1a
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL3_P2S_I_BLWC_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_LSB		25
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_MSB		25
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_MASK		0x02000000
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_SHIFT_MASK		0x19
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL3_P2S_I_CTLE_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_LSB		9
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_MSB		24
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_WIDTH		16
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_MASK		0x01fffe00
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK		0x9
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL3_P2S_I_DFE_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_LSB		5
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_MSB		8
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_MASK		0x000001e0
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK		0x5
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL3_P2S_I_BC_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_LSB		4
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_MSB		4
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_MASK		0x00000010
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_SHIFT_MASK		0x4
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL3_P2S_I_TX_INV_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_LSB		0
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_MSB		3
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_MASK		0x0000000f
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK		0x0
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & (uint32_t)(src)))
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL3_P2S_I_SPD_SEL_CDR_OVR_LN_MASK))

#define RESERVE_BITS_SERDES_DFE_CONTROL3 0xe0000000
#define SELF_CLEAR_BITS_SERDES_DFE_CONTROL3 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_DFE_CONTROL3 0x00000000
#define READ_ONLY_BITS_SERDES_DFE_CONTROL3 0x00000000
/****** serdes_dfe_control3 END *****/

/*****serdes_dfe_control4 START *****/
#define FIELD_SERDES_DFE_CONTROL4_RESERVED_31_LSB		29
#define FIELD_SERDES_DFE_CONTROL4_RESERVED_31_MSB		31
#define FIELD_SERDES_DFE_CONTROL4_RESERVED_31_WIDTH		3
#define FIELD_SERDES_DFE_CONTROL4_RESERVED_31_MASK		0xe0000000
#define FIELD_SERDES_DFE_CONTROL4_RESERVED_31_SHIFT_MASK		0x1d
#define FIELD_SERDES_DFE_CONTROL4_RESERVED_31_RD(src)	((FIELD_SERDES_DFE_CONTROL4_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL4_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL4_RESERVED_31_WR(dst)	(FIELD_SERDES_DFE_CONTROL4_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL4_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL4_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL4_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL4_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL4_RESERVED_31_MASK))

#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_LSB		28
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_MSB		28
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_MASK		0x10000000
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK		0x1c
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_DET_TERM_ENABLE_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_LSB		27
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_MSB		27
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_MASK		0x08000000
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_SHIFT_MASK		0x1b
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL4_P2S_I_RX_SD_PD_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_LSB		26
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_MSB		26
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_MASK		0x04000000
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_SHIFT_MASK		0x1a
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL4_P2S_I_BLWC_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_LSB		25
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_MSB		25
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_MASK		0x02000000
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_SHIFT_MASK		0x19
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL4_P2S_I_CTLE_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_LSB		9
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_MSB		24
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_WIDTH		16
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_MASK		0x01fffe00
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK		0x9
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL4_P2S_I_DFE_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_LSB		5
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_MSB		8
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_MASK		0x000001e0
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK		0x5
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL4_P2S_I_BC_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_LSB		4
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_MSB		4
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_MASK		0x00000010
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_SHIFT_MASK		0x4
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL4_P2S_I_TX_INV_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_LSB		0
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_MSB		3
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_MASK		0x0000000f
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK		0x0
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & (uint32_t)(src)))
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL4_P2S_I_SPD_SEL_CDR_OVR_LN_MASK))

#define RESERVE_BITS_SERDES_DFE_CONTROL4 0xe0000000
#define SELF_CLEAR_BITS_SERDES_DFE_CONTROL4 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_DFE_CONTROL4 0x00000000
#define READ_ONLY_BITS_SERDES_DFE_CONTROL4 0x00000000
/****** serdes_dfe_control4 END *****/

/*****serdes_dfe_control5 START *****/
#define FIELD_SERDES_DFE_CONTROL5_RESERVED_31_LSB		29
#define FIELD_SERDES_DFE_CONTROL5_RESERVED_31_MSB		31
#define FIELD_SERDES_DFE_CONTROL5_RESERVED_31_WIDTH		3
#define FIELD_SERDES_DFE_CONTROL5_RESERVED_31_MASK		0xe0000000
#define FIELD_SERDES_DFE_CONTROL5_RESERVED_31_SHIFT_MASK		0x1d
#define FIELD_SERDES_DFE_CONTROL5_RESERVED_31_RD(src)	((FIELD_SERDES_DFE_CONTROL5_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL5_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL5_RESERVED_31_WR(dst)	(FIELD_SERDES_DFE_CONTROL5_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL5_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL5_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL5_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL5_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL5_RESERVED_31_MASK))

#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_LSB		28
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_MSB		28
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_MASK		0x10000000
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK		0x1c
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_DET_TERM_ENABLE_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_LSB		27
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_MSB		27
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_MASK		0x08000000
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_SHIFT_MASK		0x1b
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL5_P2S_I_RX_SD_PD_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_LSB		26
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_MSB		26
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_MASK		0x04000000
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_SHIFT_MASK		0x1a
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL5_P2S_I_BLWC_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_LSB		25
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_MSB		25
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_MASK		0x02000000
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_SHIFT_MASK		0x19
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL5_P2S_I_CTLE_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_LSB		9
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_MSB		24
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_WIDTH		16
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_MASK		0x01fffe00
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK		0x9
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL5_P2S_I_DFE_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_LSB		5
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_MSB		8
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_MASK		0x000001e0
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK		0x5
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL5_P2S_I_BC_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_LSB		4
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_MSB		4
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_MASK		0x00000010
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_SHIFT_MASK		0x4
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL5_P2S_I_TX_INV_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_LSB		0
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_MSB		3
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_MASK		0x0000000f
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK		0x0
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & (uint32_t)(src)))
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL5_P2S_I_SPD_SEL_CDR_OVR_LN_MASK))

#define RESERVE_BITS_SERDES_DFE_CONTROL5 0xe0000000
#define SELF_CLEAR_BITS_SERDES_DFE_CONTROL5 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_DFE_CONTROL5 0x00000000
#define READ_ONLY_BITS_SERDES_DFE_CONTROL5 0x00000000
/****** serdes_dfe_control5 END *****/

/*****serdes_dfe_control6 START *****/
#define FIELD_SERDES_DFE_CONTROL6_RESERVED_31_LSB		29
#define FIELD_SERDES_DFE_CONTROL6_RESERVED_31_MSB		31
#define FIELD_SERDES_DFE_CONTROL6_RESERVED_31_WIDTH		3
#define FIELD_SERDES_DFE_CONTROL6_RESERVED_31_MASK		0xe0000000
#define FIELD_SERDES_DFE_CONTROL6_RESERVED_31_SHIFT_MASK		0x1d
#define FIELD_SERDES_DFE_CONTROL6_RESERVED_31_RD(src)	((FIELD_SERDES_DFE_CONTROL6_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL6_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL6_RESERVED_31_WR(dst)	(FIELD_SERDES_DFE_CONTROL6_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL6_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL6_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL6_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL6_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL6_RESERVED_31_MASK))

#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_LSB		28
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_MSB		28
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_MASK		0x10000000
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK		0x1c
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_DET_TERM_ENABLE_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_LSB		27
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_MSB		27
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_MASK		0x08000000
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_SHIFT_MASK		0x1b
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL6_P2S_I_RX_SD_PD_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_LSB		26
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_MSB		26
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_MASK		0x04000000
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_SHIFT_MASK		0x1a
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL6_P2S_I_BLWC_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_LSB		25
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_MSB		25
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_MASK		0x02000000
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_SHIFT_MASK		0x19
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL6_P2S_I_CTLE_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_LSB		9
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_MSB		24
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_WIDTH		16
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_MASK		0x01fffe00
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK		0x9
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL6_P2S_I_DFE_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_LSB		5
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_MSB		8
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_MASK		0x000001e0
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK		0x5
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL6_P2S_I_BC_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_LSB		4
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_MSB		4
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_MASK		0x00000010
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_SHIFT_MASK		0x4
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL6_P2S_I_TX_INV_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_LSB		0
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_MSB		3
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_MASK		0x0000000f
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK		0x0
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & (uint32_t)(src)))
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL6_P2S_I_SPD_SEL_CDR_OVR_LN_MASK))

#define RESERVE_BITS_SERDES_DFE_CONTROL6 0xe0000000
#define SELF_CLEAR_BITS_SERDES_DFE_CONTROL6 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_DFE_CONTROL6 0x00000000
#define READ_ONLY_BITS_SERDES_DFE_CONTROL6 0x00000000
/****** serdes_dfe_control6 END *****/

/*****serdes_dfe_control7 START *****/
#define FIELD_SERDES_DFE_CONTROL7_RESERVED_31_LSB		29
#define FIELD_SERDES_DFE_CONTROL7_RESERVED_31_MSB		31
#define FIELD_SERDES_DFE_CONTROL7_RESERVED_31_WIDTH		3
#define FIELD_SERDES_DFE_CONTROL7_RESERVED_31_MASK		0xe0000000
#define FIELD_SERDES_DFE_CONTROL7_RESERVED_31_SHIFT_MASK		0x1d
#define FIELD_SERDES_DFE_CONTROL7_RESERVED_31_RD(src)	((FIELD_SERDES_DFE_CONTROL7_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL7_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL7_RESERVED_31_WR(dst)	(FIELD_SERDES_DFE_CONTROL7_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL7_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL7_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL7_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL7_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL7_RESERVED_31_MASK))

#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_LSB		28
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_MSB		28
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_MASK		0x10000000
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK		0x1c
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_DET_TERM_ENABLE_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_LSB		27
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_MSB		27
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_MASK		0x08000000
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_SHIFT_MASK		0x1b
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL7_P2S_I_RX_SD_PD_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_LSB		26
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_MSB		26
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_MASK		0x04000000
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_SHIFT_MASK		0x1a
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL7_P2S_I_BLWC_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_LSB		25
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_MSB		25
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_MASK		0x02000000
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_SHIFT_MASK		0x19
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL7_P2S_I_CTLE_ENA_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_LSB		9
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_MSB		24
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_WIDTH		16
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_MASK		0x01fffe00
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK		0x9
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL7_P2S_I_DFE_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_LSB		5
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_MSB		8
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_MASK		0x000001e0
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK		0x5
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL7_P2S_I_BC_TAP_ENA_OVR_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_LSB		4
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_MSB		4
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_WIDTH		1
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_MASK		0x00000010
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_SHIFT_MASK		0x4
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_MASK & (uint32_t)(src)) >> FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_SHIFT_MASK)
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL7_P2S_I_TX_INV_LN_MASK))

#define FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_LSB		0
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_MSB		3
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_WIDTH		4
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_MASK		0x0000000f
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK		0x0
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_RD(src)	((FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & (uint32_t)(src)))
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_WR(dst)	(FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_MASK & ((uint32_t)(dst) << FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK))
#define FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_SET(dst, src)	(((dst) & ~FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_MASK) | (((uint32_t)(src) << FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_SHIFT_MASK) & FIELD_SERDES_DFE_CONTROL7_P2S_I_SPD_SEL_CDR_OVR_LN_MASK))

#define RESERVE_BITS_SERDES_DFE_CONTROL7 0xe0000000
#define SELF_CLEAR_BITS_SERDES_DFE_CONTROL7 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_DFE_CONTROL7 0x00000000
#define READ_ONLY_BITS_SERDES_DFE_CONTROL7 0x00000000
/****** serdes_dfe_control7 END *****/

/*****serdes_clk_control0 START *****/
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_31_LSB		20
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_31_MSB		31
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_31_WIDTH		12
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_31_MASK		0xfff00000
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_31_SHIFT_MASK		0x14
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_31_RD(src)	((FIELD_SERDES_CLK_CONTROL0_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL0_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_31_WR(dst)	(FIELD_SERDES_CLK_CONTROL0_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL0_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL0_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL0_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL0_RESERVED_31_MASK))

#define FIELD_SERDES_CLK_CONTROL0_RESERVED_19_LSB		18
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_19_MSB		19
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_19_WIDTH		2
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_19_MASK		0x000c0000
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_19_SHIFT_MASK		0x12
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_19_RD(src)	((FIELD_SERDES_CLK_CONTROL0_RESERVED_19_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL0_RESERVED_19_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_19_WR(dst)	(FIELD_SERDES_CLK_CONTROL0_RESERVED_19_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL0_RESERVED_19_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_19_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL0_RESERVED_19_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL0_RESERVED_19_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL0_RESERVED_19_MASK))

#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_LSB		17
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_MSB		17
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_WIDTH		1
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_MASK		0x00020000
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_SHIFT_MASK		0x11
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_RD(src)	((FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_WR(dst)	(FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_REFCLK_DIV_RESETN_MASK))

#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_LSB		16
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_MSB		16
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_WIDTH		1
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_MASK		0x00010000
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_SHIFT_MASK		0x10
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_RD(src)	((FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_WR(dst)	(FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL0_P2S_I_LS_POST_DIV_RESETN_MASK))

#define FIELD_SERDES_CLK_CONTROL0_RESERVED_15_LSB		12
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_15_MSB		15
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_15_WIDTH		4
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_15_MASK		0x0000f000
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_15_SHIFT_MASK		0xc
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_15_RD(src)	((FIELD_SERDES_CLK_CONTROL0_RESERVED_15_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL0_RESERVED_15_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_15_WR(dst)	(FIELD_SERDES_CLK_CONTROL0_RESERVED_15_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL0_RESERVED_15_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL0_RESERVED_15_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL0_RESERVED_15_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL0_RESERVED_15_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL0_RESERVED_15_MASK))

#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_LSB		10
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_MSB		11
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_WIDTH		2
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_MASK		0x00000c00
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_SHIFT_MASK		0xa
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_RD(src)	((FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_WR(dst)	(FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_REFCLK_DIV_MASK))

#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_LSB		9
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_MSB		9
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_WIDTH		1
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_MASK		0x00000200
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_SHIFT_MASK		0x9
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_RD(src)	((FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_WR(dst)	(FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_POST_DIVBY2_MASK))

#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_LSB		6
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_MSB		8
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_WIDTH		3
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_MASK		0x000001c0
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_SHIFT_MASK		0x6
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_RD(src)	((FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_WR(dst)	(FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB1_DIV_MASK))

#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_LSB		0
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_MSB		5
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_WIDTH		6
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_MASK		0x0000003f
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_SHIFT_MASK		0x0
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_RD(src)	((FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_WR(dst)	(FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL0_P2S_I_GEN3_FB2_DIV_MASK))

#define RESERVE_BITS_SERDES_CLK_CONTROL0 0xfffcf000
#define SELF_CLEAR_BITS_SERDES_CLK_CONTROL0 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CLK_CONTROL0 0x00000000
#define READ_ONLY_BITS_SERDES_CLK_CONTROL0 0x00000000
/****** serdes_clk_control0 END *****/

/*****serdes_clk_control1 START *****/
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_31_LSB		26
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_31_MSB		31
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_31_WIDTH		6
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_31_MASK		0xfc000000
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_31_SHIFT_MASK		0x1a
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_31_RD(src)	((FIELD_SERDES_CLK_CONTROL1_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL1_RESERVED_31_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_31_WR(dst)	(FIELD_SERDES_CLK_CONTROL1_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL1_RESERVED_31_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL1_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL1_RESERVED_31_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL1_RESERVED_31_MASK))

#define FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_LSB		23
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_MSB		25
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_WIDTH		3
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_MASK		0x03800000
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_SHIFT_MASK		0x17
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_RD(src)	((FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_WR(dst)	(FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL1_P2S_I_USRCLK_DIV_MASK))

#define FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_LSB		22
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_MSB		22
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_WIDTH		1
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_MASK		0x00400000
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_SHIFT_MASK		0x16
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_RD(src)	((FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_WR(dst)	(FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL1_P2S_I_PWR_BYPASS_MASK))

#define FIELD_SERDES_CLK_CONTROL1_RESERVED_21_LSB		20
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_21_MSB		21
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_21_WIDTH		2
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_21_MASK		0x00300000
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_21_SHIFT_MASK		0x14
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_21_RD(src)	((FIELD_SERDES_CLK_CONTROL1_RESERVED_21_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL1_RESERVED_21_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_21_WR(dst)	(FIELD_SERDES_CLK_CONTROL1_RESERVED_21_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL1_RESERVED_21_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_21_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL1_RESERVED_21_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL1_RESERVED_21_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL1_RESERVED_21_MASK))

#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_LSB		18
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_MSB		19
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_WIDTH		2
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_MASK		0x000c0000
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_SHIFT_MASK		0x12
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_RD(src)	((FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_WR(dst)	(FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL1_P2S_I_LSREFCLK_DIV_MASK))

#define FIELD_SERDES_CLK_CONTROL1_RESERVED_17_LSB		15
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_17_MSB		17
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_17_WIDTH		3
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_17_MASK		0x00038000
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_17_SHIFT_MASK		0xf
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_17_RD(src)	((FIELD_SERDES_CLK_CONTROL1_RESERVED_17_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL1_RESERVED_17_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_17_WR(dst)	(FIELD_SERDES_CLK_CONTROL1_RESERVED_17_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL1_RESERVED_17_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_17_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL1_RESERVED_17_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL1_RESERVED_17_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL1_RESERVED_17_MASK))

#define FIELD_SERDES_CLK_CONTROL1_RESERVED_14_LSB		9
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_14_MSB		14
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_14_WIDTH		6
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_14_MASK		0x00007e00
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_14_SHIFT_MASK		0x9
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_14_RD(src)	((FIELD_SERDES_CLK_CONTROL1_RESERVED_14_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL1_RESERVED_14_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_14_WR(dst)	(FIELD_SERDES_CLK_CONTROL1_RESERVED_14_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL1_RESERVED_14_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL1_RESERVED_14_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL1_RESERVED_14_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL1_RESERVED_14_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL1_RESERVED_14_MASK))

#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_LSB		6
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_MSB		8
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_WIDTH		3
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_MASK		0x000001c0
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_SHIFT_MASK		0x6
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_RD(src)	((FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_MASK & (uint32_t)(src)) >> FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_SHIFT_MASK)
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_WR(dst)	(FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB1_DIV_MASK))

#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_LSB		0
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_MSB		5
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_WIDTH		6
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_MASK		0x0000003f
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_SHIFT_MASK		0x0
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_RD(src)	((FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_MASK & (uint32_t)(src)))
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_WR(dst)	(FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_MASK & ((uint32_t)(dst) << FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_SHIFT_MASK))
#define FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_SET(dst, src)	(((dst) & ~FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_MASK) | (((uint32_t)(src) << FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_SHIFT_MASK) & FIELD_SERDES_CLK_CONTROL1_P2S_I_LSFB2_DIV_MASK))

#define RESERVE_BITS_SERDES_CLK_CONTROL1 0xfc33fe00
#define SELF_CLEAR_BITS_SERDES_CLK_CONTROL1 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_SERDES_CLK_CONTROL1 0x00000000
#define READ_ONLY_BITS_SERDES_CLK_CONTROL1 0x00000000
/****** serdes_clk_control1 END *****/

/*****receive_detect_control START *****/
#define FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_LSB		16
#define FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_MSB		31
#define FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_WIDTH		16
#define FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_MASK		0xffff0000
#define FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_SHIFT_MASK		0x10
#define FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_RD(src)	((FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_MASK & (uint32_t)(src)) >> FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_SHIFT_MASK)
#define FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_WR(dst)	(FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_MASK & ((uint32_t)(dst) << FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_SHIFT_MASK))
#define FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_SET(dst, src)	(((dst) & ~FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_MASK) | (((uint32_t)(src) << FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_SHIFT_MASK) & FIELD_RECEIVE_DETECT_CONTROL_TX_RX_READY_DLY_CNT_MASK))

#define FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_LSB		0
#define FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_MSB		15
#define FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_WIDTH		16
#define FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_MASK		0x0000ffff
#define FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_SHIFT_MASK		0x0
#define FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_RD(src)	((FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_MASK & (uint32_t)(src)))
#define FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_WR(dst)	(FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_MASK & ((uint32_t)(dst) << FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_SHIFT_MASK))
#define FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_SET(dst, src)	(((dst) & ~FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_MASK) | (((uint32_t)(src) << FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_SHIFT_MASK) & FIELD_RECEIVE_DETECT_CONTROL_RX_PRES_ONE_CNT_TH_MASK))

#define RESERVE_BITS_RECEIVE_DETECT_CONTROL 0x00000000
#define SELF_CLEAR_BITS_RECEIVE_DETECT_CONTROL 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_RECEIVE_DETECT_CONTROL 0x00000000
#define READ_ONLY_BITS_RECEIVE_DETECT_CONTROL 0x00000000
/****** receive_detect_control END *****/

/*****lfpf_ctrl START *****/
#define FIELD_LFPF_CTRL_RESERVED_31_LSB		18
#define FIELD_LFPF_CTRL_RESERVED_31_MSB		31
#define FIELD_LFPF_CTRL_RESERVED_31_WIDTH		14
#define FIELD_LFPF_CTRL_RESERVED_31_MASK		0xfffc0000
#define FIELD_LFPF_CTRL_RESERVED_31_SHIFT_MASK		0x12
#define FIELD_LFPF_CTRL_RESERVED_31_RD(src)	((FIELD_LFPF_CTRL_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_LFPF_CTRL_RESERVED_31_SHIFT_MASK)
#define FIELD_LFPF_CTRL_RESERVED_31_WR(dst)	(FIELD_LFPF_CTRL_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_LFPF_CTRL_RESERVED_31_SHIFT_MASK))
#define FIELD_LFPF_CTRL_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_LFPF_CTRL_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_LFPF_CTRL_RESERVED_31_SHIFT_MASK) & FIELD_LFPF_CTRL_RESERVED_31_MASK))

#define FIELD_LFPF_CTRL_LFPS_MAX_CNT_LSB		9
#define FIELD_LFPF_CTRL_LFPS_MAX_CNT_MSB		17
#define FIELD_LFPF_CTRL_LFPS_MAX_CNT_WIDTH		9
#define FIELD_LFPF_CTRL_LFPS_MAX_CNT_MASK		0x0003fe00
#define FIELD_LFPF_CTRL_LFPS_MAX_CNT_SHIFT_MASK		0x9
#define FIELD_LFPF_CTRL_LFPS_MAX_CNT_RD(src)	((FIELD_LFPF_CTRL_LFPS_MAX_CNT_MASK & (uint32_t)(src)) >> FIELD_LFPF_CTRL_LFPS_MAX_CNT_SHIFT_MASK)
#define FIELD_LFPF_CTRL_LFPS_MAX_CNT_WR(dst)	(FIELD_LFPF_CTRL_LFPS_MAX_CNT_MASK & ((uint32_t)(dst) << FIELD_LFPF_CTRL_LFPS_MAX_CNT_SHIFT_MASK))
#define FIELD_LFPF_CTRL_LFPS_MAX_CNT_SET(dst, src)	(((dst) & ~FIELD_LFPF_CTRL_LFPS_MAX_CNT_MASK) | (((uint32_t)(src) << FIELD_LFPF_CTRL_LFPS_MAX_CNT_SHIFT_MASK) & FIELD_LFPF_CTRL_LFPS_MAX_CNT_MASK))

#define FIELD_LFPF_CTRL_LFPS_MIN_CNT_LSB		0
#define FIELD_LFPF_CTRL_LFPS_MIN_CNT_MSB		8
#define FIELD_LFPF_CTRL_LFPS_MIN_CNT_WIDTH		9
#define FIELD_LFPF_CTRL_LFPS_MIN_CNT_MASK		0x000001ff
#define FIELD_LFPF_CTRL_LFPS_MIN_CNT_SHIFT_MASK		0x0
#define FIELD_LFPF_CTRL_LFPS_MIN_CNT_RD(src)	((FIELD_LFPF_CTRL_LFPS_MIN_CNT_MASK & (uint32_t)(src)))
#define FIELD_LFPF_CTRL_LFPS_MIN_CNT_WR(dst)	(FIELD_LFPF_CTRL_LFPS_MIN_CNT_MASK & ((uint32_t)(dst) << FIELD_LFPF_CTRL_LFPS_MIN_CNT_SHIFT_MASK))
#define FIELD_LFPF_CTRL_LFPS_MIN_CNT_SET(dst, src)	(((dst) & ~FIELD_LFPF_CTRL_LFPS_MIN_CNT_MASK) | (((uint32_t)(src) << FIELD_LFPF_CTRL_LFPS_MIN_CNT_SHIFT_MASK) & FIELD_LFPF_CTRL_LFPS_MIN_CNT_MASK))

#define RESERVE_BITS_LFPF_CTRL 0xfffc0000
#define SELF_CLEAR_BITS_LFPF_CTRL 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_LFPF_CTRL 0x00000000
#define READ_ONLY_BITS_LFPF_CTRL 0xfffc0000
/****** lfpf_ctrl END *****/

/*****usb_pcie_ctrl START *****/
#define FIELD_USB_PCIE_CTRL_RESERVED_31_LSB		19
#define FIELD_USB_PCIE_CTRL_RESERVED_31_MSB		31
#define FIELD_USB_PCIE_CTRL_RESERVED_31_WIDTH		13
#define FIELD_USB_PCIE_CTRL_RESERVED_31_MASK		0xfff80000
#define FIELD_USB_PCIE_CTRL_RESERVED_31_SHIFT_MASK		0x13
#define FIELD_USB_PCIE_CTRL_RESERVED_31_RD(src)	((FIELD_USB_PCIE_CTRL_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_USB_PCIE_CTRL_RESERVED_31_SHIFT_MASK)
#define FIELD_USB_PCIE_CTRL_RESERVED_31_WR(dst)	(FIELD_USB_PCIE_CTRL_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_USB_PCIE_CTRL_RESERVED_31_SHIFT_MASK))
#define FIELD_USB_PCIE_CTRL_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_USB_PCIE_CTRL_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_USB_PCIE_CTRL_RESERVED_31_SHIFT_MASK) & FIELD_USB_PCIE_CTRL_RESERVED_31_MASK))

#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_LSB		18
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_MSB		18
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_WIDTH		1
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_MASK		0x00040000
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_SHIFT_MASK		0x12
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_RD(src)	((FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_MASK & (uint32_t)(src)) >> FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_SHIFT_MASK)
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_WR(dst)	(FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_MASK & ((uint32_t)(dst) << FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_SHIFT_MASK))
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_SET(dst, src)	(((dst) & ~FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_MASK) | (((uint32_t)(src) << FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_SHIFT_MASK) & FIELD_USB_PCIE_CTRL_POWER_PRESENT_SIG_MASK))

#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_LSB		17
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_MSB		17
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_WIDTH		1
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_MASK		0x00020000
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_SHIFT_MASK		0x11
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_RD(src)	((FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_MASK & (uint32_t)(src)) >> FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_SHIFT_MASK)
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_WR(dst)	(FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_MASK & ((uint32_t)(dst) << FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_SHIFT_MASK))
#define FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_SET(dst, src)	(((dst) & ~FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_MASK) | (((uint32_t)(src) << FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_SHIFT_MASK) & FIELD_USB_PCIE_CTRL_POWER_PRESENT_ENABLE_MASK))

#define FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_LSB		16
#define FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_MSB		16
#define FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_WIDTH		1
#define FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_MASK		0x00010000
#define FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_SHIFT_MASK		0x10
#define FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_RD(src)	((FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_MASK & (uint32_t)(src)) >> FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_SHIFT_MASK)
#define FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_WR(dst)	(FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_MASK & ((uint32_t)(dst) << FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_SHIFT_MASK))
#define FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_SET(dst, src)	(((dst) & ~FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_MASK) | (((uint32_t)(src) << FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_SHIFT_MASK) & FIELD_USB_PCIE_CTRL_TX_COEFF_CP_CN_SWAP_EN_MASK))

#define FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_LSB		0
#define FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_MSB		15
#define FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_WIDTH		16
#define FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_MASK		0x0000ffff
#define FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_SHIFT_MASK		0x0
#define FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_RD(src)	((FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_MASK & (uint32_t)(src)))
#define FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_WR(dst)	(FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_MASK & ((uint32_t)(dst) << FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_SHIFT_MASK))
#define FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_SET(dst, src)	(((dst) & ~FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_MASK) | (((uint32_t)(src) << FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_SHIFT_MASK) & FIELD_USB_PCIE_CTRL_RX_PRES_ONE_CNT_CMP_TH_MASK))

#define RESERVE_BITS_USB_PCIE_CTRL 0xfff80000
#define SELF_CLEAR_BITS_USB_PCIE_CTRL 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_USB_PCIE_CTRL 0x00000000
#define READ_ONLY_BITS_USB_PCIE_CTRL 0xfff80000
/****** usb_pcie_ctrl END *****/

/*****bca_no_ack_tmr_sel START *****/
#define FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_LSB		7
#define FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_MSB		31
#define FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_WIDTH		25
#define FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_MASK		0xffffff80
#define FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_SHIFT_MASK		0x7
#define FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_RD(src)	((FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_MASK & (uint32_t)(src)) >> FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_SHIFT_MASK)
#define FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_WR(dst)	(FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_MASK & ((uint32_t)(dst) << FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_SHIFT_MASK))
#define FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_SET(dst, src)	(((dst) & ~FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_MASK) | (((uint32_t)(src) << FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_SHIFT_MASK) & FIELD_BCA_NO_ACK_TMR_SEL_RESERVED_31_MASK))

#define FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_LSB		4
#define FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_MSB		6
#define FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_WIDTH		3
#define FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_MASK		0x00000070
#define FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_SHIFT_MASK		0x4
#define FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_RD(src)	((FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_MASK & (uint32_t)(src)) >> FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_SHIFT_MASK)
#define FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_WR(dst)	(FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_MASK & ((uint32_t)(dst) << FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_SHIFT_MASK))
#define FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_SET(dst, src)	(((dst) & ~FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_MASK) | (((uint32_t)(src) << FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_SHIFT_MASK) & FIELD_BCA_NO_ACK_TMR_SEL_TX_RESET_DEASSERT_CNT_MASK))

#define FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_LSB		0
#define FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_MSB		3
#define FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_WIDTH		4
#define FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_MASK		0x0000000f
#define FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_SHIFT_MASK		0x0
#define FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_RD(src)	((FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_MASK & (uint32_t)(src)))
#define FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_WR(dst)	(FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_MASK & ((uint32_t)(dst) << FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_SHIFT_MASK))
#define FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_SET(dst, src)	(((dst) & ~FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_MASK) | (((uint32_t)(src) << FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_SHIFT_MASK) & FIELD_BCA_NO_ACK_TMR_SEL_BCA_NO_ACK_TIMER_SEL_MASK))

#define RESERVE_BITS_BCA_NO_ACK_TMR_SEL 0xffffff80
#define SELF_CLEAR_BITS_BCA_NO_ACK_TMR_SEL 0x00000000
#define WRITE_ONE_TO_CLEAR_BITS_BCA_NO_ACK_TMR_SEL 0x00000000
#define READ_ONLY_BITS_BCA_NO_ACK_TMR_SEL 0xffffff80
/****** bca_no_ack_tmr_sel END *****/

#define KC_PIPE_REGS_BASE_OFFSET_ADDR					0x10000

#define KC_PIPE_REGS_PIPE_CONTROL_ADDR                    0x4
#define KC_PIPE_REGS_PIPE_COMMON_STATUS_ADDR              0x8
#define KC_PIPE_REGS_RX_LOS_VREF_COMMON_ADDR              0x2c
#define KC_PIPE_REGS_SKIP_PARAMETER_ADDR                  0x4c
#define KC_PIPE_REGS_RECEIVER_DETECT_CONTROL_ADDR         0x50
#define KC_PIPE_REGS_RECEIVER_DETECT_STATUS_ADDR          0x54
#define KC_PIPE_REGS_PIPE_STATUS_LANE0_ADDR               0x64
#define KC_PIPE_REGS_PIPE_STATUS_LANE1_ADDR               0x6c
#define KC_PIPE_REGS_PIPE_STATUS_LANE2_ADDR               0x74
#define KC_PIPE_REGS_PIPE_STATUS_LANE3_ADDR               0x7c
#define KC_PIPE_REGS_PIPE_STATUS_LANE4_ADDR               0x84
#define KC_PIPE_REGS_PIPE_STATUS_LANE5_ADDR               0x8c
#define KC_PIPE_REGS_PIPE_STATUS_LANE6_ADDR               0x94
#define KC_PIPE_REGS_PIPE_STATUS_LANE7_ADDR               0x9c
#define KC_PIPE_REGS_LOS_PARAM_ADDR                       0xa0
#define KC_PIPE_REGS_SERDES_CONTROL0_ADDR                 0xfc

#define KC_PIPE_REGS_SERDES_CONTROL1_ADDR                 0x100
#define KC_PIPE_REGS_SERDES_CONTROL2_ADDR                 0x104
#define KC_PIPE_REGS_SERDES_CONTROL3_ADDR                 0x108
#define KC_PIPE_REGS_SERDES_CONTROL4_ADDR                 0x10c
#define KC_PIPE_REGS_SERDES_CONTROL5_ADDR                 0x110
#define KC_PIPE_REGS_SERDES_CONTROL6_ADDR                 0x114
#define KC_PIPE_REGS_SERDES_CONTROL7_ADDR                 0x118
#define KC_PIPE_REGS_SERDES_CONTROL8_ADDR                 0x11c
#define KC_PIPE_REGS_SERDES_CONTROL9_ADDR                 0x120
#define KC_PIPE_REGS_SERDES_CONTROL10_ADDR                0x124
#define KC_PIPE_REGS_SERDES_STATUS0_ADDR                  0x128
#define KC_PIPE_REGS_EFIFO_CONTROL0_ADDR                  0x12c
#define KC_PIPE_REGS_EFIFO_CONTROL1_ADDR                  0x130
#define KC_PIPE_REGS_SERDES_DFE_CONTROL0_ADDR             0x134
#define KC_PIPE_REGS_SERDES_DFE_CONTROL1_ADDR             0x138
#define KC_PIPE_REGS_SERDES_DFE_CONTROL2_ADDR             0x13c
#define KC_PIPE_REGS_SERDES_DFE_CONTROL3_ADDR             0x140
#define KC_PIPE_REGS_SERDES_DFE_CONTROL4_ADDR             0x144
#define KC_PIPE_REGS_SERDES_DFE_CONTROL5_ADDR             0x148
#define KC_PIPE_REGS_SERDES_DFE_CONTROL6_ADDR             0x14c
#define KC_PIPE_REGS_SERDES_DFE_CONTROL7_ADDR             0x150
#define KC_PIPE_REGS_SERDES_CLK_CONTROL0_ADDR             0x154
#define KC_PIPE_REGS_SERDES_CLK_CONTROL1_ADDR             0x158
#define KC_PIPE_REGS_RECEIVE_DETECT_CONTROL_ADDR          0x15c
#define KC_PIPE_REGS_LFPF_CTRL_ADDR                       0x160
#define KC_PIPE_REGS_USB_PCIE_CTRL_ADDR                   0x164
#define KC_PIPE_REGS_BCA_NO_ACK_TMR_SEL_ADDR              0x168
#define KC_PIPE_REGS_NEW_LFPF_CTRL_ADDR                   0x16c

#endif /* APM88XXXX_SERDES_KOOLCHIP_H_ */
