The architecture is used to capture abstract hardware nodes that can be connected through buses.

## Execution nodes

- [CPU](file://cpu.md)
- [FPGA](file://fpga.md)


## Storage nodes

- [Memory](file://memory.md)

## Communication nodes

- [Bus](file://bus.md)
- [Bridge](file://bridge.md)