##############################################################################################
# This is our "best guess" knob file for a Merom-class (65nm) Intel Core 2
# processor.  We make no claims as to the accuracy or correctness of these
# settings, so use this at your own risk.  It is **your** responsibility to
# understand what you are modeling and simulating!
##############################################################################################
-seed                       1 # random number generator seed (0 for timer seed)
-nice                      17 # simulator scheduling priority
-model 			ATOM # pipeline model
-fastfwd            000000 # number of inst's to skip before timing simulation
-warm:caches             true # warm caches during fastfwd
-warm:bpred              true # warm bpred during fastfwd
-max:inst             1000000 # maximum number of inst's to execute
-max:uops                   0 # maximum number of uop's to execute
-bpred           2bc:2bC:2048 # bpred configuration(s)
-bpred:fusion            none # fusion algorithm for hybrid 2nd-level bpred
-bpred:btb       btac:BTB:512:4:8:l # branch target buffer configuration
#-bpred:ibtb      2levbtac:iBTB:1:8:1:128:4:8:l # indirect branch target buffer configuration
-bpred:ras       stack:RAS:4 # return address stack predictor configuration
-jeclear:delay              1 # additional latency from branch-exec to jeclear
-flush:drain             true # use drain-flush after misprediction
-byteQ:size                 4 # number of entries in byteQ
-predecode:depth            1 # number of stages in predecode pipe
-predecode:width            2 # width of predecode pipe (in Macro-ops)
-IQ:size                    8 # size of instruction queue (in Macro-ops - placed between predecode and decode)
-decode:depth               2 # decode pipeline depth in stages
-decode:width               2 # decode pipeline depth in Macro-ops
-decode:targetstage         1 # stage of branch address calculator
-decoders                 4 1 # maximum uops generated for each decoder (e.g., 4 1 1)
-fuse:all                true
-MS:latency                 0 # additional latency for accessing ucode sequencer
-uopQ:size                 24 # number of entries in uopQ
-alloc:depth                1 # alloc pipeline depth in stages
-alloc:width                2 # alloc pipeline depth in Macro-ops
-rs:size                    4 # number of reservation station entries
-ldq:size                   1 # number of load queue entries
-stq:size                   4 # number of load queue entries
-exec:width                 3 # maximum issues from RS per cycle (equal to num exec ports)
-exec:tornado_breaker   false # enable heuristic tornado breaker [D]
-exec:partial_throttle  false # enable load-issue throttling on partial matches [D]
-payload:depth              1 # number of cycles for payload RAM access (schedule-to-exec delay)
-pb:ieu           0 1          # IEU port binding
-pb:jeu           0 1         # JEU port binding
-pb:imul          0 1         # IMUL port binding
-pb:idiv          0 1          # IDIV port binding
-pb:shift           1        # SHIFT port binding
-pb:fadd              2       # FADD port binding
-pb:fmul              2       # FMUL port binding
-pb:fdiv              2       # FDIV port binding
-pb:fcplx             2       # FCPLX port binding
-pb:lda           0 1 2        # LD port binding
-pb:sta           0 1 2        # STA port binding
-pb:std           0 1 2        # STD port binding
-ieu:lat                    3 # IEU execution latency
-ieu:rate                   1 # IEU execution issue rate
-jeu:lat                    3 # JEU execution latency
-jeu:rate                   1 # JEU execution issue rate
-imul:lat                   3 # IMUL execution latency
-imul:rate                  1 # IMUL execution issue rate
-idiv:lat                  10 # IDIV execution latency
-idiv:rate                  5 # IDIV execution issue rate
-shift:lat                  3 # SHIFT execution latency
-shift:rate                 1 # SHIFT execution issue rate
-fadd:lat                   3 # FADD execution latency
-fadd:rate                  1 # FADD execution issue rate
-fmul:lat                   5 # FMUL execution latency
-fmul:rate                  2 # FMUL execution issue rate
-fdiv:lat                  10 # FDIV execution latency
-fdiv:rate                  5 # FDIV execution issue rate
-fcplx:lat                 12 # FCPLX execution latency
-fcplx:rate                12 # FCPLX execution issue rate
-lda:lat                    3 # LD-agen execution latency
-lda:rate                   1 # LD-agen execution issue rate
-sta:lat                    3 # ST-agen execution latency
-sta:rate                   1 # ST-agen execution issue rate
-std:lat                    3 # ST-data execution latency
-std:rate                   1 # ST-data execution latency
-memdep                  none # memory dependence predictor configuration
-rob:size                 1000 # number of reorder buffer entries, FOR IN order core
-commit:width               2 # maximum number of uops committed per cycle
