
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.0.38.1

// backanno -o TP3_E4_TP3_E4_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/TP3_E4/promote.xml TP3_E4_TP3_E4.udb 
// Netlist created on Tue Jun 18 15:59:49 2024
// Netlist written on Tue Jun 18 16:00:02 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module main ( clk, Vcn, Vc, Vbn, Vb, Van, Va );
  input  clk;
  output Vcn, Vc, Vbn, Vb, Van, Va;
  wire   \tw_gen.n209871 , VCC_net, \tri_wave[9] , \tw_gen.n205273 , 
         \tri_wave[8] , \tw_gen.n62[7] , \tw_gen.n62[8] , \tw_gen.n205275 , 
         \tw_gen.n209868 , \tri_wave[7] , \tw_gen.n205271 , \tri_wave[6] , 
         \tw_gen.n62[5] , \tw_gen.n62[6] , \tw_gen.n209874 , Vc_c, 
         \tri_wave[10] , \tw_gen.n62[9] , \tw_gen.n62[10] , \tw_gen.n209892 , 
         \tw_gen.n205287 , \tw_gen.n62_adj_142[9] , \tw_gen.n62_adj_142[10] , 
         \tw_gen.n209859 , \tri_wave[1] , \tw_gen.n62[0] , \tw_gen.n205267 , 
         \tw_gen.n209889 , \tw_gen.n205285 , \tw_gen.n62_adj_142[7] , 
         \tw_gen.n62_adj_142[8] , \tw_gen.n209886 , \tw_gen.n205283 , 
         \tw_gen.n62_adj_142[5] , \tw_gen.n62_adj_142[6] , \tw_gen.n209883 , 
         \tri_wave[5] , \tw_gen.n205281 , \tri_wave[4] , 
         \tw_gen.n62_adj_142[3] , \tw_gen.n62_adj_142[4] , \tw_gen.n209862 , 
         \tri_wave[3] , \tri_wave[2] , \tw_gen.n62[1] , \tw_gen.n62[2] , 
         \tw_gen.n205269 , \tw_gen.n209880 , \tw_gen.n205279 , 
         \tw_gen.n62_adj_142[1] , \tw_gen.n62_adj_142[2] , \tw_gen.n209865 , 
         \tw_gen.n62[3] , \tw_gen.n62[4] , \tw_gen.n209877 , 
         \tw_gen.n62_adj_142[0] , \sine_gen.address1_11__N_22[0] , 
         \sine_gen.n209838 , \sine_gen.address1[0] , \sine_gen.slow_clk , 
         \sine_gen.n205291 , \sine_gen.address1_11__N_22[11] , 
         \sine_gen.n209856 , \sine_gen.n205301 , \sine_gen.address1[11] , 
         \sine_gen.address1_11__N_22[10] , \sine_gen.address1_11__N_22[9] , 
         \sine_gen.n209853 , \sine_gen.address1[10] , \sine_gen.n205299 , 
         \sine_gen.address1[9] , \sine_gen.address1_11__N_22[8] , 
         \sine_gen.address1_11__N_22[7] , \sine_gen.n209850 , 
         \sine_gen.address1[8] , \sine_gen.n205297 , \sine_gen.address1[7] , 
         \sine_gen.address1_11__N_22[6] , \sine_gen.address1_11__N_22[5] , 
         \sine_gen.n209847 , \sine_gen.address1[6] , \sine_gen.n205295 , 
         \sine_gen.address1[5] , \sine_gen.address1_11__N_22[4] , 
         \sine_gen.address1_11__N_22[3] , \sine_gen.n209844 , 
         \sine_gen.address1[4] , \sine_gen.n205293 , \sine_gen.address1[3] , 
         \sine_gen.address1_11__N_22[2] , \sine_gen.address1_11__N_22[1] , 
         \sine_gen.n209841 , \sine_gen.address1[2] , \sine_gen.address1[1] , 
         \tw_gen.tri_wave_10__N_1[10] , \tw_gen.n203175 , \tw_gen.direction , 
         \tw_gen.n206490 , \tw_gen.n203174 , \tw_gen.slow_clk , 
         \tw_gen.tri_wave_10__N_1[8] , \tw_gen.tri_wave_10__N_1[9] , 
         \tw_gen.tri_wave_10__N_1[6] , \tw_gen.tri_wave_10__N_1[7] , 
         \tw_gen.tri_wave_10__N_1[4] , \tw_gen.tri_wave_10__N_1[5] , 
         \tw_gen.tri_wave_10__N_1[2] , \tw_gen.tri_wave_10__N_1[3] , 
         \tw_gen.tri_wave_10__N_1[0] , \tw_gen.tri_wave_10__N_1[1] , 
         \tw_gen.clk_divider_N_43 , \tw_gen.n203052 , \tw_gen.clk_divider , 
         clk_c, \sine_gen.n21[3] , \sine_gen.n21[2] , 
         \sine_gen.clk_divider[0] , \sine_gen.clk_divider[2] , 
         \sine_gen.clk_divider[3] , \sine_gen.clk_divider[1] , 
         \sine_gen.n203173 , \sine_gen.n21[0] , \sine_gen.n21[1] , 
         \sine_gen.n206572 , \sine_gen.sine_wave1_9__N_12 , \sine_gen.n206571 , 
         \sine_gen.n208677 , \sine_gen.n207136 , \sine_gen.n196919 , 
         \sine_wave1[9] , \sine_wave1[8] , \sine_gen.n208707 , 
         \sine_gen.n209067 , \sine_gen.n207084 , \sine_gen.n208704 , 
         \sine_gen.n207083 , \sine_gen.n209064 , \sine_gen.n209025 , 
         \sine_gen.n207045 , \sine_wave1[7] , \sine_wave1[6] , 
         \sine_gen.n208905 , \sine_gen.n209163 , \sine_gen.n206910 , 
         \sine_gen.n208899 , \sine_gen.n208902 , \sine_gen.n207015 , 
         \sine_gen.n209160 , \sine_gen.n208989 , \sine_wave1[5] , 
         \sine_wave1[4] , \sine_gen.n208671 , \sine_gen.n208881 , 
         \sine_gen.n207042 , \sine_gen.n207041 , \sine_gen.n208668 , 
         \sine_gen.n208869 , \sine_gen.n208878 , \sine_gen.n206883 , 
         \sine_wave1[3] , \sine_wave1[2] , \sine_gen.n209115 , 
         \sine_gen.n208947 , \sine_gen.n209112 , \sine_gen.n207072 , 
         \sine_gen.n209097 , \sine_gen.n208944 , \sine_gen.n206946 , 
         \sine_gen.n208935 , \sine_wave1[1] , \sine_wave1[0] , 
         \sine_gen.n197471 , \sine_gen.n197472 , \sine_gen.n197310 , 
         \sine_gen.n202563 , \sine_gen.n209556 , \sine_gen.n46_adj_63 , 
         \sine_gen.n197396 , \sine_gen.n197304 , \sine_gen.n197533 , 
         \sine_gen.n204356 , \sine_gen.n197782 , \sine_gen.n45 , 
         \sine_gen.n15_adj_71 , \sine_gen.n209130 , \sine_gen.n197779 , 
         \sine_gen.n197836 , \sine_gen.n15_adj_44 , \sine_gen.n209133 , 
         \sine_gen.n199299 , \sine_gen.n199714 , \sine_gen.n199875 , 
         \sine_gen.n7 , \sine_gen.n199522 , \sine_gen.n208800 , 
         \sine_gen.n206847 , \sine_gen.n206846 , \sine_gen.n208728 , 
         \sine_gen.n199876 , \sine_gen.n208731 , \sine_gen.n197338 , 
         \sine_gen.n200415 , \sine_gen.n197852 , \sine_gen.n197317 , 
         \sine_gen.n204083 , \sine_gen.n198131 , \sine_gen.n206711 , 
         \sine_gen.n196865 , \sine_gen.n204318 , \sine_gen.n198139 , 
         \sine_gen.n197772 , \sine_gen.n209286 , \sine_gen.n197847 , 
         \sine_gen.n62_adj_106 , \sine_gen.n209382 , \sine_gen.n209385 , 
         \sine_gen.n198540 , \sine_gen.n198126 , \sine_gen.n206832 , 
         \sine_gen.n204237 , \sine_gen.n204262 , \sine_gen.n197321 , 
         \sine_gen.n197477 , \sine_gen.n197905 , \sine_gen.n10 , 
         \sine_gen.n209328 , \sine_gen.n198848 , \sine_gen.n209331 , 
         \sine_gen.n15_adj_124 , \sine_gen.n3 , \sine_gen.n62_adj_119 , 
         \sine_gen.n197007 , \sine_gen.n197445 , \sine_gen.n197583 , 
         \sine_gen.n197800 , \sine_gen.n198140 , \sine_gen.n30_adj_94 , 
         \sine_gen.n197783 , \sine_gen.n197814 , \sine_gen.n197802 , 
         \sine_gen.n209322 , \sine_gen.n197770 , \sine_gen.n46_adj_121 , 
         \sine_gen.n31_adj_126 , \sine_gen.n198832 , \sine_gen.n198841 , 
         \sine_gen.n208680 , \sine_gen.n208683 , \sine_gen.n199083 , 
         \sine_gen.n199081 , \sine_gen.n208788 , \sine_gen.n30_adj_68 , 
         \sine_gen.n198033 , \sine_gen.n197285 , \sine_gen.n197087 , 
         \sine_gen.n209094 , \sine_gen.n209037 , \sine_gen.n207048 , 
         \sine_gen.n207051 , \sine_gen.n207050 , \sine_gen.n202217 , 
         \sine_gen.n202577 , \sine_gen.n29 , \sine_gen.n197397 , 
         \sine_gen.n197535 , \sine_gen.n204243 , \sine_gen.n31 , 
         \sine_gen.n206933 , \sine_gen.n198213 , \sine_gen.n200497 , 
         \sine_gen.n209088 , \sine_gen.n199021 , \sine_gen.n61_adj_65 , 
         \sine_gen.n209091 , \sine_gen.n198054 , \sine_gen.n198001 , 
         \sine_gen.n30_adj_118 , \sine_gen.n15_adj_117 , \sine_gen.n200718 , 
         \sine_gen.n200006 , \sine_gen.n199230 , \sine_gen.n198808 , 
         \sine_gen.n209082 , \sine_gen.n207117 , \sine_gen.n207116 , 
         \sine_gen.n206646 , \sine_gen.n209574 , \sine_gen.n206645 , 
         \sine_gen.n209085 , \sine_gen.n202948 , \sine_gen.n30_adj_53 , 
         \sine_gen.n207197 , \sine_gen.n198892 , \sine_gen.n204024 , 
         \sine_gen.n198891 , \sine_gen.n208980 , \sine_gen.n199070 , 
         \sine_gen.n199072 , \sine_gen.n198854 , \sine_gen.n198844 , 
         \sine_gen.n208983 , \sine_gen.n206574 , \sine_gen.n206573 , 
         \sine_gen.n209076 , \sine_gen.n199726 , \sine_gen.n199154 , 
         \sine_gen.n209079 , \sine_gen.n208635 , \sine_gen.n208641 , 
         \sine_gen.n199155 , \sine_gen.n208632 , \sine_gen.n199153 , 
         \sine_gen.n209166 , \sine_gen.n198036 , \sine_gen.n209169 , 
         \sine_gen.n198822 , \sine_gen.n200647 , \sine_gen.n207092 , 
         \sine_gen.n207093 , \sine_gen.n198806 , \sine_gen.n208791 , 
         \sine_gen.n198907 , \sine_gen.n198904 , \sine_gen.n208974 , 
         \sine_gen.n30_adj_87 , \sine_gen.n15_adj_88 , \sine_gen.n208977 , 
         \sine_gen.n198003 , \sine_gen.n198210 , \sine_gen.n208686 , 
         \sine_gen.n199050 , \sine_gen.n199351 , \sine_gen.n198890 , 
         \sine_gen.n208689 , \sine_gen.n197294 , \sine_gen.n204168 , 
         \sine_gen.n209436 , \sine_gen.n204200 , \sine_gen.n209439 , 
         \sine_gen.n207161 , \sine_gen.n207222 , \sine_gen.n203102 , 
         \sine_gen.n206498 , \sine_gen.n206897 , \sine_gen.n205443 , 
         \sine_gen.n198217 , \sine_gen.n61_adj_114 , \sine_gen.n209070 , 
         \sine_gen.n209073 , \sine_gen.n209061 , \sine_gen.n203104 , 
         \sine_gen.n207171 , \sine_gen.n206958 , \sine_gen.n196913 , 
         \sine_gen.n196899 , \sine_gen.n255 , \sine_gen.n204330 , 
         \sine_gen.n197806 , \sine_gen.n197801 , \sine_gen.n14_adj_120 , 
         \sine_gen.n209136 , \sine_gen.n209139 , \sine_gen.n31_adj_78 , 
         \sine_gen.n207024 , \sine_gen.n197809 , \sine_gen.n209124 , 
         \sine_gen.n30_adj_67 , \sine_gen.n209127 , \sine_gen.n209148 , 
         \sine_gen.n209151 , \sine_gen.n206904 , \sine_gen.n208893 , 
         \sine_gen.n209208 , \sine_gen.n197224 , \sine_gen.n208890 , 
         \sine_gen.n197216 , \sine_gen.n206763 , \sine_gen.n197211 , 
         \sine_gen.n207153 , \sine_gen.n198220 , \sine_gen.n203166 , 
         \sine_gen.n197993 , \sine_gen.n209058 , \sine_gen.n198221 , 
         \sine_gen.n200501 , \sine_gen.n207341 , \sine_gen.n197947 , 
         \sine_gen.n197391 , \sine_gen.n203071 , \sine_gen.n197040 , 
         \sine_gen.n208926 , \sine_gen.n207148 , \sine_gen.n208929 , 
         \sine_gen.n197574 , \sine_gen.n204241 , \sine_gen.n197277 , 
         \sine_gen.n204150 , \sine_gen.n206906 , \sine_gen.n202187 , 
         \sine_gen.n197516 , \sine_gen.n6 , \sine_gen.n199161 , 
         \sine_gen.n209118 , \sine_gen.n199162 , \sine_gen.n30_adj_128 , 
         \sine_gen.n209121 , \sine_gen.n198333 , \sine_gen.n198545 , 
         \sine_gen.n209100 , \sine_gen.n198028 , \sine_gen.n204284 , 
         \sine_gen.n209103 , \sine_gen.n198223 , \sine_gen.n198069 , 
         \sine_gen.n209052 , \sine_gen.n206447 , \sine_gen.n198224 , 
         \sine_gen.n197956 , \sine_gen.n209055 , \sine_gen.n15_adj_83 , 
         \sine_gen.n198021 , \sine_gen.n198226 , \sine_gen.n197977 , 
         \sine_gen.n209046 , \sine_gen.n209049 , \sine_gen.n208749 , 
         \sine_gen.n198072 , \sine_gen.n198073 , \sine_gen.n206955 , 
         \sine_gen.n197938 , \sine_gen.n198064 , \sine_gen.n209040 , 
         \sine_gen.n204306 , \sine_gen.n209043 , \sine_gen.n197764 , 
         \sine_gen.n197812 , \sine_gen.n62_adj_85 , \sine_gen.n209220 , 
         \sine_gen.n204294 , \sine_gen.n206592 , \sine_gen.n206591 , 
         \sine_gen.n199102 , \sine_gen.n199103 , \sine_gen.n209034 , 
         \sine_gen.n206595 , \sine_gen.n206594 , \sine_gen.n200695 , 
         \sine_gen.n199760 , \sine_gen.n198877 , \sine_gen.n209424 , 
         \sine_gen.n206466 , \sine_gen.n7_adj_46 , \sine_gen.n198874 , 
         \sine_gen.n209427 , \sine_gen.n206975 , \sine_gen.n206976 , 
         \sine_gen.n209028 , \sine_gen.n208971 , \sine_gen.n209031 , 
         \sine_gen.n206973 , \sine_gen.n206972 , \sine_gen.n207053 , 
         \sine_gen.n207143 , \sine_gen.n209022 , \sine_gen.n204253 , 
         \sine_gen.n197102 , \sine_gen.n207142 , \sine_gen.n206952 , 
         \sine_gen.n206951 , \sine_gen.n209016 , \sine_gen.n208941 , 
         \sine_gen.n206949 , \sine_gen.n200534 , \sine_gen.n197827 , 
         \sine_gen.n197906 , \sine_gen.n209010 , \sine_gen.n206780 , 
         \sine_gen.n207305 , \sine_gen.n209013 , \sine_gen.n208863 , 
         \sine_gen.n206880 , \sine_gen.n63 , \sine_gen.n209580 , 
         \sine_gen.n198307 , \sine_gen.n209142 , \sine_gen.n198306 , 
         \sine_gen.n204338 , \sine_gen.n197287 , \sine_gen.n197573 , 
         \sine_gen.n206907 , \sine_gen.n63_adj_97 , \sine_gen.n29_adj_70 , 
         \sine_gen.n206454 , \sine_gen.n209004 , \sine_gen.n209346 , 
         \sine_gen.n206459 , \sine_gen.n200178 , \sine_gen.n200671 , 
         \sine_gen.n199060 , \sine_gen.n209349 , \sine_gen.n200536 , 
         \sine_gen.n206638 , \sine_gen.n208998 , \sine_gen.n209001 , 
         \sine_gen.n209592 , \sine_gen.n198447 , \sine_gen.n206568 , 
         \sine_gen.n200641 , \sine_gen.n206793 , \sine_gen.n206792 , 
         \sine_gen.n198015 , \sine_gen.n204312 , \sine_gen.n208992 , 
         \sine_gen.n208767 , \sine_gen.n206796 , \sine_gen.n207020 , 
         \sine_gen.n203114 , \sine_gen.n206461 , \sine_gen.n206928 , 
         \sine_gen.n206937 , \sine_gen.n206936 , \sine_gen.n208986 , 
         \sine_gen.n206934 , \sine_gen.n206940 , \sine_gen.n208923 , 
         \sine_gen.n209400 , \sine_gen.n197249 , \sine_gen.n208920 , 
         \sine_gen.n197053 , \sine_gen.n197393 , \sine_gen.n207149 , 
         \sine_gen.n62 , \sine_gen.n197260 , \sine_gen.n204251 , 
         \sine_gen.n197124 , \sine_gen.n204249 , \sine_gen.n127 , 
         \sine_gen.n197162 , \sine_gen.n202267 , \sine_gen.n206661 , 
         \sine_gen.n206714 , \sine_gen.n206715 , \sine_gen.n199134 , 
         \sine_gen.n199128 , \sine_gen.n208968 , \sine_gen.n206970 , 
         \sine_gen.n206969 , \sine_gen.n199143 , \sine_gen.n15_adj_55 , 
         \sine_gen.n206717 , \sine_gen.n206718 , \sine_gen.n199122 , 
         \sine_gen.n208962 , \sine_gen.n208965 , \sine_gen.n200201 , 
         \sine_gen.n206967 , \sine_gen.n206966 , \sine_gen.n206720 , 
         \sine_gen.n206721 , \sine_gen.n198051 , \sine_gen.n208956 , 
         \sine_gen.n206964 , \sine_gen.n206963 , \sine_gen.n15_adj_54 , 
         \sine_gen.n208959 , \sine_gen.n206726 , \sine_gen.n206727 , 
         \sine_gen.n208950 , \sine_gen.n208953 , \sine_gen.n209433 , 
         \sine_gen.n206873 , \sine_gen.n206874 , \sine_gen.n197081 , 
         \sine_gen.n204160 , \sine_gen.n206660 , \sine_gen.n30_adj_64 , 
         \sine_gen.n208734 , \sine_gen.n202068 , \sine_gen.n198958 , 
         \sine_gen.n198050 , \sine_gen.n206635 , \sine_gen.n200540 , 
         \sine_gen.n209568 , \sine_gen.n30_adj_115 , \sine_gen.n204304 , 
         \sine_gen.n208938 , \sine_gen.n198486 , \sine_gen.n200542 , 
         \sine_gen.n200510 , \sine_gen.n198240 , \sine_gen.n206838 , 
         \sine_gen.n208932 , \sine_gen.n206835 , \sine_gen.n208785 , 
         \sine_gen.n209562 , \sine_gen.n15_adj_84 , \sine_gen.n198328 , 
         \sine_gen.n208776 , \sine_gen.n206712 , \sine_gen.n208779 , 
         \sine_gen.n202058 , \sine_gen.n206450 , \sine_gen.n204130 , 
         \sine_gen.n199178 , \sine_gen.n206858 , \sine_gen.n30_adj_101 , 
         \sine_gen.n198914 , \sine_gen.n206991 , \sine_gen.n206992 , 
         \sine_gen.n208914 , \sine_gen.n199012 , \sine_gen.n199011 , 
         \sine_gen.n208917 , \sine_gen.n199158 , \sine_gen.n199152 , 
         \sine_gen.n200022 , \sine_gen.n202145 , \sine_gen.n200191 , 
         \sine_gen.n206888 , \sine_gen.n206889 , \sine_gen.n209397 , 
         \sine_gen.n197597 , \sine_gen.n208896 , \sine_gen.n208875 , 
         \sine_gen.n206886 , \sine_gen.n206690 , \sine_gen.n206691 , 
         \sine_gen.n208884 , \sine_gen.n200414 , \sine_gen.n197465 , 
         \sine_gen.n208887 , \sine_gen.n208758 , \sine_gen.n206768 , 
         \sine_gen.n206697 , \sine_gen.n206696 , \sine_gen.n208872 , 
         \sine_gen.n200418 , \sine_gen.n197313 , \sine_gen.n209526 , 
         \sine_gen.n209529 , \sine_gen.n209499 , \sine_gen.n204178 , 
         \sine_gen.n197302 , \sine_gen.n206898 , \sine_gen.n207039 , 
         \sine_gen.n206706 , \sine_gen.n208719 , \sine_gen.n208866 , 
         \sine_gen.n206685 , \sine_gen.n208713 , \sine_gen.n209394 , 
         \sine_gen.n197885 , \sine_gen.n204286 , \sine_gen.n206925 , 
         \sine_gen.n209586 , \sine_gen.n199850 , \sine_gen.n199490 , 
         \sine_gen.n207173 , \sine_gen.n206856 , \sine_gen.n198309 , 
         \sine_gen.n207336 , \sine_gen.n208860 , \sine_gen.n206700 , 
         \sine_gen.n206699 , \sine_gen.n199229 , \sine_gen.n207169 , 
         \sine_gen.n46_adj_113 , \sine_gen.n204230 , \sine_gen.n198317 , 
         \sine_gen.n208854 , \sine_gen.n200516 , \sine_gen.n198320 , 
         \sine_gen.n197899 , \sine_gen.n208857 , \sine_gen.n208908 , 
         \sine_gen.n197935 , \sine_gen.n197939 , \sine_gen.n61 , 
         \sine_gen.n208911 , \sine_gen.n204389 , \sine_gen.n197473 , 
         \sine_gen.n62_adj_102 , \sine_gen.n61_adj_61 , \sine_gen.n209550 , 
         \sine_gen.n30_adj_104 , \sine_gen.n209553 , \sine_gen.n207026 , 
         \sine_gen.n207027 , \sine_gen.n208848 , \sine_gen.n208851 , 
         \sine_gen.n206870 , \sine_gen.n206871 , \sine_gen.n206843 , 
         \sine_gen.n199390 , \sine_gen.n199301 , \sine_gen.n200412 , 
         \sine_gen.n197461 , \sine_gen.n209544 , \sine_gen.n206687 , 
         \sine_gen.n206688 , \sine_gen.n206892 , \sine_gen.n205364 , 
         \sine_gen.n205363 , \sine_gen.n208842 , \sine_gen.n206868 , 
         \sine_gen.n206867 , \sine_gen.n208845 , \sine_gen.n197364 , 
         \sine_gen.n209538 , \sine_gen.n197440 , \sine_gen.n196882 , 
         \sine_gen.n203056 , \sine_gen.n196962 , \sine_gen.n206565 , 
         \sine_gen.n206894 , \sine_gen.n206895 , \sine_gen.n209481 , 
         \sine_gen.n209469 , \sine_gen.n209532 , \sine_gen.n207087 , 
         \sine_gen.n207086 , \sine_gen.n209304 , \sine_gen.n207144 , 
         \sine_gen.n199016 , \sine_gen.n208764 , \sine_gen.n207030 , 
         \sine_gen.n207029 , \sine_gen.n208836 , \sine_gen.n208839 , 
         \sine_gen.n208833 , \sine_gen.n206864 , \sine_gen.n206865 , 
         \sine_gen.n207062 , \sine_gen.n199495 , \sine_gen.n198945 , 
         \sine_gen.n30_adj_60 , \sine_gen.n209520 , \sine_gen.n209523 , 
         \sine_gen.n209451 , \sine_gen.n199496 , \sine_gen.n200627 , 
         \sine_gen.n206853 , \sine_gen.n207033 , \sine_gen.n207032 , 
         \sine_gen.n208830 , \sine_gen.n206862 , \sine_gen.n206861 , 
         \sine_gen.n63_adj_116 , \sine_gen.n209514 , \sine_gen.n197225 , 
         \sine_gen.n196968 , \sine_gen.n207035 , \sine_gen.n207036 , 
         \sine_gen.n208824 , \sine_gen.n208827 , \sine_gen.n209235 , 
         \sine_gen.n206859 , \sine_gen.n207060 , \sine_gen.n209508 , 
         \sine_gen.n207147 , \sine_gen.n197286 , \sine_gen.n206943 , 
         \sine_gen.n206667 , \sine_gen.n202555 , \sine_gen.n197085 , 
         \sine_gen.n207129 , \sine_gen.n207128 , \sine_gen.n209154 , 
         \sine_gen.n199851 , \sine_gen.n208818 , \sine_gen.n206927 , 
         \sine_gen.n198950 , \sine_gen.n203161 , \sine_gen.n208821 , 
         \sine_gen.n206844 , \sine_gen.n209421 , \sine_gen.n209502 , 
         \sine_gen.n208797 , \sine_gen.n206841 , \sine_gen.n200698 , 
         \sine_gen.n199860 , \sine_gen.n208812 , \sine_gen.n206962 , 
         \sine_gen.n206725 , \sine_gen.n209472 , \sine_gen.n198926 , 
         \sine_gen.n199350 , \sine_gen.n208815 , \sine_gen.n206922 , 
         \sine_gen.n206921 , \sine_gen.n209490 , \sine_gen.n208743 , 
         \sine_gen.n198483 , \sine_gen.n198238 , \sine_gen.n200628 , 
         \sine_gen.n206913 , \sine_gen.n206912 , \sine_gen.n198232 , 
         \sine_gen.n197971 , \sine_gen.n209484 , \sine_gen.n206915 , 
         \sine_gen.n206916 , \sine_gen.n197958 , \sine_gen.n31_adj_77 , 
         \sine_gen.n209352 , \sine_gen.n206734 , \sine_gen.n206994 , 
         \sine_gen.n206993 , \sine_gen.n199041 , \sine_gen.n198908 , 
         \sine_gen.n208806 , \sine_gen.n207330 , \sine_gen.n30_adj_98 , 
         \sine_gen.n206849 , \sine_gen.n197242 , \sine_gen.n209496 , 
         \sine_gen.n197322 , \sine_gen.n197963 , \sine_gen.n199034 , 
         \sine_gen.n209460 , \sine_gen.n209463 , \sine_gen.n207075 , 
         \sine_gen.n207074 , \sine_gen.n200645 , \sine_gen.n199541 , 
         \sine_gen.n208794 , \sine_gen.n207077 , \sine_gen.n207078 , 
         \sine_gen.n198839 , \sine_gen.n198831 , \sine_gen.n209457 , 
         \sine_gen.n206980 , \sine_gen.n209454 , \sine_gen.n206558 , 
         \sine_gen.n197515 , \sine_gen.n209448 , \sine_gen.n199501 , 
         \sine_gen.n199498 , \sine_gen.n199499 , \sine_gen.n207202 , 
         \sine_gen.n209412 , \sine_gen.n207186 , \sine_gen.n204412 , 
         \sine_gen.n209415 , \sine_gen.n198005 , \sine_gen.n208770 , 
         \sine_gen.n208773 , \sine_gen.n207328 , \sine_gen.n200633 , 
         \sine_gen.n198917 , \sine_gen.n209442 , \sine_gen.n209445 , 
         \sine_gen.n207332 , \sine_gen.n199509 , \sine_gen.n206850 , 
         \sine_gen.n197373 , \sine_gen.n197470 , \sine_gen.n197599 , 
         \sine_gen.n207102 , \sine_gen.n207101 , \sine_gen.n208782 , 
         \sine_gen.n207104 , \sine_gen.n207105 , \sine_gen.n15_adj_59 , 
         \sine_gen.n209190 , \sine_gen.n198824 , \sine_gen.n199054 , 
         \sine_gen.n198884 , \sine_gen.n209430 , \sine_gen.n200640 , 
         \sine_gen.n199520 , \sine_gen.n200021 , \sine_gen.n200677 , 
         \sine_gen.n204216 , \sine_gen.n200190 , \sine_gen.n209391 , 
         \sine_gen.n198536 , \sine_gen.n209388 , \sine_gen.n206877 , 
         \sine_gen.n62_adj_122 , \sine_gen.n200687 , \sine_gen.n199525 , 
         \sine_gen.n198861 , \sine_gen.n198868 , \sine_gen.n209418 , 
         \sine_gen.n199527 , \sine_gen.n206453 , \sine_gen.n209370 , 
         \sine_gen.n204342 , \sine_gen.n207141 , \sine_gen.n196964 , 
         \sine_gen.n197099 , \sine_gen.n197275 , \sine_gen.n197509 , 
         \sine_gen.n209406 , \sine_gen.n197511 , \sine_gen.n207187 , 
         \sine_gen.n209409 , \sine_gen.n61_adj_108 , \sine_gen.n208740 , 
         \sine_gen.n15_adj_62 , \sine_gen.n200427 , \sine_gen.n198336 , 
         \sine_gen.n206900 , \sine_gen.n206901 , \sine_gen.n200437 , 
         \sine_gen.n197581 , \sine_gen.n208752 , \sine_gen.n208755 , 
         \sine_gen.n206957 , \sine_gen.n209376 , \sine_gen.n206954 , 
         \sine_gen.n197979 , \sine_gen.n197974 , \sine_gen.n46_adj_76 , 
         \sine_gen.n208746 , \sine_gen.n209172 , \sine_gen.n209334 , 
         \sine_gen.n206737 , \sine_gen.n197815 , \sine_gen.n197816 , 
         \sine_gen.n199032 , \sine_gen.n209364 , \sine_gen.n198922 , 
         \sine_gen.n126 , \sine_gen.n197532 , \sine_gen.n209358 , 
         \sine_gen.n206730 , \sine_gen.n204236 , \sine_gen.n197915 , 
         \sine_gen.n206740 , \sine_gen.n209259 , \sine_gen.n209253 , 
         \sine_gen.n209256 , \sine_gen.n199247 , \sine_gen.n198352 , 
         \sine_gen.n197927 , \sine_gen.n208716 , \sine_gen.n206664 , 
         \sine_gen.n206759 , \sine_gen.n206760 , \sine_gen.n207057 , 
         \sine_gen.n209340 , \sine_gen.n207054 , \sine_gen.n209478 , 
         \sine_gen.n198228 , \sine_gen.n200503 , \sine_gen.n197970 , 
         \sine_gen.n208722 , \sine_gen.n208725 , \sine_gen.n198631 , 
         \sine_gen.n198075 , \sine_gen.n200505 , \sine_gen.n200400 , 
         \sine_gen.n209316 , \sine_gen.n198138 , \sine_gen.n197916 , 
         \sine_gen.n206743 , \sine_gen.n209310 , \sine_gen.n206663 , 
         \sine_gen.n206769 , \sine_gen.n197930 , \sine_gen.n197767 , 
         \sine_gen.n208710 , \sine_gen.n206771 , \sine_gen.n206772 , 
         \sine_gen.n197929 , \sine_gen.n209301 , \sine_gen.n200123 , 
         \sine_gen.n199080 , \sine_gen.n199545 , \sine_gen.n209298 , 
         \sine_gen.n199544 , \sine_gen.n198843 , \sine_gen.n197918 , 
         \sine_gen.n197794 , \sine_gen.n209292 , \sine_gen.n197920 , 
         \sine_gen.n197919 , \sine_gen.n206746 , \sine_gen.n208698 , 
         \sine_gen.n199144 , \sine_gen.n199146 , \sine_gen.n208701 , 
         \sine_gen.n199156 , \sine_gen.n199731 , \sine_gen.n199732 , 
         \sine_gen.n208692 , \sine_gen.n199733 , \sine_gen.n200692 , 
         \sine_gen.n199135 , \sine_gen.n208695 , \sine_gen.n197792 , 
         \sine_gen.n209280 , \sine_gen.n197923 , \sine_gen.n206752 , 
         \sine_gen.n199552 , \sine_gen.n207201 , \sine_gen.n198837 , 
         \sine_gen.n198827 , \sine_gen.n209274 , \sine_gen.n199089 , 
         \sine_gen.n199554 , \sine_gen.n209277 , \sine_gen.n208656 , 
         \sine_gen.n206755 , \sine_gen.n209268 , \sine_gen.n208659 , 
         \sine_gen.n62_adj_91 , \sine_gen.n31_adj_93 , \sine_gen.n209262 , 
         \sine_gen.n198812 , \sine_gen.n199084 , \sine_gen.n30_adj_50 , 
         \sine_gen.n209265 , \sine_gen.n209466 , \sine_gen.n204364 , 
         \sine_gen.n206749 , \sine_gen.n209223 , \sine_gen.n198556 , 
         \sine_gen.n207199 , \sine_gen.n199675 , \sine_gen.n199677 , 
         \sine_gen.n199676 , \sine_gen.n209250 , \sine_gen.n198895 , 
         \sine_gen.n200670 , \sine_gen.n200620 , \sine_gen.n209247 , 
         \sine_gen.n200181 , \sine_gen.n209244 , \sine_gen.n198842 , 
         \sine_gen.n199683 , \sine_gen.n207066 , \sine_gen.n198853 , 
         \sine_gen.n199682 , \sine_gen.n198867 , \sine_gen.n199695 , 
         \sine_gen.n200676 , \sine_gen.n209238 , \sine_gen.n206659 , 
         \sine_gen.n199696 , \sine_gen.n209241 , \sine_gen.n207132 , 
         \sine_gen.n196808 , \sine_gen.n208674 , \sine_gen.n207133 , 
         \sine_gen.n196833 , \sine_gen.n203093 , \sine_gen.n199709 , 
         \sine_gen.n205362 , \sine_gen.n199184 , \sine_gen.n199182 , 
         \sine_gen.n209232 , \sine_gen.n199710 , \sine_gen.n199179 , 
         \sine_gen.n200680 , \sine_gen.n209226 , \sine_gen.n207082 , 
         \sine_gen.n209229 , \sine_gen.n199302 , \sine_gen.n199716 , 
         \sine_gen.n199097 , \sine_gen.n199326 , \sine_gen.n208602 , 
         \sine_gen.n199120 , \sine_gen.n208605 , \sine_gen.n199131 , 
         \sine_gen.n199096 , \sine_gen.n199110 , \sine_gen.n209214 , 
         \sine_gen.n199754 , \sine_gen.n199752 , \sine_gen.n199753 , 
         \sine_gen.n209217 , \sine_gen.n204384 , \sine_gen.n204400 , 
         \sine_gen.n207021 , \sine_gen.n198616 , \sine_gen.n208662 , 
         \sine_gen.n207253 , \sine_gen.n207018 , \sine_gen.n206478 , 
         \sine_gen.n208665 , \sine_gen.n204381 , \sine_gen.n197803 , 
         \sine_gen.n209202 , \sine_gen.n197926 , \sine_gen.n31_adj_123 , 
         \sine_gen.n209205 , \sine_gen.n199756 , \sine_gen.n209196 , 
         \sine_gen.n199755 , \sine_gen.n199333 , \sine_gen.n209199 , 
         \sine_gen.n199210 , \sine_gen.n208650 , \sine_gen.n200600 , 
         \sine_gen.n199225 , \sine_gen.n199214 , \sine_gen.n208653 , 
         \sine_gen.n30_adj_58 , \sine_gen.n30 , \sine_gen.n46 , 
         \sine_gen.n61_adj_99 , \sine_gen.n209184 , \sine_gen.n199331 , 
         \sine_gen.n199337 , \sine_gen.n209178 , \sine_gen.n30_adj_107 , 
         \sine_gen.n199118 , \sine_gen.n208644 , \sine_gen.n207140 , 
         \sine_gen.n208647 , \sine_gen.n199166 , \sine_gen.n208638 , 
         \sine_gen.n199173 , \sine_gen.n206666 , \sine_gen.n196948 , 
         \sine_gen.n198133 , \sine_gen.n206495 , \sine_gen.n198547 , 
         \sine_gen.n206784 , \sine_gen.n206783 , \sine_gen.n207063 , 
         \sine_gen.n208626 , \sine_gen.n207059 , \sine_gen.n208629 , 
         \sine_gen.n208620 , \sine_gen.n208623 , \sine_gen.n198543 , 
         \sine_gen.n208614 , \sine_gen.n203106 , \sine_gen.n208617 , 
         \sine_gen.n30_adj_72 , \sine_gen.n199075 , \sine_gen.n209106 , 
         \sine_gen.n198809 , \sine_gen.n199749 , \sine_gen.n200694 , 
         \sine_gen.n208608 , \sine_gen.n203126 , \sine_gen.n203124 , 
         \sine_gen.n208611 , \sine_gen.n198130 , \tw_gen.n18 , 
         \tw_gen.n206484 , \tw_gen.n17 , \tw_gen.n19 , \tw_gen.n206486 , 
         \sine_gen.n15 , \sine_gen.n200443 , \sine_gen.n197374 , 
         \sine_gen.n199062 , \sine_gen.n198863 , \sine_gen.n198124 , 
         \sine_gen.n198315 , \sine_gen.n198898 , \sine_gen.n199514 , 
         \sine_gen.n200637 , \sine_gen.n199353 , \sine_gen.n15_adj_45 , 
         \sine_gen.n14 , \sine_gen.n198902 , \sine_gen.n199352 , 
         \sine_gen.n15_adj_47 , \sine_gen.n199546 , \sine_gen.n15_adj_52 , 
         \sine_gen.n198830 , \sine_gen.n15_adj_48 , \sine_gen.n199895 , 
         \sine_gen.n198811 , \sine_gen.n199555 , \sine_gen.n30_adj_49 , 
         \sine_gen.n198814 , \sine_gen.n199556 , \sine_gen.n197954 , 
         \sine_gen.n62_adj_51 , \sine_gen.n197966 , \sine_gen.n197976 , 
         \sine_gen.n197968 , \sine_gen.n197936 , \sine_gen.n200508 , 
         \sine_gen.n198894 , \sine_gen.n206470 , \sine_gen.n198012 , 
         \sine_gen.n199123 , \sine_gen.n199132 , \sine_gen.n199129 , 
         \sine_gen.n30_adj_56 , \sine_gen.n199130 , \sine_gen.n15_adj_57 , 
         \sine_gen.n207214 , \sine_gen.n203043 , \sine_gen.n206559 , 
         \sine_gen.n198927 , \sine_gen.n207251 , \sine_gen.n207316 , 
         \sine_gen.n199503 , \sine_gen.n204322 , \sine_gen.n292 , 
         \sine_gen.n198864 , \sine_gen.n199549 , \sine_gen.n30_adj_75 , 
         \sine_gen.n198197 , \sine_gen.n197530 , \sine_gen.n209175 , 
         \sine_gen.n204386 , \sine_gen.n200386 , \sine_gen.n200425 , 
         \sine_gen.n198014 , \sine_gen.n198010 , \sine_gen.n15_adj_66 , 
         \sine_gen.n198024 , \sine_gen.n198202 , \sine_gen.n204231 , 
         \sine_gen.n198866 , \sine_gen.n30_adj_69 , \sine_gen.n198200 , 
         \sine_gen.n207318 , \sine_gen.n197763 , \sine_gen.n30_adj_73 , 
         \sine_gen.n31_adj_74 , \sine_gen.n198858 , \sine_gen.n200630 , 
         \sine_gen.n198930 , \sine_gen.n203109 , \sine_gen.n203110 , 
         \sine_gen.n199093 , \sine_gen.n199095 , \sine_gen.n199126 , 
         \sine_gen.n199098 , \sine_gen.n199543 , \sine_gen.n30_adj_80 , 
         \sine_gen.n15_adj_79 , \sine_gen.n198234 , \sine_gen.n206919 , 
         \sine_gen.n200439 , \sine_gen.n200404 , \sine_gen.n206657 , 
         \sine_gen.n206658 , \sine_gen.n206920 , \sine_gen.n15_adj_81 , 
         \sine_gen.n198852 , \sine_gen.n200202 , \sine_gen.n200041 , 
         \sine_gen.n198851 , \sine_gen.n206655 , \sine_gen.n206654 , 
         \sine_gen.n206656 , \sine_gen.n30_adj_82 , \sine_gen.n198847 , 
         \sine_gen.n200715 , \sine_gen.n198009 , \sine_gen.n206799 , 
         \sine_gen.n206800 , \sine_gen.n203158 , \sine_gen.n200506 , 
         \sine_gen.n206651 , \sine_gen.n206652 , \sine_gen.n206653 , 
         \sine_gen.n198022 , \sine_gen.n198018 , \sine_gen.n198205 , 
         \sine_gen.n200537 , \sine_gen.n198450 , \sine_gen.n199181 , 
         \sine_gen.n199195 , \sine_gen.n199104 , \sine_gen.n200602 , 
         \sine_gen.n200681 , \sine_gen.n15_adj_86 , \sine_gen.n199105 , 
         \sine_gen.n206648 , \sine_gen.n206649 , \sine_gen.n199213 , 
         \sine_gen.n199209 , \sine_gen.n199212 , \sine_gen.n199222 , 
         \sine_gen.n203156 , \sine_gen.n207218 , \sine_gen.n14_adj_129 , 
         \sine_gen.n199318 , \sine_gen.n199140 , \sine_gen.n203147 , 
         \sine_gen.n7_adj_127 , \sine_gen.n46_adj_89 , \sine_gen.n61_adj_90 , 
         \sine_gen.n30_adj_92 , \sine_gen.n15_adj_95 , \sine_gen.n199684 , 
         \sine_gen.n200004 , \sine_gen.n199203 , \sine_gen.n199290 , 
         \sine_gen.n199392 , \sine_gen.n199228 , \sine_gen.n199685 , 
         \sine_gen.n200009 , \sine_gen.n206644 , \sine_gen.n200673 , 
         \sine_gen.n206642 , \sine_gen.n206643 , \sine_gen.n30_adj_96 , 
         \sine_gen.n204260 , \sine_gen.n204360 , \sine_gen.n198198 , 
         \sine_gen.n198037 , \sine_gen.n15_adj_100 , \sine_gen.n199208 , 
         \sine_gen.n203112 , \sine_gen.n199385 , \sine_gen.n199207 , 
         \sine_gen.n197773 , \sine_gen.n197959 , \sine_gen.n207138 , 
         \sine_gen.n197786 , \sine_gen.n197382 , \sine_gen.n199201 , 
         \sine_gen.n199202 , \sine_gen.n199199 , \sine_gen.n199386 , 
         \sine_gen.n198909 , \sine_gen.n199147 , \sine_gen.n199391 , 
         \sine_gen.n199728 , \sine_gen.n199160 , \sine_gen.n206577 , 
         \sine_gen.n206578 , \sine_gen.n199717 , \sine_gen.n207081 , 
         \sine_gen.n199998 , \sine_gen.n206480 , \sine_gen.n204382 , 
         \sine_gen.n30_adj_110 , \sine_gen.n199145 , \sine_gen.n30_adj_103 , 
         \sine_gen.n15_adj_105 , \sine_gen.n198230 , \sine_gen.n198474 , 
         \sine_gen.n207220 , \sine_gen.n197443 , \sine_gen.n200402 , 
         \sine_gen.n62_adj_109 , \sine_gen.n206833 , \sine_gen.n31_adj_111 , 
         \sine_gen.n15_adj_112 , \sine_gen.n207006 , \sine_gen.n207007 , 
         \sine_gen.n198002 , \sine_gen.n199387 , \sine_gen.n199388 , 
         \sine_gen.n199384 , \sine_gen.n197380 , \sine_gen.n197457 , 
         \sine_gen.n204245 , \sine_gen.n197590 , \sine_gen.n197337 , 
         \sine_gen.n197315 , \sine_gen.n198125 , \sine_gen.n204233 , 
         \sine_gen.n204264 , \sine_gen.n198123 , \sine_gen.n207167 , 
         \sine_gen.n30_adj_125 , \sine_gen.n197932 , \sine_gen.n198141 , 
         \sine_gen.n198355 , \sine_gen.n198559 , \sine_gen.n198351 , 
         \sine_gen.n204372 , \sine_gen.n200468 , \sine_gen.n198128 , 
         \sine_gen.n198324 , \sine_gen.n207067 , \sine_gen.n206562 , 
         \sine_gen.n197381 , \sine_gen.n62_adj_130 , \sine_gen.n200184 , 
         \sine_wave1[10] , \comp1.n20 , \comp1.n18 , Va_c_N_39, \comp1.n4 , 
         \comp1.n6 , \comp1.n8 , \comp1.n10 , \comp1.n12 , \comp1.n14 , 
         \comp1.n16 , \sine_gen.n205424 , Va_c, Vc_c_N_40, \sine_gen.n203054 ;

  tw_gen_SLICE_0 \tw_gen.SLICE_0 ( .D1(\tw_gen.n209871 ), .C1(VCC_net), 
    .B1(\tri_wave[9] ), .D0(\tw_gen.n205273 ), .C0(VCC_net), 
    .B0(\tri_wave[8] ), .CIN0(\tw_gen.n205273 ), .CIN1(\tw_gen.n209871 ), 
    .F0(\tw_gen.n62[7] ), .F1(\tw_gen.n62[8] ), .COUT1(\tw_gen.n205275 ), 
    .COUT0(\tw_gen.n209871 ));
  tw_gen_SLICE_1 \tw_gen.SLICE_1 ( .D1(\tw_gen.n209868 ), .C1(VCC_net), 
    .B1(\tri_wave[7] ), .D0(\tw_gen.n205271 ), .C0(VCC_net), 
    .B0(\tri_wave[6] ), .CIN0(\tw_gen.n205271 ), .CIN1(\tw_gen.n209868 ), 
    .F0(\tw_gen.n62[5] ), .F1(\tw_gen.n62[6] ), .COUT1(\tw_gen.n205273 ), 
    .COUT0(\tw_gen.n209868 ));
  tw_gen_SLICE_2 \tw_gen.SLICE_2 ( .D1(\tw_gen.n209874 ), .C1(VCC_net), 
    .B1(Vc_c), .D0(\tw_gen.n205275 ), .C0(VCC_net), .B0(\tri_wave[10] ), 
    .CIN0(\tw_gen.n205275 ), .CIN1(\tw_gen.n209874 ), .F0(\tw_gen.n62[9] ), 
    .F1(\tw_gen.n62[10] ), .COUT0(\tw_gen.n209874 ));
  tw_gen_SLICE_3 \tw_gen.SLICE_3 ( .D1(\tw_gen.n209892 ), .B1(Vc_c), 
    .D0(\tw_gen.n205287 ), .B0(\tri_wave[10] ), .CIN0(\tw_gen.n205287 ), 
    .CIN1(\tw_gen.n209892 ), .F0(\tw_gen.n62_adj_142[9] ), 
    .F1(\tw_gen.n62_adj_142[10] ), .COUT0(\tw_gen.n209892 ));
  tw_gen_SLICE_4 \tw_gen.SLICE_4 ( .D1(\tw_gen.n209859 ), .C1(VCC_net), 
    .B1(\tri_wave[1] ), .CIN1(\tw_gen.n209859 ), .F1(\tw_gen.n62[0] ), 
    .COUT1(\tw_gen.n205267 ), .COUT0(\tw_gen.n209859 ));
  tw_gen_SLICE_5 \tw_gen.SLICE_5 ( .D1(\tw_gen.n209889 ), .B1(\tri_wave[9] ), 
    .D0(\tw_gen.n205285 ), .B0(\tri_wave[8] ), .CIN0(\tw_gen.n205285 ), 
    .CIN1(\tw_gen.n209889 ), .F0(\tw_gen.n62_adj_142[7] ), 
    .F1(\tw_gen.n62_adj_142[8] ), .COUT1(\tw_gen.n205287 ), 
    .COUT0(\tw_gen.n209889 ));
  tw_gen_SLICE_6 \tw_gen.SLICE_6 ( .D1(\tw_gen.n209886 ), .B1(\tri_wave[7] ), 
    .D0(\tw_gen.n205283 ), .B0(\tri_wave[6] ), .CIN0(\tw_gen.n205283 ), 
    .CIN1(\tw_gen.n209886 ), .F0(\tw_gen.n62_adj_142[5] ), 
    .F1(\tw_gen.n62_adj_142[6] ), .COUT1(\tw_gen.n205285 ), 
    .COUT0(\tw_gen.n209886 ));
  tw_gen_SLICE_7 \tw_gen.SLICE_7 ( .D1(\tw_gen.n209883 ), .B1(\tri_wave[5] ), 
    .D0(\tw_gen.n205281 ), .B0(\tri_wave[4] ), .CIN0(\tw_gen.n205281 ), 
    .CIN1(\tw_gen.n209883 ), .F0(\tw_gen.n62_adj_142[3] ), 
    .F1(\tw_gen.n62_adj_142[4] ), .COUT1(\tw_gen.n205283 ), 
    .COUT0(\tw_gen.n209883 ));
  tw_gen_SLICE_8 \tw_gen.SLICE_8 ( .D1(\tw_gen.n209862 ), .C1(VCC_net), 
    .B1(\tri_wave[3] ), .D0(\tw_gen.n205267 ), .C0(VCC_net), 
    .B0(\tri_wave[2] ), .CIN0(\tw_gen.n205267 ), .CIN1(\tw_gen.n209862 ), 
    .F0(\tw_gen.n62[1] ), .F1(\tw_gen.n62[2] ), .COUT1(\tw_gen.n205269 ), 
    .COUT0(\tw_gen.n209862 ));
  tw_gen_SLICE_9 \tw_gen.SLICE_9 ( .D1(\tw_gen.n209880 ), .B1(\tri_wave[3] ), 
    .D0(\tw_gen.n205279 ), .B0(\tri_wave[2] ), .CIN0(\tw_gen.n205279 ), 
    .CIN1(\tw_gen.n209880 ), .F0(\tw_gen.n62_adj_142[1] ), 
    .F1(\tw_gen.n62_adj_142[2] ), .COUT1(\tw_gen.n205281 ), 
    .COUT0(\tw_gen.n209880 ));
  tw_gen_SLICE_10 \tw_gen.SLICE_10 ( .D1(\tw_gen.n209865 ), .C1(VCC_net), 
    .B1(\tri_wave[5] ), .D0(\tw_gen.n205269 ), .C0(VCC_net), 
    .B0(\tri_wave[4] ), .CIN0(\tw_gen.n205269 ), .CIN1(\tw_gen.n209865 ), 
    .F0(\tw_gen.n62[3] ), .F1(\tw_gen.n62[4] ), .COUT1(\tw_gen.n205271 ), 
    .COUT0(\tw_gen.n209865 ));
  tw_gen_SLICE_11 \tw_gen.SLICE_11 ( .D1(\tw_gen.n209877 ), .C1(VCC_net), 
    .B1(\tri_wave[1] ), .CIN1(\tw_gen.n209877 ), .F1(\tw_gen.n62_adj_142[0] ), 
    .COUT1(\tw_gen.n205279 ), .COUT0(\tw_gen.n209877 ));
  sine_gen_SLICE_12 \sine_gen.SLICE_12 ( .DI1(\sine_gen.address1_11__N_22[0] ), 
    .D1(\sine_gen.n209838 ), .C1(\sine_gen.address1[0] ), .B1(VCC_net), 
    .CLK(\sine_gen.slow_clk ), .CIN1(\sine_gen.n209838 ), 
    .Q1(\sine_gen.address1[0] ), .F1(\sine_gen.address1_11__N_22[0] ), 
    .COUT1(\sine_gen.n205291 ), .COUT0(\sine_gen.n209838 ));
  sine_gen_SLICE_13 \sine_gen.SLICE_13 ( 
    .DI0(\sine_gen.address1_11__N_22[11] ), .D1(\sine_gen.n209856 ), 
    .D0(\sine_gen.n205301 ), .C0(\sine_gen.address1[11] ), 
    .CLK(\sine_gen.slow_clk ), .CIN0(\sine_gen.n205301 ), 
    .CIN1(\sine_gen.n209856 ), .Q0(\sine_gen.address1[11] ), 
    .F0(\sine_gen.address1_11__N_22[11] ), .COUT0(\sine_gen.n209856 ));
  sine_gen_SLICE_14 \sine_gen.SLICE_14 ( 
    .DI1(\sine_gen.address1_11__N_22[10] ), 
    .DI0(\sine_gen.address1_11__N_22[9] ), .D1(\sine_gen.n209853 ), 
    .C1(\sine_gen.address1[10] ), .D0(\sine_gen.n205299 ), 
    .C0(\sine_gen.address1[9] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n205299 ), .CIN1(\sine_gen.n209853 ), 
    .Q0(\sine_gen.address1[9] ), .Q1(\sine_gen.address1[10] ), 
    .F0(\sine_gen.address1_11__N_22[9] ), 
    .F1(\sine_gen.address1_11__N_22[10] ), .COUT1(\sine_gen.n205301 ), 
    .COUT0(\sine_gen.n209853 ));
  sine_gen_SLICE_15 \sine_gen.SLICE_15 ( .DI1(\sine_gen.address1_11__N_22[8] ), 
    .DI0(\sine_gen.address1_11__N_22[7] ), .D1(\sine_gen.n209850 ), 
    .C1(\sine_gen.address1[8] ), .D0(\sine_gen.n205297 ), 
    .C0(\sine_gen.address1[7] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n205297 ), .CIN1(\sine_gen.n209850 ), 
    .Q0(\sine_gen.address1[7] ), .Q1(\sine_gen.address1[8] ), 
    .F0(\sine_gen.address1_11__N_22[7] ), .F1(\sine_gen.address1_11__N_22[8] ), 
    .COUT1(\sine_gen.n205299 ), .COUT0(\sine_gen.n209850 ));
  sine_gen_SLICE_16 \sine_gen.SLICE_16 ( .DI1(\sine_gen.address1_11__N_22[6] ), 
    .DI0(\sine_gen.address1_11__N_22[5] ), .D1(\sine_gen.n209847 ), 
    .C1(\sine_gen.address1[6] ), .D0(\sine_gen.n205295 ), 
    .C0(\sine_gen.address1[5] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n205295 ), .CIN1(\sine_gen.n209847 ), 
    .Q0(\sine_gen.address1[5] ), .Q1(\sine_gen.address1[6] ), 
    .F0(\sine_gen.address1_11__N_22[5] ), .F1(\sine_gen.address1_11__N_22[6] ), 
    .COUT1(\sine_gen.n205297 ), .COUT0(\sine_gen.n209847 ));
  sine_gen_SLICE_17 \sine_gen.SLICE_17 ( .DI1(\sine_gen.address1_11__N_22[4] ), 
    .DI0(\sine_gen.address1_11__N_22[3] ), .D1(\sine_gen.n209844 ), 
    .C1(\sine_gen.address1[4] ), .D0(\sine_gen.n205293 ), 
    .C0(\sine_gen.address1[3] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n205293 ), .CIN1(\sine_gen.n209844 ), 
    .Q0(\sine_gen.address1[3] ), .Q1(\sine_gen.address1[4] ), 
    .F0(\sine_gen.address1_11__N_22[3] ), .F1(\sine_gen.address1_11__N_22[4] ), 
    .COUT1(\sine_gen.n205295 ), .COUT0(\sine_gen.n209844 ));
  sine_gen_SLICE_18 \sine_gen.SLICE_18 ( .DI1(\sine_gen.address1_11__N_22[2] ), 
    .DI0(\sine_gen.address1_11__N_22[1] ), .D1(\sine_gen.n209841 ), 
    .C1(\sine_gen.address1[2] ), .D0(\sine_gen.n205291 ), 
    .C0(\sine_gen.address1[1] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n205291 ), .CIN1(\sine_gen.n209841 ), 
    .Q0(\sine_gen.address1[1] ), .Q1(\sine_gen.address1[2] ), 
    .F0(\sine_gen.address1_11__N_22[1] ), .F1(\sine_gen.address1_11__N_22[2] ), 
    .COUT1(\sine_gen.n205293 ), .COUT0(\sine_gen.n209841 ));
  tw_gen_SLICE_19 \tw_gen.SLICE_19 ( .DI1(\tw_gen.tri_wave_10__N_1[10] ), 
    .DI0(\tw_gen.n203175 ), .C1(\tw_gen.direction ), 
    .B1(\tw_gen.n62_adj_142[10] ), .A1(\tw_gen.n62[10] ), .D0(Vc_c), 
    .C0(\tw_gen.n206490 ), .B0(\tri_wave[1] ), .A0(\tw_gen.n203174 ), 
    .CLK(\tw_gen.slow_clk ), .Q0(\tw_gen.direction ), .Q1(Vc_c), 
    .F0(\tw_gen.n203175 ), .F1(\tw_gen.tri_wave_10__N_1[10] ));
  tw_gen_SLICE_21 \tw_gen.SLICE_21 ( .DI1(\tw_gen.tri_wave_10__N_1[8] ), 
    .DI0(\tw_gen.tri_wave_10__N_1[9] ), .D1(\tw_gen.n62[8] ), 
    .C1(\tw_gen.n62_adj_142[8] ), .B1(\tw_gen.direction ), 
    .C0(\tw_gen.n62_adj_142[9] ), .B0(\tw_gen.n62[9] ), 
    .A0(\tw_gen.direction ), .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[10] ), 
    .Q1(\tri_wave[9] ), .F0(\tw_gen.tri_wave_10__N_1[9] ), 
    .F1(\tw_gen.tri_wave_10__N_1[8] ));
  tw_gen_SLICE_23 \tw_gen.SLICE_23 ( .DI1(\tw_gen.tri_wave_10__N_1[6] ), 
    .DI0(\tw_gen.tri_wave_10__N_1[7] ), .D1(\tw_gen.n62_adj_142[6] ), 
    .B1(\tw_gen.n62[6] ), .A1(\tw_gen.direction ), 
    .D0(\tw_gen.n62_adj_142[7] ), .B0(\tw_gen.n62[7] ), 
    .A0(\tw_gen.direction ), .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[8] ), 
    .Q1(\tri_wave[7] ), .F0(\tw_gen.tri_wave_10__N_1[7] ), 
    .F1(\tw_gen.tri_wave_10__N_1[6] ));
  tw_gen_SLICE_25 \tw_gen.SLICE_25 ( .DI1(\tw_gen.tri_wave_10__N_1[4] ), 
    .DI0(\tw_gen.tri_wave_10__N_1[5] ), .D1(\tw_gen.n62_adj_142[4] ), 
    .C1(\tw_gen.direction ), .A1(\tw_gen.n62[4] ), .D0(\tw_gen.direction ), 
    .C0(\tw_gen.n62_adj_142[5] ), .A0(\tw_gen.n62[5] ), 
    .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[6] ), .Q1(\tri_wave[5] ), 
    .F0(\tw_gen.tri_wave_10__N_1[5] ), .F1(\tw_gen.tri_wave_10__N_1[4] ));
  tw_gen_SLICE_27 \tw_gen.SLICE_27 ( .DI1(\tw_gen.tri_wave_10__N_1[2] ), 
    .DI0(\tw_gen.tri_wave_10__N_1[3] ), .D1(\tw_gen.n62_adj_142[2] ), 
    .C1(\tw_gen.direction ), .A1(\tw_gen.n62[2] ), .D0(\tw_gen.direction ), 
    .B0(\tw_gen.n62[3] ), .A0(\tw_gen.n62_adj_142[3] ), 
    .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[4] ), .Q1(\tri_wave[3] ), 
    .F0(\tw_gen.tri_wave_10__N_1[3] ), .F1(\tw_gen.tri_wave_10__N_1[2] ));
  tw_gen_SLICE_29 \tw_gen.SLICE_29 ( .DI1(\tw_gen.tri_wave_10__N_1[0] ), 
    .DI0(\tw_gen.tri_wave_10__N_1[1] ), .D1(\tw_gen.n62_adj_142[0] ), 
    .C1(\tw_gen.n62[0] ), .A1(\tw_gen.direction ), .D0(\tw_gen.n62[1] ), 
    .C0(\tw_gen.n62_adj_142[1] ), .B0(\tw_gen.direction ), 
    .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[2] ), .Q1(\tri_wave[1] ), 
    .F0(\tw_gen.tri_wave_10__N_1[1] ), .F1(\tw_gen.tri_wave_10__N_1[0] ));
  tw_gen_SLICE_31 \tw_gen.SLICE_31 ( .DI1(\tw_gen.clk_divider_N_43 ), 
    .DI0(\tw_gen.n203052 ), .D1(\tw_gen.clk_divider ), .B0(\tw_gen.slow_clk ), 
    .A0(\tw_gen.clk_divider ), .CLK(clk_c), .Q0(\tw_gen.slow_clk ), 
    .Q1(\tw_gen.clk_divider ), .F0(\tw_gen.n203052 ), 
    .F1(\tw_gen.clk_divider_N_43 ));
  sine_gen_SLICE_33 \sine_gen.SLICE_33 ( .DI1(\sine_gen.n21[3] ), 
    .DI0(\sine_gen.n21[2] ), .D1(\sine_gen.clk_divider[0] ), 
    .C1(\sine_gen.clk_divider[2] ), .B1(\sine_gen.clk_divider[3] ), 
    .A1(\sine_gen.clk_divider[1] ), .D0(\sine_gen.clk_divider[2] ), 
    .C0(\sine_gen.clk_divider[0] ), .B0(\sine_gen.clk_divider[1] ), 
    .LSR(\sine_gen.n203173 ), .CLK(clk_c), .Q0(\sine_gen.clk_divider[2] ), 
    .Q1(\sine_gen.clk_divider[3] ), .F0(\sine_gen.n21[2] ), 
    .F1(\sine_gen.n21[3] ));
  sine_gen_SLICE_34 \sine_gen.SLICE_34 ( .DI1(\sine_gen.n21[0] ), 
    .DI0(\sine_gen.n21[1] ), .B1(\sine_gen.clk_divider[0] ), 
    .C0(\sine_gen.clk_divider[0] ), .B0(\sine_gen.clk_divider[1] ), 
    .LSR(\sine_gen.n203173 ), .CLK(clk_c), .Q0(\sine_gen.clk_divider[1] ), 
    .Q1(\sine_gen.clk_divider[0] ), .F0(\sine_gen.n21[1] ), 
    .F1(\sine_gen.n21[0] ));
  sine_gen_SLICE_37 \sine_gen.SLICE_37 ( .DI1(\sine_gen.n206572 ), 
    .DI0(\sine_gen.sine_wave1_9__N_12 ), .D1(\sine_gen.n206571 ), 
    .C1(\sine_gen.address1[11] ), .A1(\sine_gen.n208677 ), 
    .D0(\sine_gen.n207136 ), .C0(\sine_gen.address1[11] ), 
    .B0(\sine_gen.n196919 ), .A0(\sine_gen.address1[10] ), 
    .CLK(\sine_gen.slow_clk ), .Q0(\sine_wave1[9] ), .Q1(\sine_wave1[8] ), 
    .F0(\sine_gen.sine_wave1_9__N_12 ), .F1(\sine_gen.n206572 ));
  sine_gen_SLICE_39 \sine_gen.SLICE_39 ( .DI1(\sine_gen.n208707 ), 
    .DI0(\sine_gen.n209067 ), .D1(\sine_gen.n207084 ), .C1(\sine_gen.n208704 ), 
    .B1(\sine_gen.address1[11] ), .A1(\sine_gen.n207083 ), 
    .D0(\sine_gen.n209064 ), .C0(\sine_gen.n209025 ), 
    .B0(\sine_gen.address1[11] ), .A0(\sine_gen.n207045 ), 
    .CLK(\sine_gen.slow_clk ), .Q0(\sine_wave1[7] ), .Q1(\sine_wave1[6] ), 
    .F0(\sine_gen.n209067 ), .F1(\sine_gen.n208707 ));
  sine_gen_SLICE_41 \sine_gen.SLICE_41 ( .DI1(\sine_gen.n208905 ), 
    .DI0(\sine_gen.n209163 ), .D1(\sine_gen.n206910 ), 
    .C1(\sine_gen.address1[11] ), .B1(\sine_gen.n208899 ), 
    .A1(\sine_gen.n208902 ), .D0(\sine_gen.n207015 ), .C0(\sine_gen.n209160 ), 
    .B0(\sine_gen.address1[11] ), .A0(\sine_gen.n208989 ), 
    .CLK(\sine_gen.slow_clk ), .Q0(\sine_wave1[5] ), .Q1(\sine_wave1[4] ), 
    .F0(\sine_gen.n209163 ), .F1(\sine_gen.n208905 ));
  sine_gen_SLICE_43 \sine_gen.SLICE_43 ( .DI1(\sine_gen.n208671 ), 
    .DI0(\sine_gen.n208881 ), .D1(\sine_gen.n207042 ), .C1(\sine_gen.n207041 ), 
    .B1(\sine_gen.n208668 ), .A1(\sine_gen.address1[11] ), 
    .D0(\sine_gen.n208869 ), .C0(\sine_gen.n208878 ), .B0(\sine_gen.n206883 ), 
    .A0(\sine_gen.address1[11] ), .CLK(\sine_gen.slow_clk ), 
    .Q0(\sine_wave1[3] ), .Q1(\sine_wave1[2] ), .F0(\sine_gen.n208881 ), 
    .F1(\sine_gen.n208671 ));
  sine_gen_SLICE_45 \sine_gen.SLICE_45 ( .DI1(\sine_gen.n209115 ), 
    .DI0(\sine_gen.n208947 ), .D1(\sine_gen.address1[11] ), 
    .C1(\sine_gen.n209112 ), .B1(\sine_gen.n207072 ), .A1(\sine_gen.n209097 ), 
    .D0(\sine_gen.n208944 ), .C0(\sine_gen.n206946 ), .B0(\sine_gen.n208935 ), 
    .A0(\sine_gen.address1[11] ), .CLK(\sine_gen.slow_clk ), 
    .Q0(\sine_wave1[1] ), .Q1(\sine_wave1[0] ), .F0(\sine_gen.n208947 ), 
    .F1(\sine_gen.n209115 ));
  sine_gen_SLICE_49 \sine_gen.SLICE_49 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197471 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n197472 ), .D0(\sine_gen.n197310 ), .C0(\sine_gen.n202563 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197471 ), .F1(\sine_gen.n209556 ));
  sine_gen_SLICE_50 \sine_gen.SLICE_50 ( .D1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n46_adj_63 ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.n202563 ), .F0(\sine_gen.n197310 ), .F1(\sine_gen.n202563 ));
  sine_gen_SLICE_51 \sine_gen.SLICE_51 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197396 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n202563 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n197304 ), .F0(\sine_gen.n197396 ), .F1(\sine_gen.n197533 ));
  sine_gen_SLICE_53 \sine_gen.SLICE_53 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n204356 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n197782 ), .D0(\sine_gen.address1[3] ), .C0(\sine_gen.n45 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n15_adj_71 ), 
    .F0(\sine_gen.n197782 ), .F1(\sine_gen.n209130 ));
  sine_gen_SLICE_54 \sine_gen.SLICE_54 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n204356 ), .B1(\sine_gen.n209130 ), .A1(\sine_gen.n197779 ), 
    .D0(\sine_gen.n197836 ), .C0(\sine_gen.n15_adj_44 ), 
    .B0(\sine_gen.address1[4] ), .F0(\sine_gen.n204356 ), 
    .F1(\sine_gen.n209133 ));
  sine_gen_SLICE_55 \sine_gen.SLICE_55 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.n199299 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n199299 ), 
    .F1(\sine_gen.n199714 ));
  sine_gen_SLICE_57 \sine_gen.SLICE_57 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n199875 ), .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n7 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n199522 ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n199875 ), 
    .F1(\sine_gen.n208800 ));
  sine_gen_SLICE_58 \sine_gen.SLICE_58 ( .D1(\sine_gen.n206847 ), 
    .C1(\sine_gen.n206846 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.n208728 ), .D0(\sine_gen.n7 ), .C0(\sine_gen.n199876 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n208800 ), 
    .F0(\sine_gen.n206846 ), .F1(\sine_gen.n208731 ));
  sine_gen_SLICE_59 \sine_gen.SLICE_59 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197338 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n197338 ), 
    .F1(\sine_gen.n200415 ));
  sine_gen_SLICE_61 \sine_gen.SLICE_61 ( .C1(\sine_gen.n197852 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n15_adj_71 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n197852 ), .F1(\sine_gen.n197317 ));
  sine_gen_SLICE_62 \sine_gen.SLICE_62 ( .D1(\sine_gen.n204083 ), 
    .C1(\sine_gen.n198131 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.n197852 ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n198131 ), 
    .F1(\sine_gen.n206711 ));
  sine_gen_SLICE_63 \sine_gen.SLICE_63 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n196865 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n196865 ), .F1(\sine_gen.n204318 ));
  sine_gen_SLICE_64 \sine_gen.SLICE_64 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n198139 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n197772 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.n196865 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n197772 ), 
    .F1(\sine_gen.n209286 ));
  sine_gen_SLICE_65 \sine_gen.SLICE_65 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197847 ), .B1(\sine_gen.n62_adj_106 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n196865 ), 
    .B0(\sine_gen.n15_adj_44 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197847 ), .F1(\sine_gen.n209382 ));
  sine_gen_SLICE_66 \sine_gen.SLICE_66 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n209385 ), .A1(\sine_gen.n198540 ), .D0(\sine_gen.n209382 ), 
    .C0(\sine_gen.n198126 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n62_adj_106 ), .F0(\sine_gen.n209385 ), 
    .F1(\sine_gen.n206832 ));
  sine_gen_SLICE_67 \sine_gen.SLICE_67 ( .D1(\sine_gen.n197852 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n204237 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.n15_adj_44 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n204237 ), 
    .F1(\sine_gen.n204262 ));
  sine_gen_SLICE_68 \sine_gen.SLICE_68 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_44 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n15_adj_44 ), .F1(\sine_gen.n198126 ));
  sine_gen_SLICE_69 \sine_gen.SLICE_69 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197321 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n46_adj_63 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n197836 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n197321 ), 
    .F1(\sine_gen.n197477 ));
  sine_gen_SLICE_70 \sine_gen.SLICE_70 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197836 ), .A1(\sine_gen.n204083 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n197836 ), .F1(\sine_gen.n197905 ));
  sine_gen_SLICE_71 \sine_gen.SLICE_71 ( .D0(\sine_gen.n10 ), 
    .C0(\sine_gen.n209328 ), .B0(\sine_gen.n198848 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n209331 ));
  sine_gen_SLICE_72 \sine_gen.SLICE_72 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_124 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n198848 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15_adj_124 ), 
    .F1(\sine_gen.n209328 ));
  sine_gen_SLICE_73 \sine_gen.SLICE_73 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n3 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3 ), 
    .F1(\sine_gen.n62_adj_119 ));
  sine_gen_SLICE_74 \sine_gen.SLICE_74 ( .D1(\sine_gen.n197007 ), 
    .C1(\sine_gen.n197445 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n62_adj_119 ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n197445 ), 
    .F1(\sine_gen.n197583 ));
  sine_gen_SLICE_75 \sine_gen.SLICE_75 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n197800 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n197800 ), 
    .F1(\sine_gen.n198140 ));
  sine_gen_SLICE_77 \sine_gen.SLICE_77 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_94 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n30_adj_94 ), 
    .F1(\sine_gen.n197783 ));
  sine_gen_SLICE_79 \sine_gen.SLICE_79 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197814 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n197802 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n46_adj_63 ), .F0(\sine_gen.n197814 ), 
    .F1(\sine_gen.n209322 ));
  sine_gen_SLICE_80 \sine_gen.SLICE_80 ( .D1(\sine_gen.n45 ), 
    .C1(\sine_gen.n46_adj_63 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n46_adj_63 ), 
    .F1(\sine_gen.n197770 ));
  sine_gen_SLICE_81 \sine_gen.SLICE_81 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n46_adj_121 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n46_adj_121 ), 
    .F1(\sine_gen.n31_adj_126 ));
  sine_gen_SLICE_83 \sine_gen.SLICE_83 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n198832 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n198841 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n198832 ), 
    .F1(\sine_gen.n208680 ));
  sine_gen_SLICE_84 \sine_gen.SLICE_84 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n208683 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n199083 ), .D0(\sine_gen.n208680 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n198841 ), 
    .A0(\sine_gen.n199081 ), .F0(\sine_gen.n208683 ), .F1(\sine_gen.n208788 ));
  sine_gen_SLICE_85 \sine_gen.SLICE_85 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_68 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n30_adj_68 ), 
    .F1(\sine_gen.n198033 ));
  sine_gen_SLICE_87 \sine_gen.SLICE_87 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197285 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n197285 ), 
    .F1(\sine_gen.n197087 ));
  sine_gen_SLICE_89 \sine_gen.SLICE_89 ( .D0(\sine_gen.n209094 ), 
    .C0(\sine_gen.n209037 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n207048 ), .F0(\sine_gen.n209097 ));
  sine_gen_SLICE_90 \sine_gen.SLICE_90 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n207051 ), .B0(\sine_gen.n207050 ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n209094 ));
  sine_gen_SLICE_91 \sine_gen.SLICE_91 ( .D1(\sine_gen.n202217 ), 
    .C1(\sine_gen.n202577 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n29 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n29 ), .F1(\sine_gen.n197397 ));
  sine_gen_SLICE_92 \sine_gen.SLICE_92 ( .C1(\sine_gen.n197535 ), 
    .B1(\sine_gen.n204243 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n197397 ), .B0(\sine_gen.n31 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n197535 ), 
    .F1(\sine_gen.n206933 ));
  sine_gen_SLICE_93 \sine_gen.SLICE_93 ( .D1(\sine_gen.n198213 ), 
    .C1(\sine_gen.n200497 ), .B1(\sine_gen.n209088 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n199021 ), .B0(\sine_gen.n61_adj_65 ), 
    .F0(\sine_gen.n200497 ), .F1(\sine_gen.n209091 ));
  sine_gen_SLICE_94 \sine_gen.SLICE_94 ( .D1(\sine_gen.n198054 ), 
    .C1(\sine_gen.n198001 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n30_adj_118 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n15_adj_117 ), 
    .F0(\sine_gen.n198001 ), .F1(\sine_gen.n209088 ));
  sine_gen_SLICE_95 \sine_gen.SLICE_95 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n200718 ), .B1(\sine_gen.n200006 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n199230 ), 
    .C0(\sine_gen.n198808 ), .B0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n200718 ), .F1(\sine_gen.n209082 ));
  sine_gen_SLICE_96 \sine_gen.SLICE_96 ( .D1(\sine_gen.n207117 ), 
    .C1(\sine_gen.n207116 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n209082 ), .D0(\sine_gen.n206646 ), .C0(\sine_gen.n209574 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n206645 ), 
    .F0(\sine_gen.n207116 ), .F1(\sine_gen.n209085 ));
  sine_gen_SLICE_97 \sine_gen.SLICE_97 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n202948 ), 
    .F1(\sine_gen.n30_adj_53 ));
  sine_gen_SLICE_98 \sine_gen.SLICE_98 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n207197 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n202948 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n207197 ), .F1(\sine_gen.n198892 ));
  sine_gen_SLICE_99 \sine_gen.SLICE_99 ( .D1(\sine_gen.n30_adj_53 ), 
    .C1(\sine_gen.n204024 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n204024 ), .F1(\sine_gen.n198891 ));
  sine_gen_SLICE_101 \sine_gen.SLICE_101 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n208980 ), .B1(\sine_gen.n199070 ), .A1(\sine_gen.n199072 ), 
    .D0(\sine_gen.n198854 ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.n198844 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n208980 ), .F1(\sine_gen.n208983 ));
  sine_gen_SLICE_103 \sine_gen.SLICE_103 ( .D1(\sine_gen.n206574 ), 
    .C1(\sine_gen.n206573 ), .B1(\sine_gen.n209076 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n199726 ), .B0(\sine_gen.n199154 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n206573 ), 
    .F1(\sine_gen.n209079 ));
  sine_gen_SLICE_104 \sine_gen.SLICE_104 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n208635 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n208641 ), .D0(\sine_gen.n199155 ), .C0(\sine_gen.n208632 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n199153 ), 
    .F0(\sine_gen.n208635 ), .F1(\sine_gen.n209076 ));
  sine_gen_SLICE_105 \sine_gen.SLICE_105 ( .D1(\sine_gen.n209166 ), 
    .C1(\sine_gen.n198036 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n15_adj_44 ), .A0(\sine_gen.n197852 ), 
    .F0(\sine_gen.n198036 ), .F1(\sine_gen.n209169 ));
  sine_gen_SLICE_107 \sine_gen.SLICE_107 ( .D1(\sine_gen.n198844 ), 
    .C1(\sine_gen.n198822 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n198822 ), .F1(\sine_gen.n200647 ));
  sine_gen_SLICE_108 \sine_gen.SLICE_108 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n207092 ), .B1(\sine_gen.n207093 ), .A1(\sine_gen.n208788 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n200647 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n198806 ), 
    .F0(\sine_gen.n207092 ), .F1(\sine_gen.n208791 ));
  sine_gen_SLICE_109 \sine_gen.SLICE_109 ( .D1(\sine_gen.n198907 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n198904 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n198907 ), 
    .F1(\sine_gen.n208974 ));
  sine_gen_SLICE_110 \sine_gen.SLICE_110 ( .D1(\sine_gen.n30_adj_87 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n208974 ), 
    .A1(\sine_gen.n15_adj_88 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n30_adj_87 ), 
    .F1(\sine_gen.n208977 ));
  sine_gen_SLICE_111 \sine_gen.SLICE_111 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198003 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n198003 ), .F1(\sine_gen.n198210 ));
  sine_gen_SLICE_113 \sine_gen.SLICE_113 ( .D1(\sine_gen.n198907 ), 
    .C1(\sine_gen.n208686 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n199050 ), .D0(\sine_gen.n199351 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n198890 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n208686 ), 
    .F1(\sine_gen.n208689 ));
  sine_gen_SLICE_115 \sine_gen.SLICE_115 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197294 ), .B1(\sine_gen.n204168 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n46_adj_63 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n197294 ), 
    .F1(\sine_gen.n209436 ));
  sine_gen_SLICE_116 \sine_gen.SLICE_116 ( .D1(\sine_gen.address1[6] ), 
    .B1(\sine_gen.n197338 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n209436 ), .B0(\sine_gen.n204200 ), .A0(\sine_gen.n197338 ), 
    .F0(\sine_gen.n209439 ), .F1(\sine_gen.n207161 ));
  sine_gen_SLICE_117 \sine_gen.SLICE_117 ( .D1(\sine_gen.n204168 ), 
    .C1(\sine_gen.n207222 ), .B1(\sine_gen.n202217 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n207222 ), 
    .F1(\sine_gen.n203102 ));
  sine_gen_SLICE_118 \sine_gen.SLICE_118 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n206498 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n203102 ), .D0(\sine_gen.n45 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n206498 ), .F1(\sine_gen.n206897 ));
  sine_gen_SLICE_119 \sine_gen.SLICE_119 ( .D1(\sine_gen.n205443 ), 
    .C1(\sine_gen.n198217 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n61_adj_114 ), 
    .A0(\sine_gen.n29 ), .F0(\sine_gen.n198217 ), .F1(\sine_gen.n209070 ));
  sine_gen_SLICE_120 \sine_gen.SLICE_120 ( .C1(\sine_gen.n209073 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n209061 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n203104 ), 
    .B0(\sine_gen.n207171 ), .A0(\sine_gen.n209070 ), .F0(\sine_gen.n209073 ), 
    .F1(\sine_gen.n206958 ));
  sine_gen_SLICE_121 \sine_gen.SLICE_121 ( .D1(\sine_gen.address1[10] ), 
    .C1(\sine_gen.n196913 ), .B1(\sine_gen.n196899 ), 
    .A1(\sine_gen.address1[9] ), .D0(\sine_gen.n255 ), .C0(\sine_gen.n204330 ), 
    .B0(\sine_gen.address1[9] ), .A0(\sine_gen.address1[8] ), 
    .F0(\sine_gen.n196913 ), .F1(\sine_gen.n206571 ));
  sine_gen_SLICE_123 \sine_gen.SLICE_123 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197806 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n197801 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n45 ), 
    .A0(\sine_gen.n14_adj_120 ), .F0(\sine_gen.n197806 ), 
    .F1(\sine_gen.n209136 ));
  sine_gen_SLICE_124 \sine_gen.SLICE_124 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n209139 ), .B1(\sine_gen.n209133 ), .D0(\sine_gen.n198033 ), 
    .C0(\sine_gen.n209136 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n31_adj_78 ), .F0(\sine_gen.n209139 ), 
    .F1(\sine_gen.n207024 ));
  sine_gen_SLICE_125 \sine_gen.SLICE_125 ( .D1(\sine_gen.n197809 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n209124 ), 
    .A1(\sine_gen.n30_adj_67 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n196865 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n46_adj_63 ), .F0(\sine_gen.n209124 ), 
    .F1(\sine_gen.n209127 ));
  sine_gen_SLICE_127 \sine_gen.SLICE_127 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n209148 ), .B1(\sine_gen.n15_adj_44 ), 
    .A1(\sine_gen.n197809 ), .D0(\sine_gen.n46_adj_63 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n209148 ), 
    .F1(\sine_gen.n209151 ));
  sine_gen_SLICE_129 \sine_gen.SLICE_129 ( .D1(\sine_gen.n206904 ), 
    .C1(\sine_gen.n208893 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.n209208 ), .D0(\sine_gen.n197224 ), .C0(\sine_gen.n208890 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n197216 ), 
    .F0(\sine_gen.n208893 ), .F1(\sine_gen.n206763 ));
  sine_gen_SLICE_130 \sine_gen.SLICE_130 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197211 ), .B1(\sine_gen.n207153 ), 
    .A1(\sine_gen.address1[7] ), .C0(\sine_gen.n197007 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n197211 ), 
    .F1(\sine_gen.n208890 ));
  sine_gen_SLICE_131 \sine_gen.SLICE_131 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n198220 ), .B1(\sine_gen.n203166 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n45 ), .C0(\sine_gen.n197993 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n198220 ), .F1(\sine_gen.n209058 ));
  sine_gen_SLICE_132 \sine_gen.SLICE_132 ( .D1(\sine_gen.n209058 ), 
    .C1(\sine_gen.n198221 ), .B1(\sine_gen.n200501 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n207341 ), .A0(\sine_gen.n197947 ), .F0(\sine_gen.n198221 ), 
    .F1(\sine_gen.n209061 ));
  sine_gen_SLICE_133 \sine_gen.SLICE_133 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n197391 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n203071 ), .D0(\sine_gen.n202217 ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n197040 ), .F0(\sine_gen.n197391 ), .F1(\sine_gen.n208926 ));
  sine_gen_SLICE_134 \sine_gen.SLICE_134 ( .D1(\sine_gen.n197224 ), 
    .C1(\sine_gen.n207148 ), .B1(\sine_gen.n208926 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n46_adj_63 ), 
    .F0(\sine_gen.n207148 ), .F1(\sine_gen.n208929 ));
  sine_gen_SLICE_135 \sine_gen.SLICE_135 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n197574 ), .B1(\sine_gen.n204241 ), .D0(\sine_gen.n197277 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n204150 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n197574 ), 
    .F1(\sine_gen.n206906 ));
  sine_gen_SLICE_136 \sine_gen.SLICE_136 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197277 ), .B1(\sine_gen.n204083 ), .A1(\sine_gen.n202187 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n29 ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n197277 ), .F1(\sine_gen.n197516 ));
  sine_gen_SLICE_137 \sine_gen.SLICE_137 ( .D1(\sine_gen.n6 ), 
    .C1(\sine_gen.n199161 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n199161 ), 
    .F1(\sine_gen.n209118 ));
  sine_gen_SLICE_138 \sine_gen.SLICE_138 ( .D1(\sine_gen.n209118 ), 
    .C1(\sine_gen.n199162 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n30_adj_128 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n199162 ), 
    .F1(\sine_gen.n209121 ));
  sine_gen_SLICE_139 \sine_gen.SLICE_139 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n198333 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n30_adj_67 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n196865 ), .F0(\sine_gen.n198333 ), .F1(\sine_gen.n198545 ));
  sine_gen_SLICE_141 \sine_gen.SLICE_141 ( .D1(\sine_gen.n15_adj_71 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n209100 ), 
    .A1(\sine_gen.n198028 ), .D0(\sine_gen.n46_adj_63 ), 
    .C0(\sine_gen.n204284 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n209100 ), 
    .F1(\sine_gen.n209103 ));
  sine_gen_SLICE_143 \sine_gen.SLICE_143 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n198223 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n198069 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n29 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n198223 ), 
    .F1(\sine_gen.n209052 ));
  sine_gen_SLICE_144 \sine_gen.SLICE_144 ( .D1(\sine_gen.n209052 ), 
    .C1(\sine_gen.n206447 ), .B1(\sine_gen.n198224 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n197956 ), .C0(\sine_gen.n29 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n206447 ), .F1(\sine_gen.n209055 ));
  sine_gen_SLICE_145 \sine_gen.SLICE_145 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_83 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n15_adj_83 ), .F1(\sine_gen.n198021 ));
  sine_gen_SLICE_147 \sine_gen.SLICE_147 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n198226 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n197977 ), .F0(\sine_gen.n209046 ));
  sine_gen_SLICE_148 \sine_gen.SLICE_148 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n209049 ), .B1(\sine_gen.n208749 ), .D0(\sine_gen.n209046 ), 
    .C0(\sine_gen.n198072 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n198073 ), .F0(\sine_gen.n209049 ), .F1(\sine_gen.n206955 ));
  sine_gen_SLICE_149 \sine_gen.SLICE_149 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197938 ), .B1(\sine_gen.n198064 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n197938 ), 
    .F1(\sine_gen.n209040 ));
  sine_gen_SLICE_150 \sine_gen.SLICE_150 ( .D1(\sine_gen.n197947 ), 
    .C1(\sine_gen.n204306 ), .B1(\sine_gen.n209040 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n204306 ), 
    .F1(\sine_gen.n209043 ));
  sine_gen_SLICE_151 \sine_gen.SLICE_151 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_68 ), .A1(\sine_gen.n197809 ), 
    .D0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n197809 ), 
    .F1(\sine_gen.n197764 ));
  sine_gen_SLICE_152 \sine_gen.SLICE_152 ( .D1(\sine_gen.n197809 ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.n45 ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n45 ), .F1(\sine_gen.n197812 ));
  sine_gen_SLICE_153 \sine_gen.SLICE_153 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n62_adj_85 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n31_adj_78 ), .D0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.n204284 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n62_adj_85 ), .F1(\sine_gen.n209220 ));
  sine_gen_SLICE_154 \sine_gen.SLICE_154 ( .C1(\sine_gen.n204284 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n204284 ), 
    .F1(\sine_gen.n204294 ));
  sine_gen_SLICE_155 \sine_gen.SLICE_155 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n206592 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n206591 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n199102 ), .A0(\sine_gen.n199103 ), .F0(\sine_gen.n206592 ), 
    .F1(\sine_gen.n209034 ));
  sine_gen_SLICE_156 \sine_gen.SLICE_156 ( .D1(\sine_gen.n206595 ), 
    .C1(\sine_gen.n206594 ), .B1(\sine_gen.n209034 ), 
    .A1(\sine_gen.address1[7] ), .C0(\sine_gen.n200695 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n199760 ), 
    .F0(\sine_gen.n206594 ), .F1(\sine_gen.n209037 ));
  sine_gen_SLICE_157 \sine_gen.SLICE_157 ( .D1(\sine_gen.n198877 ), 
    .C1(\sine_gen.n209424 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n206466 ), .D0(\sine_gen.n7_adj_46 ), 
    .C0(\sine_gen.n198874 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n209424 ), 
    .F1(\sine_gen.n209427 ));
  sine_gen_SLICE_159 \sine_gen.SLICE_159 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n206975 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n206976 ), .F0(\sine_gen.n209028 ));
  sine_gen_SLICE_160 \sine_gen.SLICE_160 ( .D1(\sine_gen.n208971 ), 
    .C1(\sine_gen.n209031 ), .B1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n206973 ), .C0(\sine_gen.n206972 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n209028 ), 
    .F0(\sine_gen.n209031 ), .F1(\sine_gen.n207053 ));
  sine_gen_SLICE_161 \sine_gen.SLICE_161 ( .D1(\sine_gen.n207143 ), 
    .C1(\sine_gen.n209022 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.n204253 ), .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n197102 ), .B0(\sine_gen.n207142 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n209022 ), 
    .F1(\sine_gen.n209025 ));
  sine_gen_SLICE_163 \sine_gen.SLICE_163 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n206952 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n206951 ), .F0(\sine_gen.n209016 ));
  sine_gen_SLICE_164 \sine_gen.SLICE_164 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n208941 ), .B0(\sine_gen.n209016 ), .A0(\sine_gen.n206949 ), 
    .F0(\sine_gen.n207041 ));
  sine_gen_SLICE_165 \sine_gen.SLICE_165 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n200534 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n197827 ), .D0(\sine_gen.n197906 ), .C0(\sine_gen.n197905 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n200534 ), 
    .F1(\sine_gen.n209010 ));
  sine_gen_SLICE_166 \sine_gen.SLICE_166 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n206780 ), .B0(\sine_gen.n209010 ), .A0(\sine_gen.n207305 ), 
    .F0(\sine_gen.n209013 ));
  sine_gen_SLICE_167 \sine_gen.SLICE_167 ( .D1(\sine_gen.n208863 ), 
    .C1(\sine_gen.n206880 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n63 ), .C0(\sine_gen.n209580 ), 
    .B0(\sine_gen.n198307 ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n206880 ), .F1(\sine_gen.n209142 ));
  sine_gen_SLICE_168 \sine_gen.SLICE_168 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n198306 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n197216 ), .D0(\sine_gen.n197338 ), .C0(\sine_gen.n204338 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n198306 ), 
    .F1(\sine_gen.n209580 ));
  sine_gen_SLICE_169 \sine_gen.SLICE_169 ( .C1(\sine_gen.n197287 ), 
    .B1(\sine_gen.n63 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n46_adj_63 ), .F0(\sine_gen.n197287 ), 
    .F1(\sine_gen.n197573 ));
  sine_gen_SLICE_170 \sine_gen.SLICE_170 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n206907 ), .B1(\sine_gen.n206906 ), 
    .A1(\sine_gen.address1[9] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n197573 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n63_adj_97 ), .F0(\sine_gen.n206907 ), 
    .F1(\sine_gen.n209208 ));
  sine_gen_SLICE_171 \sine_gen.SLICE_171 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n29_adj_70 ), .B1(\sine_gen.n206454 ), 
    .A1(\sine_gen.address1[5] ), .C0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n29_adj_70 ), 
    .F1(\sine_gen.n209004 ));
  sine_gen_SLICE_172 \sine_gen.SLICE_172 ( .D1(\sine_gen.n209346 ), 
    .C1(\sine_gen.n206459 ), .B1(\sine_gen.n200178 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n209004 ), 
    .C0(\sine_gen.n200671 ), .B0(\sine_gen.n199060 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n206459 ), 
    .F1(\sine_gen.n209349 ));
  sine_gen_SLICE_173 \sine_gen.SLICE_173 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n200536 ), 
    .A1(\sine_gen.n206638 ), .C0(\sine_gen.n197770 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n197764 ), 
    .F0(\sine_gen.n200536 ), .F1(\sine_gen.n208998 ));
  sine_gen_SLICE_174 \sine_gen.SLICE_174 ( .D1(\sine_gen.n207024 ), 
    .C1(\sine_gen.n209001 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.n209592 ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n208998 ), .B0(\sine_gen.n198447 ), .A0(\sine_gen.n209103 ), 
    .F0(\sine_gen.n209001 ), .F1(\sine_gen.n206568 ));
  sine_gen_SLICE_175 \sine_gen.SLICE_175 ( .C1(\sine_gen.n200641 ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n7 ), .C0(\sine_gen.address1[2] ), .B0(\sine_gen.n3 ), 
    .A0(\sine_gen.n202217 ), .F0(\sine_gen.n200641 ), .F1(\sine_gen.n199876 ));
  sine_gen_SLICE_176 \sine_gen.SLICE_176 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n7 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n7 ), .F1(\sine_gen.n206454 ));
  sine_gen_SLICE_177 \sine_gen.SLICE_177 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n206793 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n206792 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n198015 ), .B0(\sine_gen.n204312 ), .F0(\sine_gen.n206793 ), 
    .F1(\sine_gen.n208992 ));
  sine_gen_SLICE_178 \sine_gen.SLICE_178 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n208767 ), .B0(\sine_gen.n206796 ), .A0(\sine_gen.n208992 ), 
    .F0(\sine_gen.n207020 ));
  sine_gen_SLICE_179 \sine_gen.SLICE_179 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n203114 ), .A1(\sine_gen.n199021 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.n206461 ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.n3 ), .F0(\sine_gen.n203114 ), 
    .F1(\sine_gen.n206928 ));
  sine_gen_SLICE_180 \sine_gen.SLICE_180 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n206461 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n206461 ), 
    .F1(\sine_gen.n207171 ));
  sine_gen_SLICE_181 \sine_gen.SLICE_181 ( .D0(\sine_gen.n206937 ), 
    .C0(\sine_gen.address1[9] ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n206936 ), .F0(\sine_gen.n208986 ));
  sine_gen_SLICE_182 \sine_gen.SLICE_182 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n206933 ), .B0(\sine_gen.n206934 ), .A0(\sine_gen.n208986 ), 
    .F0(\sine_gen.n208989 ));
  sine_gen_SLICE_183 \sine_gen.SLICE_183 ( .D1(\sine_gen.n206940 ), 
    .C1(\sine_gen.address1[9] ), .B1(\sine_gen.n208923 ), 
    .A1(\sine_gen.n209400 ), .D0(\sine_gen.n197249 ), .C0(\sine_gen.n208920 ), 
    .B0(\sine_gen.n197053 ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n208923 ), .F1(\sine_gen.n207015 ));
  sine_gen_SLICE_184 \sine_gen.SLICE_184 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n197393 ), .B1(\sine_gen.n207149 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n197007 ), .A0(\sine_gen.n62 ), .F0(\sine_gen.n197393 ), 
    .F1(\sine_gen.n208920 ));
  sine_gen_SLICE_185 \sine_gen.SLICE_185 ( .D1(\sine_gen.n197249 ), 
    .C1(\sine_gen.n197260 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n204083 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n197260 ), 
    .F1(\sine_gen.n204251 ));
  sine_gen_SLICE_187 \sine_gen.SLICE_187 ( .C1(\sine_gen.n197124 ), 
    .B1(\sine_gen.n204249 ), .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n127 ), 
    .C0(\sine_gen.address1[7] ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n63_adj_97 ), .F0(\sine_gen.n197124 ), 
    .F1(\sine_gen.n197162 ));
  sine_gen_SLICE_188 \sine_gen.SLICE_188 ( .D1(\sine_gen.n62 ), 
    .C1(\sine_gen.n127 ), .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n202267 ), 
    .D0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n204200 ), .F0(\sine_gen.n127 ), .F1(\sine_gen.n206661 ));
  sine_gen_SLICE_189 \sine_gen.SLICE_189 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n206714 ), .B1(\sine_gen.n206715 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n199134 ), 
    .B0(\sine_gen.n199128 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n206714 ), .F1(\sine_gen.n208968 ));
  sine_gen_SLICE_190 \sine_gen.SLICE_190 ( .D1(\sine_gen.n208968 ), 
    .C1(\sine_gen.n206970 ), .B1(\sine_gen.n206969 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n199143 ), 
    .C0(\sine_gen.address1[4] ), .A0(\sine_gen.n15_adj_55 ), 
    .F0(\sine_gen.n206970 ), .F1(\sine_gen.n208971 ));
  sine_gen_SLICE_191 \sine_gen.SLICE_191 ( .D1(\sine_gen.n206717 ), 
    .C1(\sine_gen.n206718 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n199122 ), 
    .B0(\sine_gen.n199143 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n206718 ), .F1(\sine_gen.n208962 ));
  sine_gen_SLICE_192 \sine_gen.SLICE_192 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n208965 ), .B1(\sine_gen.n200201 ), .D0(\sine_gen.n206967 ), 
    .C0(\sine_gen.n206966 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n208962 ), .F0(\sine_gen.n208965 ), .F1(\sine_gen.n207051 ));
  sine_gen_SLICE_193 \sine_gen.SLICE_193 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n206720 ), .B1(\sine_gen.n206721 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n198051 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n45 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n206720 ), 
    .F1(\sine_gen.n208956 ));
  sine_gen_SLICE_194 \sine_gen.SLICE_194 ( .D1(\sine_gen.n208956 ), 
    .C1(\sine_gen.n206964 ), .B1(\sine_gen.n206963 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n196865 ), 
    .B0(\sine_gen.n15_adj_54 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n206964 ), .F1(\sine_gen.n208959 ));
  sine_gen_SLICE_195 \sine_gen.SLICE_195 ( .D1(\sine_gen.n206726 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n206727 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n30_adj_53 ), .A0(\sine_gen.n199050 ), 
    .F0(\sine_gen.n206726 ), .F1(\sine_gen.n208950 ));
  sine_gen_SLICE_196 \sine_gen.SLICE_196 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n208953 ), .A1(\sine_gen.n209433 ), .D0(\sine_gen.n208950 ), 
    .C0(\sine_gen.n206873 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n206874 ), .F0(\sine_gen.n208953 ), .F1(\sine_gen.n206847 ));
  sine_gen_SLICE_197 \sine_gen.SLICE_197 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197081 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n207161 ), .D0(\sine_gen.n203071 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n204160 ), .F0(\sine_gen.n197081 ), .F1(\sine_gen.n206660 ));
  sine_gen_SLICE_198 \sine_gen.SLICE_198 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.n203071 ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n203071 ), .F1(\sine_gen.n63_adj_97 ));
  sine_gen_SLICE_199 \sine_gen.SLICE_199 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n30_adj_64 ), .B1(\sine_gen.n208734 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n30_adj_64 ), 
    .F1(\sine_gen.n202068 ));
  sine_gen_SLICE_200 \sine_gen.SLICE_200 ( .D1(\sine_gen.n198958 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n198050 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n198958 ), 
    .F1(\sine_gen.n208734 ));
  sine_gen_SLICE_201 \sine_gen.SLICE_201 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n206635 ), 
    .A1(\sine_gen.n200540 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n209568 ), .B0(\sine_gen.n30_adj_115 ), 
    .A0(\sine_gen.n204304 ), .F0(\sine_gen.n206635 ), .F1(\sine_gen.n208938 ));
  sine_gen_SLICE_202 \sine_gen.SLICE_202 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n198486 ), .B1(\sine_gen.n200542 ), .A1(\sine_gen.n208938 ), 
    .D0(\sine_gen.n200510 ), .C0(\sine_gen.n198240 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n198486 ), 
    .F1(\sine_gen.n208941 ));
  sine_gen_SLICE_203 \sine_gen.SLICE_203 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n206838 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n208791 ), .F0(\sine_gen.n208932 ));
  sine_gen_SLICE_204 \sine_gen.SLICE_204 ( .D0(\sine_gen.n206835 ), 
    .C0(\sine_gen.n208785 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n208932 ), .F0(\sine_gen.n208935 ));
  sine_gen_SLICE_205 \sine_gen.SLICE_205 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n209562 ), .B1(\sine_gen.n30_adj_67 ), 
    .A1(\sine_gen.n46_adj_63 ), .D0(\sine_gen.n15_adj_71 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n15_adj_84 ), .F0(\sine_gen.n209562 ), 
    .F1(\sine_gen.n206638 ));
  sine_gen_SLICE_207 \sine_gen.SLICE_207 ( .D1(\sine_gen.n198328 ), 
    .C1(\sine_gen.n208776 ), .B1(\sine_gen.n209151 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n206712 ), .B0(\sine_gen.n206711 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n208776 ), 
    .F1(\sine_gen.n208779 ));
  sine_gen_SLICE_209 \sine_gen.SLICE_209 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n202058 ), .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n45 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n14_adj_120 ), 
    .F0(\sine_gen.n202058 ), .F1(\sine_gen.n206450 ));
  sine_gen_SLICE_211 \sine_gen.SLICE_211 ( .D1(\sine_gen.n204130 ), 
    .C1(\sine_gen.n199178 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n199178 ), 
    .F1(\sine_gen.n206858 ));
  sine_gen_SLICE_213 \sine_gen.SLICE_213 ( .D1(\sine_gen.n15_adj_88 ), 
    .C1(\sine_gen.n30_adj_101 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n30_adj_101 ), .F1(\sine_gen.n198914 ));
  sine_gen_SLICE_214 \sine_gen.SLICE_214 ( .D1(\sine_gen.n208977 ), 
    .C1(\sine_gen.n206991 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n198914 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n30_adj_87 ), 
    .F0(\sine_gen.n206991 ), .F1(\sine_gen.n206992 ));
  sine_gen_SLICE_215 \sine_gen.SLICE_215 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n208914 ), .B1(\sine_gen.n196865 ), .A1(\sine_gen.n199012 ), 
    .D0(\sine_gen.n197809 ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n199011 ), 
    .F0(\sine_gen.n208914 ), .F1(\sine_gen.n208917 ));
  sine_gen_SLICE_217 \sine_gen.SLICE_217 ( .C1(\sine_gen.n199158 ), 
    .B1(\sine_gen.n199152 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199158 ), .F1(\sine_gen.n199726 ));
  sine_gen_SLICE_218 \sine_gen.SLICE_218 ( .D1(\sine_gen.n6 ), 
    .C1(\sine_gen.address1[6] ), .B1(\sine_gen.n200022 ), 
    .A1(\sine_gen.n202145 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n199158 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n200022 ), 
    .F1(\sine_gen.n200191 ));
  sine_gen_SLICE_219 \sine_gen.SLICE_219 ( .D1(\sine_gen.n206888 ), 
    .C1(\sine_gen.n206889 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n209397 ), .B0(\sine_gen.n197597 ), .F0(\sine_gen.n206889 ), 
    .F1(\sine_gen.n208896 ));
  sine_gen_SLICE_220 \sine_gen.SLICE_220 ( .D0(\sine_gen.n208896 ), 
    .C0(\sine_gen.n208875 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n206886 ), .F0(\sine_gen.n208899 ));
  sine_gen_SLICE_221 \sine_gen.SLICE_221 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n206690 ), .B1(\sine_gen.n206691 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n15_adj_44 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n204083 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n206690 ), 
    .F1(\sine_gen.n208884 ));
  sine_gen_SLICE_222 \sine_gen.SLICE_222 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n200414 ), .B1(\sine_gen.n197465 ), .A1(\sine_gen.n208884 ), 
    .D0(\sine_gen.n62 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n204200 ), 
    .F0(\sine_gen.n200414 ), .F1(\sine_gen.n208887 ));
  sine_gen_SLICE_223 \sine_gen.SLICE_223 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n208758 ), .B1(\sine_gen.n197809 ), .A1(\sine_gen.n196865 ), 
    .D0(\sine_gen.n46_adj_63 ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.n46_adj_121 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n208758 ), .F1(\sine_gen.n206768 ));
  sine_gen_SLICE_225 \sine_gen.SLICE_225 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n206697 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n206696 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.n197317 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n206697 ), 
    .F1(\sine_gen.n208872 ));
  sine_gen_SLICE_226 \sine_gen.SLICE_226 ( .D1(\sine_gen.n208872 ), 
    .C1(\sine_gen.n200418 ), .B1(\sine_gen.n197477 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n197338 ), 
    .C0(\sine_gen.n202577 ), .B0(\sine_gen.n14_adj_120 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n200418 ), 
    .F1(\sine_gen.n208875 ));
  sine_gen_SLICE_227 \sine_gen.SLICE_227 ( .D1(\sine_gen.n204338 ), 
    .C1(\sine_gen.n197313 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n45 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n197313 ), .F1(\sine_gen.n209526 ));
  sine_gen_SLICE_228 \sine_gen.SLICE_228 ( .C1(\sine_gen.n209529 ), 
    .B1(\sine_gen.n209499 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n209526 ), 
    .B0(\sine_gen.n204178 ), .A0(\sine_gen.n197302 ), .F0(\sine_gen.n209529 ), 
    .F1(\sine_gen.n206898 ));
  sine_gen_SLICE_229 \sine_gen.SLICE_229 ( .D0(\sine_gen.n209013 ), 
    .C0(\sine_gen.n207039 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n209592 ));
  sine_gen_SLICE_231 \sine_gen.SLICE_231 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n206706 ), .B0(\sine_gen.n208719 ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n208866 ));
  sine_gen_SLICE_232 \sine_gen.SLICE_232 ( .D0(\sine_gen.n206685 ), 
    .C0(\sine_gen.n208713 ), .B0(\sine_gen.n208866 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n208869 ));
  sine_gen_SLICE_233 \sine_gen.SLICE_233 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n209394 ), .B1(\sine_gen.n197885 ), .A1(\sine_gen.n204286 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n204294 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n204338 ), 
    .F0(\sine_gen.n209394 ), .F1(\sine_gen.n209397 ));
  sine_gen_SLICE_235 \sine_gen.SLICE_235 ( .D1(\sine_gen.n198050 ), 
    .C1(\sine_gen.n198051 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n198051 ), .F1(\sine_gen.n206963 ));
  sine_gen_SLICE_237 \sine_gen.SLICE_237 ( .D0(\sine_gen.n208917 ), 
    .C0(\sine_gen.address1[7] ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n206925 ), .F0(\sine_gen.n209586 ));
  sine_gen_SLICE_238 \sine_gen.SLICE_238 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n199850 ), .B1(\sine_gen.n209586 ), .A1(\sine_gen.n202068 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n199490 ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.n207173 ), 
    .F0(\sine_gen.n199850 ), .F1(\sine_gen.n206856 ));
  sine_gen_SLICE_239 \sine_gen.SLICE_239 ( .D1(\sine_gen.n198309 ), 
    .C1(\sine_gen.n207336 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n29 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n207336 ), 
    .F1(\sine_gen.n208860 ));
  sine_gen_SLICE_240 \sine_gen.SLICE_240 ( .D1(\sine_gen.n206700 ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n206699 ), 
    .A1(\sine_gen.n208860 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n202577 ), .B0(\sine_gen.n29 ), .A0(\sine_gen.n204338 ), 
    .F0(\sine_gen.n206700 ), .F1(\sine_gen.n208863 ));
  sine_gen_SLICE_241 \sine_gen.SLICE_241 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n198050 ), .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n29 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n198050 ), .F1(\sine_gen.n206721 ));
  sine_gen_SLICE_243 \sine_gen.SLICE_243 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199229 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n207169 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n207169 ), 
    .F1(\sine_gen.n209574 ));
  sine_gen_SLICE_245 \sine_gen.SLICE_245 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n46_adj_113 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n61_adj_114 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n46_adj_113 ), 
    .F1(\sine_gen.n209568 ));
  sine_gen_SLICE_247 \sine_gen.SLICE_247 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n204230 ), .B1(\sine_gen.n198317 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n204083 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n197313 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n204230 ), 
    .F1(\sine_gen.n208854 ));
  sine_gen_SLICE_248 \sine_gen.SLICE_248 ( .D1(\sine_gen.n200516 ), 
    .C1(\sine_gen.n198320 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n208854 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n197899 ), .A0(\sine_gen.n204200 ), .F0(\sine_gen.n198320 ), 
    .F1(\sine_gen.n208857 ));
  sine_gen_SLICE_249 \sine_gen.SLICE_249 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n208908 ), .B1(\sine_gen.n197935 ), .A1(\sine_gen.n197939 ), 
    .D0(\sine_gen.n61 ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n61_adj_114 ), 
    .F0(\sine_gen.n208908 ), .F1(\sine_gen.n208911 ));
  sine_gen_SLICE_252 \sine_gen.SLICE_252 ( .D1(\sine_gen.n204389 ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n209556 ), 
    .A1(\sine_gen.n197473 ), .D0(\sine_gen.n204286 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n15_adj_44 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n204389 ), 
    .F1(\sine_gen.n206886 ));
  sine_gen_SLICE_253 \sine_gen.SLICE_253 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n62_adj_102 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n61_adj_61 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n62_adj_102 ), 
    .F1(\sine_gen.n209550 ));
  sine_gen_SLICE_254 \sine_gen.SLICE_254 ( .D0(\sine_gen.n30_adj_104 ), 
    .C0(\sine_gen.n209550 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n197956 ), .F0(\sine_gen.n209553 ));
  sine_gen_SLICE_255 \sine_gen.SLICE_255 ( .D0(\sine_gen.n207026 ), 
    .C0(\sine_gen.n207027 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n208848 ));
  sine_gen_SLICE_256 \sine_gen.SLICE_256 ( .C1(\sine_gen.n208851 ), 
    .B1(\sine_gen.n209331 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n206870 ), 
    .B0(\sine_gen.n206871 ), .A0(\sine_gen.n208848 ), .F0(\sine_gen.n208851 ), 
    .F1(\sine_gen.n206843 ));
  sine_gen_SLICE_258 \sine_gen.SLICE_258 ( .D1(\sine_gen.n199390 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n199301 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n199390 ), 
    .F1(\sine_gen.n208632 ));
  sine_gen_SLICE_259 \sine_gen.SLICE_259 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n200412 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n197461 ), .D0(\sine_gen.n202577 ), .C0(\sine_gen.n29 ), 
    .B0(\sine_gen.n31 ), .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n200412 ), 
    .F1(\sine_gen.n209544 ));
  sine_gen_SLICE_260 \sine_gen.SLICE_260 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n206687 ), .B1(\sine_gen.n206688 ), .A1(\sine_gen.n209544 ), 
    .D0(\sine_gen.n29 ), .C0(\sine_gen.n204294 ), .B0(\sine_gen.n202577 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n206687 ), 
    .F1(\sine_gen.n206892 ));
  sine_gen_SLICE_261 \sine_gen.SLICE_261 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n205364 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n205363 ), .F0(\sine_gen.n208842 ));
  sine_gen_SLICE_262 \sine_gen.SLICE_262 ( .D1(\sine_gen.n206868 ), 
    .C1(\sine_gen.n206867 ), .B1(\sine_gen.n208842 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n198844 ), .A0(\sine_gen.n198841 ), .F0(\sine_gen.n206867 ), 
    .F1(\sine_gen.n208845 ));
  sine_gen_SLICE_263 \sine_gen.SLICE_263 ( .D1(\sine_gen.n197216 ), 
    .C1(\sine_gen.n197364 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[7] ), .C0(\sine_gen.n197836 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197364 ), .F1(\sine_gen.n209538 ));
  sine_gen_SLICE_264 \sine_gen.SLICE_264 ( .D1(\sine_gen.n209538 ), 
    .C1(\sine_gen.n197440 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n202187 ), .D0(\sine_gen.n62_adj_119 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n30_adj_67 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n197440 ), 
    .F1(\sine_gen.n206904 ));
  sine_gen_SLICE_265 \sine_gen.SLICE_265 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n196882 ), .B1(\sine_gen.address1[8] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n203056 ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.n3 ), .F0(\sine_gen.n196882 ), 
    .F1(\sine_gen.n196899 ));
  sine_gen_SLICE_266 \sine_gen.SLICE_266 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n196899 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n196962 ), .D0(\sine_gen.address1[7] ), .C0(\sine_gen.n63 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n196962 ), 
    .F1(\sine_gen.n206565 ));
  sine_gen_SLICE_267 \sine_gen.SLICE_267 ( .D1(\sine_gen.n206894 ), 
    .C1(\sine_gen.n206895 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.address1[8] ), .C0(\sine_gen.n209481 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n209469 ), 
    .F0(\sine_gen.n206895 ), .F1(\sine_gen.n209532 ));
  sine_gen_SLICE_268 \sine_gen.SLICE_268 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n208887 ), .B0(\sine_gen.n209532 ), .A0(\sine_gen.n206892 ), 
    .F0(\sine_gen.n206910 ));
  sine_gen_SLICE_269 \sine_gen.SLICE_269 ( .D1(\sine_gen.address1[11] ), 
    .C1(\sine_gen.n207087 ), .B1(\sine_gen.address1[10] ), 
    .A1(\sine_gen.n207086 ), .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n209304 ), .B0(\sine_gen.n196882 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n207087 ), 
    .F1(\sine_gen.n208704 ));
  sine_gen_SLICE_270 \sine_gen.SLICE_270 ( .D1(\sine_gen.n196962 ), 
    .C1(\sine_gen.n207144 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.address1[9] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n197007 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n207144 ), 
    .F1(\sine_gen.n209304 ));
  sine_gen_SLICE_271 \sine_gen.SLICE_271 ( .D1(\sine_gen.n199016 ), 
    .C1(\sine_gen.n61_adj_65 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n61_adj_65 ), .F1(\sine_gen.n199490 ));
  sine_gen_SLICE_272 \sine_gen.SLICE_272 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n208764 ), .B1(\sine_gen.n15_adj_117 ), 
    .A1(\sine_gen.n30_adj_64 ), .D0(\sine_gen.n61_adj_65 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n208764 ), 
    .F1(\sine_gen.n208767 ));
  sine_gen_SLICE_273 \sine_gen.SLICE_273 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n207030 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n207029 ), .F0(\sine_gen.n208836 ));
  sine_gen_SLICE_274 \sine_gen.SLICE_274 ( .C1(\sine_gen.n208839 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n208833 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n206864 ), 
    .B0(\sine_gen.n208836 ), .A0(\sine_gen.n206865 ), .F0(\sine_gen.n208839 ), 
    .F1(\sine_gen.n207062 ));
  sine_gen_SLICE_275 \sine_gen.SLICE_275 ( .D1(\sine_gen.n199495 ), 
    .C1(\sine_gen.n198945 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n30_adj_60 ), .B0(\sine_gen.n197947 ), 
    .F0(\sine_gen.n198945 ), .F1(\sine_gen.n209520 ));
  sine_gen_SLICE_276 \sine_gen.SLICE_276 ( .C1(\sine_gen.n209523 ), 
    .B1(\sine_gen.n209451 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n199496 ), 
    .B0(\sine_gen.n209520 ), .A0(\sine_gen.n200627 ), .F0(\sine_gen.n209523 ), 
    .F1(\sine_gen.n206853 ));
  sine_gen_SLICE_277 \sine_gen.SLICE_277 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n207033 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n207032 ), .F0(\sine_gen.n208830 ));
  sine_gen_SLICE_278 \sine_gen.SLICE_278 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n206862 ), .B0(\sine_gen.n208830 ), .A0(\sine_gen.n206861 ), 
    .F0(\sine_gen.n208833 ));
  sine_gen_SLICE_279 \sine_gen.SLICE_279 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n63_adj_116 ), .B1(\sine_gen.n197277 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n62_adj_119 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n63_adj_116 ), 
    .F1(\sine_gen.n209514 ));
  sine_gen_SLICE_280 \sine_gen.SLICE_280 ( .D0(\sine_gen.n197225 ), 
    .C0(\sine_gen.n209514 ), .B0(\sine_gen.n196968 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n206940 ));
  sine_gen_SLICE_281 \sine_gen.SLICE_281 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n207035 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n207036 ), .F0(\sine_gen.n208824 ));
  sine_gen_SLICE_282 \sine_gen.SLICE_282 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n208827 ), .B1(\sine_gen.n209235 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n206859 ), 
    .B0(\sine_gen.n208824 ), .A0(\sine_gen.n206858 ), .F0(\sine_gen.n208827 ), 
    .F1(\sine_gen.n207060 ));
  sine_gen_SLICE_283 \sine_gen.SLICE_283 ( .D1(\sine_gen.n209508 ), 
    .C1(\sine_gen.n207147 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n197286 ), .C0(\sine_gen.n15_adj_44 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n207147 ), .F1(\sine_gen.n206943 ));
  sine_gen_SLICE_284 \sine_gen.SLICE_284 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n197225 ), .B1(\sine_gen.n197087 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n197249 ), 
    .C0(\sine_gen.address1[7] ), .B0(\sine_gen.n197225 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n209508 ), 
    .F1(\sine_gen.n206667 ));
  sine_gen_SLICE_285 \sine_gen.SLICE_285 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n196968 ), .B1(\sine_gen.n202555 ), .A1(\sine_gen.n202187 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n204284 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n196968 ), 
    .F1(\sine_gen.n197085 ));
  sine_gen_SLICE_286 \sine_gen.SLICE_286 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n207129 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n207128 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n197085 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n197216 ), .F0(\sine_gen.n207129 ), .F1(\sine_gen.n209154 ));
  sine_gen_SLICE_287 \sine_gen.SLICE_287 ( .D1(\sine_gen.n45 ), 
    .C1(\sine_gen.n15_adj_117 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n15_adj_117 ), 
    .F1(\sine_gen.n198015 ));
  sine_gen_SLICE_289 \sine_gen.SLICE_289 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n199021 ), .B1(\sine_gen.n199851 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n199021 ), .F1(\sine_gen.n208818 ));
  sine_gen_SLICE_290 \sine_gen.SLICE_290 ( .D1(\sine_gen.n208818 ), 
    .C1(\sine_gen.n206927 ), .B1(\sine_gen.n206928 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.n198950 ), .B0(\sine_gen.n203161 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n206927 ), 
    .F1(\sine_gen.n208821 ));
  sine_gen_SLICE_291 \sine_gen.SLICE_291 ( .D1(\sine_gen.n206843 ), 
    .C1(\sine_gen.n206844 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.address1[9] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n209427 ), .B0(\sine_gen.n209421 ), .F0(\sine_gen.n206844 ), 
    .F1(\sine_gen.n209502 ));
  sine_gen_SLICE_292 \sine_gen.SLICE_292 ( .D0(\sine_gen.n209502 ), 
    .C0(\sine_gen.n208797 ), .B0(\sine_gen.n206841 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n206946 ));
  sine_gen_SLICE_293 \sine_gen.SLICE_293 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n200698 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n199860 ), .F0(\sine_gen.n208812 ));
  sine_gen_SLICE_294 \sine_gen.SLICE_294 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n206962 ), .B1(\sine_gen.n206725 ), .A1(\sine_gen.n208812 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n209472 ), 
    .B0(\sine_gen.n198926 ), .A0(\sine_gen.n199350 ), .F0(\sine_gen.n206962 ), 
    .F1(\sine_gen.n208815 ));
  sine_gen_SLICE_295 \sine_gen.SLICE_295 ( .D0(\sine_gen.n206922 ), 
    .C0(\sine_gen.n206921 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n209490 ), .F0(\sine_gen.n206949 ));
  sine_gen_SLICE_296 \sine_gen.SLICE_296 ( .D1(\sine_gen.n208743 ), 
    .C1(\sine_gen.n198483 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n198238 ), .A0(\sine_gen.n200628 ), .F0(\sine_gen.n198483 ), 
    .F1(\sine_gen.n209490 ));
  sine_gen_SLICE_297 \sine_gen.SLICE_297 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n206913 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n206912 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n198232 ), .A0(\sine_gen.n197971 ), .F0(\sine_gen.n206913 ), 
    .F1(\sine_gen.n209484 ));
  sine_gen_SLICE_298 \sine_gen.SLICE_298 ( .D1(\sine_gen.n209484 ), 
    .C1(\sine_gen.n206915 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n206916 ), .C0(\sine_gen.n197958 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n31_adj_77 ), 
    .F0(\sine_gen.n206915 ), .F1(\sine_gen.n206952 ));
  sine_gen_SLICE_299 \sine_gen.SLICE_299 ( .D1(\sine_gen.n197906 ), 
    .C1(\sine_gen.n209352 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n197827 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.address1[6] ), .B0(\sine_gen.n204200 ), 
    .A0(\sine_gen.n197905 ), .F0(\sine_gen.n209352 ), .F1(\sine_gen.n206734 ));
  sine_gen_SLICE_301 \sine_gen.SLICE_301 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n206994 ), .B1(\sine_gen.n206993 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n199041 ), 
    .C0(\sine_gen.n198908 ), .B0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n206994 ), .F1(\sine_gen.n208806 ));
  sine_gen_SLICE_302 \sine_gen.SLICE_302 ( .D1(\sine_gen.n208689 ), 
    .C1(\sine_gen.n207330 ), .B1(\sine_gen.n208806 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n198890 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n30_adj_98 ), .F0(\sine_gen.n207330 ), 
    .F1(\sine_gen.n206849 ));
  sine_gen_SLICE_303 \sine_gen.SLICE_303 ( .D1(\sine_gen.n204200 ), 
    .C1(\sine_gen.n197242 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .B0(\sine_gen.n197836 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n197242 ), 
    .F1(\sine_gen.n209496 ));
  sine_gen_SLICE_304 \sine_gen.SLICE_304 ( .D1(\sine_gen.n209496 ), 
    .C1(\sine_gen.address1[6] ), .B1(\sine_gen.n197322 ), 
    .A1(\sine_gen.n197294 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n197322 ), 
    .F1(\sine_gen.n209499 ));
  sine_gen_SLICE_306 \sine_gen.SLICE_306 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197993 ), .A1(\sine_gen.n198064 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n197993 ), .F1(\sine_gen.n200501 ));
  sine_gen_SLICE_308 \sine_gen.SLICE_308 ( .D1(\sine_gen.n197963 ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n199034 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n197963 ), 
    .F1(\sine_gen.n209472 ));
  sine_gen_SLICE_309 \sine_gen.SLICE_309 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n209460 ), .B1(\sine_gen.n197286 ), .A1(\sine_gen.n197287 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n63_adj_97 ), 
    .B0(\sine_gen.n197285 ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n209460 ), .F1(\sine_gen.n209463 ));
  sine_gen_SLICE_311 \sine_gen.SLICE_311 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n207075 ), .B1(\sine_gen.n207074 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n200645 ), .A0(\sine_gen.n199541 ), .F0(\sine_gen.n207075 ), 
    .F1(\sine_gen.n208794 ));
  sine_gen_SLICE_312 \sine_gen.SLICE_312 ( .D1(\sine_gen.n208794 ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n207077 ), 
    .A1(\sine_gen.n207078 ), .C0(\sine_gen.n198839 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n198831 ), 
    .F0(\sine_gen.n207077 ), .F1(\sine_gen.n208797 ));
  sine_gen_SLICE_313 \sine_gen.SLICE_313 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n209457 ), .A1(\sine_gen.n206980 ), .D0(\sine_gen.n196882 ), 
    .C0(\sine_gen.n197516 ), .B0(\sine_gen.n209454 ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n209457 ), 
    .F1(\sine_gen.n206558 ));
  sine_gen_SLICE_314 \sine_gen.SLICE_314 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n197515 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n197260 ), .F0(\sine_gen.n209454 ));
  sine_gen_SLICE_315 \sine_gen.SLICE_315 ( .D1(\sine_gen.n200628 ), 
    .C1(\sine_gen.n209448 ), .B1(\sine_gen.n199501 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n199498 ), 
    .A0(\sine_gen.n199499 ), .F0(\sine_gen.n209448 ), .F1(\sine_gen.n209451 ));
  sine_gen_SLICE_317 \sine_gen.SLICE_317 ( .D1(\sine_gen.n196882 ), 
    .C1(\sine_gen.n207202 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n197836 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n207202 ), 
    .F1(\sine_gen.n209412 ));
  sine_gen_SLICE_318 \sine_gen.SLICE_318 ( .D1(\sine_gen.n209412 ), 
    .C1(\sine_gen.n207186 ), .B1(\sine_gen.n204412 ), 
    .A1(\sine_gen.address1[8] ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n197007 ), 
    .F0(\sine_gen.n207186 ), .F1(\sine_gen.n209415 ));
  sine_gen_SLICE_321 \sine_gen.SLICE_321 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n198005 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n207341 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n207341 ), 
    .F1(\sine_gen.n208770 ));
  sine_gen_SLICE_322 \sine_gen.SLICE_322 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n208770 ), .B0(\sine_gen.n196865 ), 
    .A0(\sine_gen.n61_adj_65 ), .F0(\sine_gen.n208773 ));
  sine_gen_SLICE_323 \sine_gen.SLICE_323 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n207328 ), .B1(\sine_gen.n200633 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n198917 ), .F0(\sine_gen.n207328 ), .F1(\sine_gen.n209442 ));
  sine_gen_SLICE_324 \sine_gen.SLICE_324 ( .C1(\sine_gen.n209445 ), 
    .B1(\sine_gen.n206992 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n209442 ), .C0(\sine_gen.n207332 ), .B0(\sine_gen.n199509 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n209445 ), 
    .F1(\sine_gen.n206850 ));
  sine_gen_SLICE_325 \sine_gen.SLICE_325 ( .D1(\sine_gen.n197373 ), 
    .C1(\sine_gen.n197470 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.n197836 ), .A0(\sine_gen.n204168 ), .F0(\sine_gen.n197470 ), 
    .F1(\sine_gen.n197599 ));
  sine_gen_SLICE_326 \sine_gen.SLICE_326 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n204168 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n45 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n204168 ), .F1(\sine_gen.n204330 ));
  sine_gen_SLICE_327 \sine_gen.SLICE_327 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n207102 ), .B0(\sine_gen.n207101 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n208782 ));
  sine_gen_SLICE_328 \sine_gen.SLICE_328 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n207104 ), .B1(\sine_gen.n208782 ), .A1(\sine_gen.n207105 ), 
    .D0(\sine_gen.n15_adj_59 ), .C0(\sine_gen.n209190 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n198824 ), 
    .F0(\sine_gen.n207104 ), .F1(\sine_gen.n208785 ));
  sine_gen_SLICE_329 \sine_gen.SLICE_329 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n199054 ), .B1(\sine_gen.n198891 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n198884 ), 
    .B0(\sine_gen.n202948 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n199054 ), .F1(\sine_gen.n209430 ));
  sine_gen_SLICE_330 \sine_gen.SLICE_330 ( .D1(\sine_gen.n209430 ), 
    .C1(\sine_gen.n200640 ), .B1(\sine_gen.n199520 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.n202217 ), .F0(\sine_gen.n200640 ), .F1(\sine_gen.n209433 ));
  sine_gen_SLICE_331 \sine_gen.SLICE_331 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n200021 ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n200677 ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.n204216 ), .F0(\sine_gen.n200021 ), .F1(\sine_gen.n200190 ));
  sine_gen_SLICE_333 \sine_gen.SLICE_333 ( .C1(\sine_gen.n209391 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n198536 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n209388 ), 
    .B0(\sine_gen.n197242 ), .A0(\sine_gen.n197338 ), .F0(\sine_gen.n209391 ), 
    .F1(\sine_gen.n206877 ));
  sine_gen_SLICE_334 \sine_gen.SLICE_334 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n62_adj_122 ), .B1(\sine_gen.n62 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n202217 ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n62_adj_122 ), 
    .F1(\sine_gen.n209388 ));
  sine_gen_SLICE_337 \sine_gen.SLICE_337 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n200687 ), .B1(\sine_gen.n199152 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.n199158 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n199153 ), 
    .F0(\sine_gen.n200687 ), .F1(\sine_gen.n206574 ));
  sine_gen_SLICE_339 \sine_gen.SLICE_339 ( .D1(\sine_gen.n199060 ), 
    .C1(\sine_gen.n199525 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n198861 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n198868 ), 
    .F0(\sine_gen.n199525 ), .F1(\sine_gen.n209418 ));
  sine_gen_SLICE_340 \sine_gen.SLICE_340 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n199527 ), .B0(\sine_gen.n206453 ), .A0(\sine_gen.n209418 ), 
    .F0(\sine_gen.n209421 ));
  sine_gen_SLICE_341 \sine_gen.SLICE_341 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n209370 ), .B1(\sine_gen.n204342 ), .A1(\sine_gen.n207141 ), 
    .D0(\sine_gen.n196964 ), .C0(\sine_gen.n197099 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.address1[9] ), 
    .F0(\sine_gen.n209370 ), .F1(\sine_gen.n207045 ));
  sine_gen_SLICE_343 \sine_gen.SLICE_343 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197956 ), .A1(\sine_gen.n204306 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n197956 ), .F1(\sine_gen.n200627 ));
  sine_gen_SLICE_345 \sine_gen.SLICE_345 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n197275 ), .B1(\sine_gen.n197509 ), 
    .A1(\sine_gen.address1[7] ), .C0(\sine_gen.n63_adj_97 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n197275 ), 
    .F1(\sine_gen.n209406 ));
  sine_gen_SLICE_346 \sine_gen.SLICE_346 ( .D1(\sine_gen.n209406 ), 
    .C1(\sine_gen.n197511 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n207187 ), .C0(\sine_gen.address1[6] ), 
    .B0(\sine_gen.n197007 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n197511 ), .F1(\sine_gen.n209409 ));
  sine_gen_SLICE_347 \sine_gen.SLICE_347 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n206943 ), .B0(\sine_gen.n208929 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n209400 ));
  sine_gen_SLICE_349 \sine_gen.SLICE_349 ( .D1(\sine_gen.n61_adj_108 ), 
    .C1(\sine_gen.n208740 ), .B1(\sine_gen.n197963 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n204304 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n197935 ), .F0(\sine_gen.n208740 ), .F1(\sine_gen.n208743 ));
  sine_gen_SLICE_351 \sine_gen.SLICE_351 ( .C1(\sine_gen.n61_adj_114 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n15_adj_62 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n61_adj_114 ), .F1(\sine_gen.n198072 ));
  sine_gen_SLICE_353 \sine_gen.SLICE_353 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197225 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n197040 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n197225 ), 
    .F1(\sine_gen.n200427 ));
  sine_gen_SLICE_355 \sine_gen.SLICE_355 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197814 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n197836 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n204200 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n197809 ), .F0(\sine_gen.n206696 ), .F1(\sine_gen.n198336 ));
  sine_gen_SLICE_356 \sine_gen.SLICE_356 ( .C1(\sine_gen.n204083 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n204083 ), 
    .F1(\sine_gen.n204200 ));
  sine_gen_SLICE_357 \sine_gen.SLICE_357 ( .D1(\sine_gen.n206900 ), 
    .C1(\sine_gen.n206901 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n200437 ), .B0(\sine_gen.n197581 ), .F0(\sine_gen.n206901 ), 
    .F1(\sine_gen.n208752 ));
  sine_gen_SLICE_358 \sine_gen.SLICE_358 ( .D0(\sine_gen.n208752 ), 
    .C0(\sine_gen.n206897 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n206898 ), .F0(\sine_gen.n208755 ));
  sine_gen_SLICE_359 \sine_gen.SLICE_359 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n206958 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n206957 ), .F0(\sine_gen.n209376 ));
  sine_gen_SLICE_360 \sine_gen.SLICE_360 ( .D0(\sine_gen.n209376 ), 
    .C0(\sine_gen.n206954 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n206955 ), .F0(\sine_gen.n207042 ));
  sine_gen_SLICE_361 \sine_gen.SLICE_361 ( .D1(\sine_gen.n197979 ), 
    .C1(\sine_gen.n197974 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n46_adj_76 ), 
    .B0(\sine_gen.n30_adj_104 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197974 ), .F1(\sine_gen.n208746 ));
  sine_gen_SLICE_362 \sine_gen.SLICE_362 ( .D1(\sine_gen.n198073 ), 
    .C1(\sine_gen.n197977 ), .B1(\sine_gen.n208746 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n46_adj_76 ), 
    .C0(\sine_gen.n61_adj_114 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197977 ), .F1(\sine_gen.n208749 ));
  sine_gen_SLICE_363 \sine_gen.SLICE_363 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197899 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .C0(\sine_gen.n204284 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n46_adj_63 ), 
    .F0(\sine_gen.n197899 ), .F1(\sine_gen.n209172 ));
  sine_gen_SLICE_365 \sine_gen.SLICE_365 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197801 ), .B1(\sine_gen.n209334 ), .A1(\sine_gen.n197812 ), 
    .D0(\sine_gen.address1[4] ), .B0(\sine_gen.n204284 ), 
    .A0(\sine_gen.n15_adj_44 ), .F0(\sine_gen.n197801 ), 
    .F1(\sine_gen.n206737 ));
  sine_gen_SLICE_366 \sine_gen.SLICE_366 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197815 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n197816 ), .D0(\sine_gen.n204083 ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197815 ), .F1(\sine_gen.n209334 ));
  sine_gen_SLICE_367 \sine_gen.SLICE_367 ( .D1(\sine_gen.n199032 ), 
    .C1(\sine_gen.n209364 ), .B1(\sine_gen.n198922 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n198917 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n30_adj_115 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n209364 ), 
    .F1(\sine_gen.n206725 ));
  sine_gen_SLICE_369 \sine_gen.SLICE_369 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n126 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n204168 ), 
    .D0(\sine_gen.n14_adj_120 ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n126 ), .F1(\sine_gen.n197532 ));
  sine_gen_SLICE_371 \sine_gen.SLICE_371 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n206856 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n208821 ), .F0(\sine_gen.n209358 ));
  sine_gen_SLICE_372 \sine_gen.SLICE_372 ( .D1(\sine_gen.address1[10] ), 
    .C1(\sine_gen.address1[11] ), .B1(\sine_gen.n206730 ), 
    .A1(\sine_gen.n208731 ), .D0(\sine_gen.n209358 ), .C0(\sine_gen.n208815 ), 
    .B0(\sine_gen.n206853 ), .A0(\sine_gen.address1[9] ), 
    .F0(\sine_gen.n206730 ), .F1(\sine_gen.n208944 ));
  sine_gen_SLICE_374 \sine_gen.SLICE_374 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n204236 ), .B1(\sine_gen.n209322 ), .A1(\sine_gen.n197915 ), 
    .D0(\sine_gen.n204083 ), .C0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n197800 ), .F0(\sine_gen.n204236 ), .F1(\sine_gen.n206740 ));
  sine_gen_SLICE_375 \sine_gen.SLICE_375 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n209259 ), .B1(\sine_gen.n209253 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n199041 ), 
    .C0(\sine_gen.n209256 ), .B0(\sine_gen.n199247 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n209259 ), 
    .F1(\sine_gen.n209346 ));
  sine_gen_SLICE_379 \sine_gen.SLICE_379 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n196968 ), .B1(\sine_gen.n63_adj_116 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n198352 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n197927 ), .F0(\sine_gen.n208716 ), .F1(\sine_gen.n206664 ));
  sine_gen_SLICE_380 \sine_gen.SLICE_380 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n206759 ), .B0(\sine_gen.n208716 ), .A0(\sine_gen.n206760 ), 
    .F0(\sine_gen.n208719 ));
  sine_gen_SLICE_381 \sine_gen.SLICE_381 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n206850 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n206849 ), .F0(\sine_gen.n208728 ));
  sine_gen_SLICE_383 \sine_gen.SLICE_383 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n209079 ), .B0(\sine_gen.n207057 ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n209340 ));
  sine_gen_SLICE_384 \sine_gen.SLICE_384 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n207053 ), .B0(\sine_gen.n209340 ), .A0(\sine_gen.n207054 ), 
    .F0(\sine_gen.n207072 ));
  sine_gen_SLICE_385 \sine_gen.SLICE_385 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n209478 ), .B1(\sine_gen.n197242 ), .A1(\sine_gen.n204286 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n62 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n197322 ), 
    .F0(\sine_gen.n209478 ), .F1(\sine_gen.n209481 ));
  sine_gen_SLICE_388 \sine_gen.SLICE_388 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.n204286 ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n204286 ), 
    .F1(\sine_gen.n200677 ));
  sine_gen_SLICE_389 \sine_gen.SLICE_389 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n198228 ), .B1(\sine_gen.n200503 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n198064 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n197970 ), 
    .F0(\sine_gen.n198228 ), .F1(\sine_gen.n208722 ));
  sine_gen_SLICE_390 \sine_gen.SLICE_390 ( .C1(\sine_gen.n208725 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n198631 ), 
    .D0(\sine_gen.n198075 ), .C0(\sine_gen.n200505 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n208722 ), 
    .F0(\sine_gen.n208725 ), .F1(\sine_gen.n206954 ));
  sine_gen_SLICE_391 \sine_gen.SLICE_391 ( .D1(\sine_gen.n62_adj_119 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n200400 ), .D0(\sine_gen.n62_adj_106 ), 
    .C0(\sine_gen.n202577 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n14_adj_120 ), .F0(\sine_gen.n200400 ), 
    .F1(\sine_gen.n200437 ));
  sine_gen_SLICE_393 \sine_gen.SLICE_393 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n209316 ), .B1(\sine_gen.n198138 ), .A1(\sine_gen.n197915 ), 
    .D0(\sine_gen.n197916 ), .C0(\sine_gen.n197812 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n209316 ), .F1(\sine_gen.n206743 ));
  sine_gen_SLICE_395 \sine_gen.SLICE_395 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n206661 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n206660 ), .F0(\sine_gen.n209310 ));
  sine_gen_SLICE_396 \sine_gen.SLICE_396 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n206663 ), .B1(\sine_gen.n206664 ), .A1(\sine_gen.n209310 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n197053 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n204318 ), 
    .F0(\sine_gen.n206663 ), .F1(\sine_gen.n207084 ));
  sine_gen_SLICE_397 \sine_gen.SLICE_397 ( .D1(\sine_gen.n206769 ), 
    .C1(\sine_gen.address1[6] ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n206768 ), .C0(\sine_gen.n197930 ), .B0(\sine_gen.n197767 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n206769 ), 
    .F1(\sine_gen.n208710 ));
  sine_gen_SLICE_398 \sine_gen.SLICE_398 ( .D1(\sine_gen.n208710 ), 
    .C1(\sine_gen.n206771 ), .B1(\sine_gen.n206772 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n197764 ), .A0(\sine_gen.n197929 ), .F0(\sine_gen.n206771 ), 
    .F1(\sine_gen.n208713 ));
  sine_gen_SLICE_399 \sine_gen.SLICE_399 ( .C1(\sine_gen.address1[7] ), 
    .B1(\sine_gen.n209301 ), .A1(\sine_gen.n200123 ), .D0(\sine_gen.n199080 ), 
    .C0(\sine_gen.n199545 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n209298 ), .F0(\sine_gen.n209301 ), .F1(\sine_gen.n206838 ));
  sine_gen_SLICE_400 \sine_gen.SLICE_400 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n199544 ), 
    .A0(\sine_gen.n198843 ), .F0(\sine_gen.n209298 ));
  sine_gen_SLICE_401 \sine_gen.SLICE_401 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197918 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n197794 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n197918 ), 
    .F1(\sine_gen.n209292 ));
  sine_gen_SLICE_402 \sine_gen.SLICE_402 ( .D1(\sine_gen.n197920 ), 
    .C1(\sine_gen.n197919 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n209292 ), .C0(\sine_gen.n204083 ), 
    .B0(\sine_gen.n15_adj_44 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197919 ), .F1(\sine_gen.n206746 ));
  sine_gen_SLICE_403 \sine_gen.SLICE_403 ( .D1(\sine_gen.n208698 ), 
    .C1(\sine_gen.n199144 ), .B1(\sine_gen.n199146 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n199144 ), 
    .F1(\sine_gen.n208701 ));
  sine_gen_SLICE_404 \sine_gen.SLICE_404 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n199152 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n199156 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n199152 ), 
    .F1(\sine_gen.n208698 ));
  sine_gen_SLICE_405 \sine_gen.SLICE_405 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n199731 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n199732 ), .F0(\sine_gen.n208692 ));
  sine_gen_SLICE_406 \sine_gen.SLICE_406 ( .D1(\sine_gen.n199733 ), 
    .C1(\sine_gen.n200692 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n208692 ), .D0(\sine_gen.n199143 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n199135 ), 
    .F0(\sine_gen.n200692 ), .F1(\sine_gen.n208695 ));
  sine_gen_SLICE_407 \sine_gen.SLICE_407 ( .D1(\sine_gen.n197792 ), 
    .C1(\sine_gen.n209280 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n197923 ), .D0(\sine_gen.n197779 ), .C0(\sine_gen.n198140 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n209280 ), .F1(\sine_gen.n206752 ));
  sine_gen_SLICE_409 \sine_gen.SLICE_409 ( .D1(\sine_gen.n199552 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n207201 ), .C0(\sine_gen.n198837 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n198827 ), 
    .F0(\sine_gen.n199552 ), .F1(\sine_gen.n209274 ));
  sine_gen_SLICE_410 \sine_gen.SLICE_410 ( .D1(\sine_gen.n199089 ), 
    .C1(\sine_gen.n199554 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n209274 ), .D0(\sine_gen.n199081 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n198832 ), 
    .F0(\sine_gen.n199554 ), .F1(\sine_gen.n209277 ));
  sine_gen_SLICE_411 \sine_gen.SLICE_411 ( .D1(\sine_gen.n208656 ), 
    .C1(\sine_gen.n206755 ), .B1(\sine_gen.n206752 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n197779 ), 
    .C0(\sine_gen.n31_adj_126 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n209268 ), .F0(\sine_gen.n206755 ), .F1(\sine_gen.n208659 ));
  sine_gen_SLICE_412 \sine_gen.SLICE_412 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197916 ), .B1(\sine_gen.n197783 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n196865 ), .A0(\sine_gen.n46_adj_63 ), 
    .F0(\sine_gen.n197916 ), .F1(\sine_gen.n209268 ));
  sine_gen_SLICE_413 \sine_gen.SLICE_413 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n62_adj_91 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n31_adj_93 ), .F0(\sine_gen.n209262 ));
  sine_gen_SLICE_414 \sine_gen.SLICE_414 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n198812 ), .B1(\sine_gen.n199084 ), .A1(\sine_gen.n209262 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n198832 ), 
    .A0(\sine_gen.n30_adj_50 ), .F0(\sine_gen.n198812 ), 
    .F1(\sine_gen.n209265 ));
  sine_gen_SLICE_415 \sine_gen.SLICE_415 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n204178 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n204200 ), .C0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n197852 ), .F0(\sine_gen.n204178 ), .F1(\sine_gen.n209466 ));
  sine_gen_SLICE_416 \sine_gen.SLICE_416 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n31 ), .B1(\sine_gen.n209466 ), .A1(\sine_gen.n204364 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n31 ), .F1(\sine_gen.n209469 ));
  sine_gen_SLICE_418 \sine_gen.SLICE_418 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197920 ), .B1(\sine_gen.n209286 ), .A1(\sine_gen.n197918 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.n45 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n204284 ), 
    .F0(\sine_gen.n197920 ), .F1(\sine_gen.n206749 ));
  sine_gen_SLICE_419 \sine_gen.SLICE_419 ( .C1(\sine_gen.n209223 ), 
    .B1(\sine_gen.n198556 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n209220 ), 
    .B0(\sine_gen.n197792 ), .A0(\sine_gen.n197772 ), .F0(\sine_gen.n209223 ), 
    .F1(\sine_gen.n206706 ));
  sine_gen_SLICE_421 \sine_gen.SLICE_421 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n207199 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n199675 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n197963 ), .F0(\sine_gen.n207199 ), .F1(\sine_gen.n209256 ));
  sine_gen_SLICE_423 \sine_gen.SLICE_423 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n199677 ), .B1(\sine_gen.n199676 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n199050 ), 
    .C0(\sine_gen.n198890 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n199677 ), .F1(\sine_gen.n209250 ));
  sine_gen_SLICE_424 \sine_gen.SLICE_424 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n198895 ), .B0(\sine_gen.n209250 ), .A0(\sine_gen.n200670 ), 
    .F0(\sine_gen.n209253 ));
  sine_gen_SLICE_426 \sine_gen.SLICE_426 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_71 ), .B1(\sine_gen.n204284 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15_adj_71 ), 
    .F1(\sine_gen.n200620 ));
  sine_gen_SLICE_427 \sine_gen.SLICE_427 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n209247 ), .B1(\sine_gen.n200181 ), .D0(\sine_gen.n209244 ), 
    .C0(\sine_gen.n198842 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n199683 ), .F0(\sine_gen.n209247 ), .F1(\sine_gen.n207066 ));
  sine_gen_SLICE_428 \sine_gen.SLICE_428 ( .D1(\sine_gen.n198853 ), 
    .C1(\sine_gen.n199682 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .C0(\sine_gen.n199070 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n198867 ), 
    .F0(\sine_gen.n199682 ), .F1(\sine_gen.n209244 ));
  sine_gen_SLICE_429 \sine_gen.SLICE_429 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.n202577 ), 
    .A1(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[4] ), .F0(\sine_gen.n202577 ), 
    .F1(\sine_gen.n204338 ));
  sine_gen_SLICE_431 \sine_gen.SLICE_431 ( .D0(\sine_gen.n199695 ), 
    .C0(\sine_gen.n200676 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n209238 ));
  sine_gen_SLICE_432 \sine_gen.SLICE_432 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n206659 ), .B0(\sine_gen.n209238 ), .A0(\sine_gen.n199696 ), 
    .F0(\sine_gen.n209241 ));
  sine_gen_SLICE_433 \sine_gen.SLICE_433 ( .D1(\sine_gen.address1[10] ), 
    .C1(\sine_gen.n207132 ), .B1(\sine_gen.n196808 ), 
    .A1(\sine_gen.address1[9] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n204318 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n207132 ), 
    .F1(\sine_gen.n208674 ));
  sine_gen_SLICE_434 \sine_gen.SLICE_434 ( .D1(\sine_gen.n208674 ), 
    .C1(\sine_gen.n207133 ), .B1(\sine_gen.address1[10] ), 
    .A1(\sine_gen.n196833 ), .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n203093 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n207133 ), 
    .F1(\sine_gen.n208677 ));
  sine_gen_SLICE_437 \sine_gen.SLICE_437 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n199709 ), .B1(\sine_gen.n205362 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n199184 ), .A0(\sine_gen.n199182 ), .F0(\sine_gen.n199709 ), 
    .F1(\sine_gen.n209232 ));
  sine_gen_SLICE_438 \sine_gen.SLICE_438 ( .D1(\sine_gen.n209232 ), 
    .C1(\sine_gen.n199710 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n199179 ), .D0(\sine_gen.n202563 ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n199710 ), 
    .F1(\sine_gen.n209235 ));
  sine_gen_SLICE_439 \sine_gen.SLICE_439 ( .D1(\sine_gen.n199714 ), 
    .C1(\sine_gen.n200680 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n200680 ), 
    .F1(\sine_gen.n209226 ));
  sine_gen_SLICE_440 \sine_gen.SLICE_440 ( .D1(\sine_gen.n207082 ), 
    .C1(\sine_gen.n209229 ), .B1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n199302 ), .C0(\sine_gen.n199716 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n209226 ), 
    .F0(\sine_gen.n209229 ), .F1(\sine_gen.n207057 ));
  sine_gen_SLICE_441 \sine_gen.SLICE_441 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n199097 ), .B1(\sine_gen.n199326 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n199097 ), 
    .F1(\sine_gen.n208602 ));
  sine_gen_SLICE_442 \sine_gen.SLICE_442 ( .D1(\sine_gen.n199120 ), 
    .C1(\sine_gen.n208605 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n199131 ), .C0(\sine_gen.n208602 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n199096 ), 
    .F0(\sine_gen.n208605 ), .F1(\sine_gen.n200201 ));
  sine_gen_SLICE_443 \sine_gen.SLICE_443 ( .D1(\sine_gen.n199110 ), 
    .C1(\sine_gen.n209214 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n199754 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n199752 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n199753 ), .F0(\sine_gen.n209214 ), .F1(\sine_gen.n209217 ));
  sine_gen_SLICE_445 \sine_gen.SLICE_445 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197885 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n46_adj_63 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n197885 ), 
    .F1(\sine_gen.n198307 ));
  sine_gen_SLICE_447 \sine_gen.SLICE_447 ( .D1(\sine_gen.n197852 ), 
    .C1(\sine_gen.n204384 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.n204284 ), 
    .C0(\sine_gen.n15_adj_71 ), .B0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n204384 ), .F1(\sine_gen.n204400 ));
  sine_gen_SLICE_449 \sine_gen.SLICE_449 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n207021 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n207020 ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n198616 ), .B0(\sine_gen.n208959 ), .F0(\sine_gen.n207021 ), 
    .F1(\sine_gen.n208662 ));
  sine_gen_SLICE_450 \sine_gen.SLICE_450 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n207253 ), .B1(\sine_gen.n207018 ), .A1(\sine_gen.n208662 ), 
    .D0(\sine_gen.address1[7] ), .C0(\sine_gen.n206450 ), 
    .A0(\sine_gen.n206478 ), .F0(\sine_gen.n207253 ), .F1(\sine_gen.n208665 ));
  sine_gen_SLICE_453 \sine_gen.SLICE_453 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n206746 ), .B0(\sine_gen.n206749 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n208656 ));
  sine_gen_SLICE_455 \sine_gen.SLICE_455 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n204381 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n197782 ), .C0(\sine_gen.n204284 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n197803 ), 
    .F0(\sine_gen.n204381 ), .F1(\sine_gen.n209202 ));
  sine_gen_SLICE_456 \sine_gen.SLICE_456 ( .D0(\sine_gen.n197926 ), 
    .C0(\sine_gen.n209202 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n31_adj_123 ), .F0(\sine_gen.n209205 ));
  sine_gen_SLICE_457 \sine_gen.SLICE_457 ( .D1(\sine_gen.n199756 ), 
    .C1(\sine_gen.n209196 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n199103 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n199755 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n199333 ), .F0(\sine_gen.n209196 ), .F1(\sine_gen.n209199 ));
  sine_gen_SLICE_459 \sine_gen.SLICE_459 ( .D1(\sine_gen.n199210 ), 
    .C1(\sine_gen.n208650 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n200600 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n199225 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n199214 ), .F0(\sine_gen.n208650 ), .F1(\sine_gen.n208653 ));
  sine_gen_SLICE_461 \sine_gen.SLICE_461 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n30_adj_58 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n30 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n30_adj_58 ), 
    .F1(\sine_gen.n209190 ));
  sine_gen_SLICE_463 \sine_gen.SLICE_463 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n46 ), .B1(\sine_gen.n61_adj_99 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n46 ), .F1(\sine_gen.n209184 ));
  sine_gen_SLICE_464 \sine_gen.SLICE_464 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n15_adj_59 ), .B1(\sine_gen.n209184 ), 
    .A1(\sine_gen.n30_adj_58 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n15_adj_59 ), 
    .F1(\sine_gen.n207101 ));
  sine_gen_SLICE_465 \sine_gen.SLICE_465 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199331 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n199337 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n199331 ), 
    .F1(\sine_gen.n209178 ));
  sine_gen_SLICE_466 \sine_gen.SLICE_466 ( .D0(\sine_gen.n30_adj_107 ), 
    .C0(\sine_gen.n209178 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n199118 ), .F0(\sine_gen.n206595 ));
  sine_gen_SLICE_467 \sine_gen.SLICE_467 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n208644 ), .B1(\sine_gen.n204330 ), .A1(\sine_gen.n196964 ), 
    .D0(\sine_gen.n255 ), .C0(\sine_gen.n207140 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n208644 ), 
    .F1(\sine_gen.n208647 ));
  sine_gen_SLICE_469 \sine_gen.SLICE_469 ( .D1(\sine_gen.n199166 ), 
    .C1(\sine_gen.n208638 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n199162 ), .D0(\sine_gen.n199161 ), .C0(\sine_gen.n199173 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n208638 ), .F1(\sine_gen.n208641 ));
  sine_gen_SLICE_472 \sine_gen.SLICE_472 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n206666 ), .B1(\sine_gen.n209154 ), .A1(\sine_gen.n206667 ), 
    .D0(\sine_gen.n196948 ), .C0(\sine_gen.n204160 ), .B0(\sine_gen.n202267 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n206666 ), 
    .F1(\sine_gen.n207083 ));
  sine_gen_SLICE_473 \sine_gen.SLICE_473 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n198133 ), .B1(\sine_gen.n197852 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.n197836 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.n204083 ), .F0(\sine_gen.n198133 ), .F1(\sine_gen.n198328 ));
  sine_gen_SLICE_476 \sine_gen.SLICE_476 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n206495 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n198336 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n29 ), .F0(\sine_gen.n206495 ), .F1(\sine_gen.n198547 ));
  sine_gen_SLICE_478 \sine_gen.SLICE_478 ( .D1(\sine_gen.address1[10] ), 
    .C1(\sine_gen.n206784 ), .B1(\sine_gen.n206783 ), 
    .A1(\sine_gen.address1[11] ), .D0(\sine_gen.n208857 ), 
    .C0(\sine_gen.address1[9] ), .B0(\sine_gen.n209142 ), 
    .A0(\sine_gen.n206877 ), .F0(\sine_gen.n206784 ), .F1(\sine_gen.n208878 ));
  sine_gen_SLICE_479 \sine_gen.SLICE_479 ( .C1(\sine_gen.n197040 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n197040 ), 
    .F1(\sine_gen.n197053 ));
  sine_gen_SLICE_481 \sine_gen.SLICE_481 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n207063 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n207062 ), .F0(\sine_gen.n208626 ));
  sine_gen_SLICE_482 \sine_gen.SLICE_482 ( .D1(\sine_gen.n208626 ), 
    .C1(\sine_gen.n207059 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.n207060 ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n200190 ), .B0(\sine_gen.n200191 ), .F0(\sine_gen.n207059 ), 
    .F1(\sine_gen.n208629 ));
  sine_gen_SLICE_483 \sine_gen.SLICE_483 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n198547 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n206737 ), .F0(\sine_gen.n208620 ));
  sine_gen_SLICE_484 \sine_gen.SLICE_484 ( .C1(\sine_gen.n208623 ), 
    .B1(\sine_gen.address1[9] ), .A1(\sine_gen.n208659 ), 
    .D0(\sine_gen.n206740 ), .C0(\sine_gen.n206743 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.n208620 ), 
    .F0(\sine_gen.n208623 ), .F1(\sine_gen.n206883 ));
  sine_gen_SLICE_485 \sine_gen.SLICE_485 ( .D1(\sine_gen.n206734 ), 
    .C1(\sine_gen.n198543 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n204262 ), 
    .C0(\sine_gen.n209127 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n198543 ), .F1(\sine_gen.n208614 ));
  sine_gen_SLICE_486 \sine_gen.SLICE_486 ( .D1(\sine_gen.n208614 ), 
    .C1(\sine_gen.n203106 ), .B1(\sine_gen.n198545 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n45 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n203093 ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n203106 ), 
    .F1(\sine_gen.n208617 ));
  sine_gen_SLICE_487 \sine_gen.SLICE_487 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_72 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n199075 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n30_adj_72 ), 
    .F1(\sine_gen.n209106 ));
  sine_gen_SLICE_488 \sine_gen.SLICE_488 ( .D0(\sine_gen.n198822 ), 
    .C0(\sine_gen.n209106 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n198809 ), .F0(\sine_gen.n207074 ));
  sine_gen_SLICE_489 \sine_gen.SLICE_489 ( .D0(\sine_gen.n199749 ), 
    .C0(\sine_gen.n200694 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n208608 ));
  sine_gen_SLICE_490 \sine_gen.SLICE_490 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n203126 ), .B0(\sine_gen.n208608 ), .A0(\sine_gen.n203124 ), 
    .F0(\sine_gen.n208611 ));
  sine_gen_SLICE_491 \sine_gen.SLICE_491 ( .D1(\sine_gen.n197836 ), 
    .C1(\sine_gen.n198130 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n45 ), .B0(\sine_gen.address1[3] ), .A0(\sine_gen.n29 ), 
    .F0(\sine_gen.n198130 ), .F1(\sine_gen.n206712 ));
  tw_gen_SLICE_493 \tw_gen.SLICE_493 ( .D1(\tri_wave[10] ), .C1(\tri_wave[2] ), 
    .A1(\tri_wave[3] ), .D0(\tri_wave[1] ), .C0(\tri_wave[8] ), 
    .B0(\tri_wave[3] ), .A0(\tri_wave[10] ), .F0(\tw_gen.n18 ), 
    .F1(\tw_gen.n206484 ));
  tw_gen_SLICE_494 \tw_gen.SLICE_494 ( .D1(\tw_gen.n17 ), .C1(\tw_gen.n19 ), 
    .B1(\tw_gen.direction ), .A1(\tw_gen.n18 ), .D0(\tri_wave[6] ), 
    .C0(\tri_wave[5] ), .B0(\tri_wave[2] ), .A0(\tri_wave[9] ), 
    .F0(\tw_gen.n19 ), .F1(\tw_gen.n203174 ));
  tw_gen_SLICE_496 \tw_gen.SLICE_496 ( .D1(\tri_wave[6] ), 
    .C1(\tw_gen.n206486 ), .B1(\tw_gen.n206484 ), .A1(\tri_wave[4] ), 
    .D0(\tri_wave[7] ), .C0(\tri_wave[8] ), .B0(\tri_wave[5] ), 
    .A0(\tri_wave[9] ), .F0(\tw_gen.n206486 ), .F1(\tw_gen.n206490 ));
  sine_gen_SLICE_497 \sine_gen.SLICE_497 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15 ), .A1(\sine_gen.n30_adj_87 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15 ), .F1(\sine_gen.n198908 ));
  sine_gen_SLICE_500 \sine_gen.SLICE_500 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n204364 ), .B1(\sine_gen.n202577 ), 
    .A1(\sine_gen.n14_adj_120 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n15_adj_44 ), .F0(\sine_gen.n204364 ), 
    .F1(\sine_gen.n197373 ));
  sine_gen_SLICE_501 \sine_gen.SLICE_501 ( .D1(\sine_gen.n197599 ), 
    .C1(\sine_gen.n200443 ), .B1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n200415 ), 
    .A0(\sine_gen.n197374 ), .F0(\sine_gen.n200443 ), .F1(\sine_gen.n206888 ));
  sine_gen_SLICE_503 \sine_gen.SLICE_503 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199062 ), .A1(\sine_gen.n198848 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n199062 ), .F1(\sine_gen.n199527 ));
  sine_gen_SLICE_505 \sine_gen.SLICE_505 ( .C1(\sine_gen.n198863 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n7 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n198863 ), .F1(\sine_gen.n206453 ));
  sine_gen_SLICE_508 \sine_gen.SLICE_508 ( .D1(\sine_gen.n198907 ), 
    .C1(\sine_gen.n199050 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199050 ), .F1(\sine_gen.n200670 ));
  sine_gen_SLICE_509 \sine_gen.SLICE_509 ( .C1(\sine_gen.n198124 ), 
    .B1(\sine_gen.n197313 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n15_adj_44 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n197836 ), .F0(\sine_gen.n198124 ), .F1(\sine_gen.n198315 ));
  sine_gen_SLICE_511 \sine_gen.SLICE_511 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197472 ), .B1(\sine_gen.n198315 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n14_adj_120 ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197472 ), .F1(\sine_gen.n198536 ));
  sine_gen_SLICE_514 \sine_gen.SLICE_514 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n198861 ), 
    .F1(\sine_gen.n198898 ));
  sine_gen_SLICE_515 \sine_gen.SLICE_515 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198904 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n198904 ), 
    .F1(\sine_gen.n207332 ));
  sine_gen_SLICE_516 \sine_gen.SLICE_516 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n199514 ), .B1(\sine_gen.n200637 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n198904 ), 
    .B0(\sine_gen.n30_adj_101 ), .F0(\sine_gen.n199514 ), 
    .F1(\sine_gen.n206993 ));
  sine_gen_SLICE_517 \sine_gen.SLICE_517 ( .D1(\sine_gen.n198861 ), 
    .C1(\sine_gen.n199353 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199353 ), .F1(\sine_gen.n206871 ));
  sine_gen_SLICE_520 \sine_gen.SLICE_520 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n14_adj_120 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n14_adj_120 ), 
    .F1(\sine_gen.n62 ));
  sine_gen_SLICE_521 \sine_gen.SLICE_521 ( .C1(\sine_gen.n15_adj_45 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n7_adj_46 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15_adj_45 ), .F1(\sine_gen.n198877 ));
  sine_gen_SLICE_522 \sine_gen.SLICE_522 ( .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n7_adj_46 ), 
    .F1(\sine_gen.n14 ));
  sine_gen_SLICE_523 \sine_gen.SLICE_523 ( .C1(\sine_gen.n198902 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n30_adj_87 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n198902 ), .F1(\sine_gen.n199676 ));
  sine_gen_SLICE_526 \sine_gen.SLICE_526 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n202217 ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n202217 ), 
    .F1(\sine_gen.n198874 ));
  sine_gen_SLICE_527 \sine_gen.SLICE_527 ( .D0(\sine_gen.n198832 ), 
    .B0(\sine_gen.n30 ), .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n199083 ));
  sine_gen_SLICE_530 \sine_gen.SLICE_530 ( .C1(\sine_gen.n199352 ), 
    .B1(\sine_gen.n198898 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n199352 ), .F1(\sine_gen.n206727 ));
  sine_gen_SLICE_531 \sine_gen.SLICE_531 ( .C1(\sine_gen.n199081 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n15_adj_47 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199081 ), .F1(\sine_gen.n199546 ));
  sine_gen_SLICE_533 \sine_gen.SLICE_533 ( .D1(\sine_gen.n197938 ), 
    .C1(\sine_gen.n15_adj_52 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n198841 ), .C0(\sine_gen.address1[4] ), .A0(\sine_gen.n46 ), 
    .F0(\sine_gen.n198830 ), .F1(\sine_gen.n200628 ));
  sine_gen_SLICE_536 \sine_gen.SLICE_536 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n204160 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[7] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n204160 ), .F1(\sine_gen.n197099 ));
  sine_gen_SLICE_537 \sine_gen.SLICE_537 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_48 ), .A1(\sine_gen.n198890 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_48 ), .F1(\sine_gen.n198895 ));
  sine_gen_SLICE_539 \sine_gen.SLICE_539 ( .D1(\sine_gen.n199083 ), 
    .C1(\sine_gen.n199895 ), .B1(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n199546 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n198830 ), .F0(\sine_gen.n199895 ), .F1(\sine_gen.n200123 ));
  sine_gen_SLICE_541 \sine_gen.SLICE_541 ( .D1(\sine_gen.n198811 ), 
    .C1(\sine_gen.n199555 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n198806 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n198844 ), .F0(\sine_gen.n199555 ), .F1(\sine_gen.n207102 ));
  sine_gen_SLICE_542 \sine_gen.SLICE_542 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_49 ), .B1(\sine_gen.n198806 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n198806 ), .F1(\sine_gen.n198814 ));
  sine_gen_SLICE_544 \sine_gen.SLICE_544 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198841 ), .B1(\sine_gen.n198809 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n198841 ), .F1(\sine_gen.n199541 ));
  sine_gen_SLICE_546 \sine_gen.SLICE_546 ( .C1(\sine_gen.n30_adj_49 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n30_adj_72 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n30_adj_49 ), .F1(\sine_gen.n198843 ));
  sine_gen_SLICE_547 \sine_gen.SLICE_547 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198827 ), .A1(\sine_gen.n30_adj_50 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n30_adj_50 ), .F1(\sine_gen.n199556 ));
  sine_gen_SLICE_549 \sine_gen.SLICE_549 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n197954 ), .A1(\sine_gen.n197935 ), .C0(\sine_gen.n61 ), 
    .B0(\sine_gen.n197935 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n62_adj_51 ), .F1(\sine_gen.n197966 ));
  sine_gen_SLICE_550 \sine_gen.SLICE_550 ( .D1(\sine_gen.n197976 ), 
    .C1(\sine_gen.n197935 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n197935 ), 
    .F1(\sine_gen.n200503 ));
  sine_gen_SLICE_551 \sine_gen.SLICE_551 ( .C1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n197968 ), .A1(\sine_gen.n204306 ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n197968 ), 
    .F1(\sine_gen.n198240 ));
  sine_gen_SLICE_553 \sine_gen.SLICE_553 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n61 ), .B1(\sine_gen.n197938 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n61 ), .F1(\sine_gen.n200510 ));
  sine_gen_SLICE_555 \sine_gen.SLICE_555 ( .C1(\sine_gen.n62_adj_51 ), 
    .B1(\sine_gen.n197936 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n197963 ), 
    .A0(\sine_gen.n204304 ), .F0(\sine_gen.n197936 ), .F1(\sine_gen.n200542 ));
  sine_gen_SLICE_559 \sine_gen.SLICE_559 ( .C1(\sine_gen.n200508 ), 
    .B1(\sine_gen.n200628 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n197970 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n197963 ), .F0(\sine_gen.n200508 ), .F1(\sine_gen.n200540 ));
  sine_gen_SLICE_560 \sine_gen.SLICE_560 ( .C1(\sine_gen.n197970 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n197947 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n197970 ), .F1(\sine_gen.n198238 ));
  sine_gen_SLICE_561 \sine_gen.SLICE_561 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198884 ), .A1(\sine_gen.n198894 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n198884 ), .F1(\sine_gen.n206873 ));
  sine_gen_SLICE_563 \sine_gen.SLICE_563 ( .C1(\sine_gen.n206470 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n198884 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n206470 ), .F1(\sine_gen.n206874 ));
  sine_gen_SLICE_568 \sine_gen.SLICE_568 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_54 ), .B1(\sine_gen.n30_adj_64 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_54 ), .F1(\sine_gen.n198012 ));
  sine_gen_SLICE_569 \sine_gen.SLICE_569 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199122 ), .A1(\sine_gen.n199123 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n199122 ), .F1(\sine_gen.n206966 ));
  sine_gen_SLICE_571 \sine_gen.SLICE_571 ( .C1(\sine_gen.n199132 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199129 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n199132 ), .F1(\sine_gen.n206967 ));
  sine_gen_SLICE_572 \sine_gen.SLICE_572 ( .C1(\sine_gen.n199129 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199131 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199129 ), .F1(\sine_gen.n206969 ));
  sine_gen_SLICE_574 \sine_gen.SLICE_574 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199143 ), .B1(\sine_gen.n30_adj_56 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n199143 ), .F1(\sine_gen.n206715 ));
  sine_gen_SLICE_575 \sine_gen.SLICE_575 ( .D1(\sine_gen.n199130 ), 
    .C1(\sine_gen.n199128 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n199128 ), .F1(\sine_gen.n206717 ));
  sine_gen_SLICE_578 \sine_gen.SLICE_578 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n199131 ), 
    .F1(\sine_gen.n30_adj_56 ));
  sine_gen_SLICE_580 \sine_gen.SLICE_580 ( .D1(\sine_gen.n199129 ), 
    .C1(\sine_gen.n15_adj_55 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n15_adj_55 ), .F1(\sine_gen.n206972 ));
  sine_gen_SLICE_583 \sine_gen.SLICE_583 ( .C1(\sine_gen.n15_adj_57 ), 
    .B1(\sine_gen.n198806 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n15_adj_57 ), .F1(\sine_gen.n198811 ));
  sine_gen_SLICE_586 \sine_gen.SLICE_586 ( .C1(\sine_gen.n199134 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199143 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199134 ), .F1(\sine_gen.n206973 ));
  sine_gen_SLICE_587 \sine_gen.SLICE_587 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n207214 ), .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n126 ), 
    .D0(\sine_gen.n203071 ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n207214 ), .F1(\sine_gen.n207128 ));
  sine_gen_SLICE_589 \sine_gen.SLICE_589 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n203043 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[6] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n203043 ), 
    .F1(\sine_gen.n196808 ));
  sine_gen_SLICE_591 \sine_gen.SLICE_591 ( .D1(\sine_gen.address1[11] ), 
    .C1(\sine_gen.n206559 ), .B1(\sine_gen.address1[10] ), 
    .A1(\sine_gen.n206558 ), .D0(\sine_gen.n209415 ), .C0(\sine_gen.n209409 ), 
    .B0(\sine_gen.address1[9] ), .F0(\sine_gen.n206559 ), 
    .F1(\sine_gen.n209160 ));
  sine_gen_SLICE_595 \sine_gen.SLICE_595 ( .C1(\sine_gen.n15_adj_47 ), 
    .B1(\sine_gen.n30_adj_58 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n198917 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n198927 ), .F0(\sine_gen.n199509 ), .F1(\sine_gen.n199084 ));
  sine_gen_SLICE_596 \sine_gen.SLICE_596 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n198927 ), .A1(\sine_gen.n198917 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n198917 ), .F1(\sine_gen.n200633 ));
  sine_gen_SLICE_597 \sine_gen.SLICE_597 ( .C0(\sine_gen.n209463 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.n207251 ), 
    .F0(\sine_gen.n206980 ));
  sine_gen_SLICE_598 \sine_gen.SLICE_598 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n207316 ), .B1(\sine_gen.n204168 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n45 ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n207316 ), 
    .F1(\sine_gen.n207251 ));
  sine_gen_SLICE_600 \sine_gen.SLICE_600 ( .C1(\sine_gen.n198927 ), 
    .B1(\sine_gen.n30_adj_115 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n198927 ), .F1(\sine_gen.n199503 ));
  sine_gen_SLICE_601 \sine_gen.SLICE_601 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n204322 ), .B0(\sine_gen.n204160 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n204243 ));
  sine_gen_SLICE_602 \sine_gen.SLICE_602 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.n202145 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.address1[4] ), .F0(\sine_gen.n202145 ), 
    .F1(\sine_gen.n204322 ));
  sine_gen_SLICE_603 \sine_gen.SLICE_603 ( .D0(\sine_gen.address1[10] ), 
    .C0(\sine_gen.n196833 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n196808 ), .F0(\sine_gen.n196919 ));
  sine_gen_SLICE_604 \sine_gen.SLICE_604 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n197216 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.n202217 ), .B0(\sine_gen.n292 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n197216 ), .F1(\sine_gen.n196833 ));
  sine_gen_SLICE_606 \sine_gen.SLICE_606 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_47 ), .B1(\sine_gen.n198841 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_47 ), .F1(\sine_gen.n198808 ));
  sine_gen_SLICE_607 \sine_gen.SLICE_607 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198868 ), .B1(\sine_gen.n198864 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n198868 ), .F1(\sine_gen.n206870 ));
  sine_gen_SLICE_609 \sine_gen.SLICE_609 ( .C1(\sine_gen.n199549 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n199084 ), 
    .D0(\sine_gen.n198809 ), .C0(\sine_gen.n15_adj_59 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n199549 ), 
    .F1(\sine_gen.n207093 ));
  sine_gen_SLICE_610 \sine_gen.SLICE_610 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198809 ), .B1(\sine_gen.n30_adj_75 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n198809 ), .F1(\sine_gen.n198839 ));
  sine_gen_SLICE_611 \sine_gen.SLICE_611 ( .D1(\sine_gen.n197809 ), 
    .C1(\sine_gen.address1[4] ), .A1(\sine_gen.n46_adj_63 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n61_adj_61 ), 
    .A0(\sine_gen.n30_adj_60 ), .F0(\sine_gen.n199501 ), 
    .F1(\sine_gen.n198197 ));
  sine_gen_SLICE_612 \sine_gen.SLICE_612 ( .C1(\sine_gen.n30_adj_60 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n61_adj_61 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n61_adj_61 ), .F1(\sine_gen.n198075 ));
  sine_gen_SLICE_613 \sine_gen.SLICE_613 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n198867 ), 
    .F1(\sine_gen.n198005 ));
  sine_gen_SLICE_615 \sine_gen.SLICE_615 ( .D1(\sine_gen.n15_adj_62 ), 
    .C1(\sine_gen.n30_adj_60 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n30_adj_60 ), .F1(\sine_gen.n199498 ));
  sine_gen_SLICE_616 \sine_gen.SLICE_616 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_62 ), .B1(\sine_gen.n197947 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_62 ), .F1(\sine_gen.n198073 ));
  sine_gen_SLICE_617 \sine_gen.SLICE_617 ( .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n197216 ), .D0(\sine_gen.n197216 ), 
    .C0(\sine_gen.address1[6] ), .B0(\sine_gen.n126 ), .F0(\sine_gen.n197530 ), 
    .F1(\sine_gen.n204412 ));
  sine_gen_SLICE_620 \sine_gen.SLICE_620 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n209175 ), .A1(\sine_gen.n209169 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n197338 ), 
    .B0(\sine_gen.n209172 ), .A0(\sine_gen.n198197 ), .F0(\sine_gen.n209175 ), 
    .F1(\sine_gen.n207039 ));
  sine_gen_SLICE_621 \sine_gen.SLICE_621 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n204386 ), .A1(\sine_gen.n197530 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n202187 ), 
    .B0(\sine_gen.n196968 ), .A0(\sine_gen.n202555 ), .F0(\sine_gen.n204386 ), 
    .F1(\sine_gen.n206937 ));
  sine_gen_SLICE_623 \sine_gen.SLICE_623 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n200386 ), .A1(\sine_gen.n204322 ), .C0(\sine_gen.n197007 ), 
    .B0(\sine_gen.n204286 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n200386 ), .F1(\sine_gen.n200425 ));
  sine_gen_SLICE_624 \sine_gen.SLICE_624 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.n202555 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n202555 ), 
    .F1(\sine_gen.n197007 ));
  sine_gen_SLICE_626 \sine_gen.SLICE_626 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n200425 ), .A0(\sine_gen.n197532 ), .F0(\sine_gen.n206936 ));
  sine_gen_SLICE_630 \sine_gen.SLICE_630 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.n29 ), .D0(\sine_gen.n29 ), .C0(\sine_gen.n45 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n204312 ), .F1(\sine_gen.n203166 ));
  sine_gen_SLICE_631 \sine_gen.SLICE_631 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n198014 ), .A1(\sine_gen.n198010 ), 
    .C0(\sine_gen.n61_adj_65 ), .B0(\sine_gen.n198005 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n198014 ), 
    .F1(\sine_gen.n206792 ));
  sine_gen_SLICE_633 \sine_gen.SLICE_633 ( .C1(\sine_gen.n15_adj_66 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n30_adj_67 ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15_adj_66 ), 
    .F1(\sine_gen.n198010 ));
  sine_gen_SLICE_634 \sine_gen.SLICE_634 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n30_adj_67 ), 
    .F1(\sine_gen.n198024 ));
  sine_gen_SLICE_635 \sine_gen.SLICE_635 ( .C1(\sine_gen.n198202 ), 
    .B1(\sine_gen.n197767 ), .A1(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n197809 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n198024 ), .F0(\sine_gen.n198202 ), .F1(\sine_gen.n198447 ));
  sine_gen_SLICE_638 \sine_gen.SLICE_638 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197852 ), .B1(\sine_gen.n204083 ), 
    .A1(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197767 ), .F1(\sine_gen.n204231 ));
  sine_gen_SLICE_643 \sine_gen.SLICE_643 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198866 ), .A1(\sine_gen.n7 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n198866 ), 
    .F1(\sine_gen.n200671 ));
  sine_gen_SLICE_645 \sine_gen.SLICE_645 ( .D1(\sine_gen.n198864 ), 
    .C1(\sine_gen.n30_adj_69 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n30_adj_69 ), .F1(\sine_gen.n199060 ));
  sine_gen_SLICE_647 \sine_gen.SLICE_647 ( .D1(\sine_gen.n204231 ), 
    .C1(\sine_gen.n198200 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n197836 ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n198200 ), .F1(\sine_gen.n206780 ));
  sine_gen_SLICE_649 \sine_gen.SLICE_649 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n207318 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n207318 ), .F1(\sine_gen.n207305 ));
  sine_gen_SLICE_654 \sine_gen.SLICE_654 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.address1[3] ), .A1(\sine_gen.n46_adj_63 ), 
    .D0(\sine_gen.n46_adj_63 ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197906 ), .F1(\sine_gen.n197763 ));
  sine_gen_SLICE_657 \sine_gen.SLICE_657 ( .D1(\sine_gen.n197968 ), 
    .C1(\sine_gen.n30_adj_73 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n30_adj_73 ), .F1(\sine_gen.n31_adj_74 ));
  sine_gen_SLICE_660 \sine_gen.SLICE_660 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n30_adj_75 ), 
    .F1(\sine_gen.n197803 ));
  sine_gen_SLICE_661 \sine_gen.SLICE_661 ( .C1(\sine_gen.n30 ), 
    .B1(\sine_gen.n198841 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n30 ), .F1(\sine_gen.n198831 ));
  sine_gen_SLICE_663 \sine_gen.SLICE_663 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n198863 ), .A1(\sine_gen.n198864 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n198864 ), .F1(\sine_gen.n207027 ));
  sine_gen_SLICE_665 \sine_gen.SLICE_665 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198858 ), .A1(\sine_gen.n198866 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n198858 ), .F1(\sine_gen.n207026 ));
  sine_gen_SLICE_667 \sine_gen.SLICE_667 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n46_adj_76 ), .B1(\sine_gen.n204306 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n46_adj_76 ), .F1(\sine_gen.n31_adj_77 ));
  sine_gen_SLICE_669 \sine_gen.SLICE_669 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_52 ), .B1(\sine_gen.n197970 ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15_adj_52 ), 
    .F1(\sine_gen.n200630 ));
  sine_gen_SLICE_670 \sine_gen.SLICE_670 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n198930 ), .B1(\sine_gen.n200630 ), 
    .D0(\sine_gen.n46_adj_113 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n197963 ), .F0(\sine_gen.n198930 ), .F1(\sine_gen.n200698 ));
  sine_gen_SLICE_671 \sine_gen.SLICE_671 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197947 ), .A1(\sine_gen.n204306 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n197947 ), .F1(\sine_gen.n197958 ));
  sine_gen_SLICE_673 \sine_gen.SLICE_673 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n203109 ), .B1(\sine_gen.n197958 ), .D0(\sine_gen.n200630 ), 
    .C0(\sine_gen.n31_adj_77 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n203109 ), .F1(\sine_gen.n203110 ));
  sine_gen_SLICE_675 \sine_gen.SLICE_675 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n255 ), .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n207136 ));
  sine_gen_SLICE_676 \sine_gen.SLICE_676 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n203093 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n204083 ), .C0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n203093 ), .F1(\sine_gen.n255 ));
  sine_gen_SLICE_677 \sine_gen.SLICE_677 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199093 ), .B1(\sine_gen.n199118 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n199093 ), .F1(\sine_gen.n199756 ));
  sine_gen_SLICE_679 \sine_gen.SLICE_679 ( .D1(\sine_gen.n199070 ), 
    .C1(\sine_gen.n198854 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n198854 ), .F1(\sine_gen.n206868 ));
  sine_gen_SLICE_681 \sine_gen.SLICE_681 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199095 ), .A1(\sine_gen.n199126 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199126 ), .F1(\sine_gen.n199755 ));
  sine_gen_SLICE_682 \sine_gen.SLICE_682 ( .D1(\sine_gen.n199098 ), 
    .C1(\sine_gen.n199095 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n199095 ), .F1(\sine_gen.n199753 ));
  sine_gen_SLICE_683 \sine_gen.SLICE_683 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199075 ), .B1(\sine_gen.n198841 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199075 ), .F1(\sine_gen.n199543 ));
  sine_gen_SLICE_685 \sine_gen.SLICE_685 ( .C1(\sine_gen.n30_adj_80 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n15_adj_79 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n30_adj_80 ), .F1(\sine_gen.n199333 ));
  sine_gen_SLICE_686 \sine_gen.SLICE_686 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199093 ), .A1(\sine_gen.n15_adj_79 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n15_adj_79 ), .F1(\sine_gen.n199102 ));
  sine_gen_SLICE_687 \sine_gen.SLICE_687 ( .C1(\sine_gen.n198234 ), 
    .B1(\sine_gen.n31_adj_74 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n197938 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n198064 ), .F0(\sine_gen.n198234 ), .F1(\sine_gen.n206919 ));
  sine_gen_SLICE_688 \sine_gen.SLICE_688 ( .C1(\sine_gen.n198064 ), 
    .B1(\sine_gen.n46_adj_76 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n198064 ), .F1(\sine_gen.n198950 ));
  sine_gen_SLICE_689 \sine_gen.SLICE_689 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n202577 ), .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n29 ), 
    .D0(\sine_gen.n197007 ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.n204338 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n204241 ), .F1(\sine_gen.n207187 ));
  sine_gen_SLICE_692 \sine_gen.SLICE_692 ( .D1(\sine_gen.n197583 ), 
    .C1(\sine_gen.n200439 ), .A1(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n200404 ), .B0(\sine_gen.n197277 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n200439 ), 
    .F1(\sine_gen.n206900 ));
  sine_gen_SLICE_693 \sine_gen.SLICE_693 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n206657 ), .A1(\sine_gen.n206658 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n206657 ), .F1(\sine_gen.n206659 ));
  sine_gen_SLICE_696 \sine_gen.SLICE_696 ( .C0(\sine_gen.n206919 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n208911 ), 
    .F0(\sine_gen.n206920 ));
  sine_gen_SLICE_699 \sine_gen.SLICE_699 ( .D1(\sine_gen.n198844 ), 
    .C1(\sine_gen.n15_adj_81 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_81 ), .F1(\sine_gen.n198852 ));
  sine_gen_SLICE_701 \sine_gen.SLICE_701 ( .C1(\sine_gen.n200202 ), 
    .B1(\sine_gen.n208611 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n202145 ), .C0(\sine_gen.n200041 ), .B0(\sine_gen.n199120 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n200202 ), 
    .F1(\sine_gen.n207050 ));
  sine_gen_SLICE_705 \sine_gen.SLICE_705 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n198851 ), .A1(\sine_gen.n198854 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n198851 ), .F1(\sine_gen.n10 ));
  sine_gen_SLICE_707 \sine_gen.SLICE_707 ( .D1(\sine_gen.n206655 ), 
    .C1(\sine_gen.n206654 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n206654 ), .F1(\sine_gen.n206656 ));
  sine_gen_SLICE_709 \sine_gen.SLICE_709 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n30_adj_82 ), 
    .F1(\sine_gen.n199098 ));
  sine_gen_SLICE_710 \sine_gen.SLICE_710 ( .D1(\sine_gen.n199080 ), 
    .C1(\sine_gen.n198847 ), .B1(\sine_gen.address1[5] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n198844 ), 
    .A0(\sine_gen.n30_adj_82 ), .F0(\sine_gen.n198847 ), 
    .F1(\sine_gen.n200715 ));
  sine_gen_SLICE_712 \sine_gen.SLICE_712 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[5] ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n45 ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n206478 ), .F1(\sine_gen.n203056 ));
  sine_gen_SLICE_713 \sine_gen.SLICE_713 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n198009 ), .A1(\sine_gen.n198054 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n198003 ), 
    .A0(\sine_gen.n196865 ), .F0(\sine_gen.n198009 ), .F1(\sine_gen.n206799 ));
  sine_gen_SLICE_715 \sine_gen.SLICE_715 ( .C1(\sine_gen.n206800 ), 
    .B1(\sine_gen.n209091 ), .A1(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n206799 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n208773 ), .F0(\sine_gen.n206800 ), .F1(\sine_gen.n207018 ));
  sine_gen_SLICE_718 \sine_gen.SLICE_718 ( .C1(\sine_gen.n203158 ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.n14 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n203158 ), .F1(\sine_gen.n203124 ));
  sine_gen_SLICE_719 \sine_gen.SLICE_719 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198822 ), .A1(\sine_gen.n198844 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n198844 ), .F1(\sine_gen.n199545 ));
  sine_gen_SLICE_722 \sine_gen.SLICE_722 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n200506 ), .A1(\sine_gen.n198075 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n197938 ), 
    .A0(\sine_gen.n197968 ), .F0(\sine_gen.n200506 ), .F1(\sine_gen.n206912 ));
  sine_gen_SLICE_723 \sine_gen.SLICE_723 ( .C1(\sine_gen.n206651 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n206652 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n206651 ), .F1(\sine_gen.n206653 ));
  sine_gen_SLICE_725 \sine_gen.SLICE_725 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198851 ), .A1(\sine_gen.n199072 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199072 ), .F1(\sine_gen.n200645 ));
  sine_gen_SLICE_727 \sine_gen.SLICE_727 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_84 ), .A1(\sine_gen.n196865 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n15_adj_84 ), .F1(\sine_gen.n198022 ));
  sine_gen_SLICE_731 \sine_gen.SLICE_731 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198018 ), .B1(\sine_gen.n196865 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .F0(\sine_gen.n198018 ), 
    .F1(\sine_gen.n198205 ));
  sine_gen_SLICE_733 \sine_gen.SLICE_733 ( .C1(\sine_gen.n200537 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n198450 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n198022 ), 
    .A0(\sine_gen.n198021 ), .F0(\sine_gen.n200537 ), .F1(\sine_gen.n198616 ));
  sine_gen_SLICE_737 \sine_gen.SLICE_737 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199181 ), .B1(\sine_gen.n199195 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n199181 ), .F1(\sine_gen.n206859 ));
  sine_gen_SLICE_739 \sine_gen.SLICE_739 ( .D1(\sine_gen.n198884 ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.n30_adj_101 ), 
    .D0(\sine_gen.n199126 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n199331 ), .F0(\sine_gen.n199754 ), .F1(\sine_gen.n199041 ));
  sine_gen_SLICE_741 \sine_gen.SLICE_741 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199118 ), .A1(\sine_gen.n199104 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199118 ), .F1(\sine_gen.n199752 ));
  sine_gen_SLICE_742 \sine_gen.SLICE_742 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199104 ), .A1(\sine_gen.n199126 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199104 ), .F1(\sine_gen.n200695 ));
  sine_gen_SLICE_746 \sine_gen.SLICE_746 ( .C1(\sine_gen.n200602 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199162 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n200602 ), .F1(\sine_gen.n200681 ));
  sine_gen_SLICE_747 \sine_gen.SLICE_747 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_86 ), .A1(\sine_gen.n30 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15_adj_86 ), .F1(\sine_gen.n198842 ));
  sine_gen_SLICE_749 \sine_gen.SLICE_749 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n202187 ), .B1(\sine_gen.n204083 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n202187 ), 
    .F1(\sine_gen.n207140 ));
  sine_gen_SLICE_751 \sine_gen.SLICE_751 ( .C1(\sine_gen.n199173 ), 
    .B1(\sine_gen.n199299 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199173 ), .F1(\sine_gen.n199716 ));
  sine_gen_SLICE_753 \sine_gen.SLICE_753 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199337 ), .A1(\sine_gen.n199105 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n199337 ), .F1(\sine_gen.n199760 ));
  sine_gen_SLICE_755 \sine_gen.SLICE_755 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n206648 ), .B1(\sine_gen.n206649 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n206648 ), .F1(\sine_gen.n198853 ));
  sine_gen_SLICE_758 \sine_gen.SLICE_758 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199184 ), .F1(\sine_gen.n6 ));
  sine_gen_SLICE_759 \sine_gen.SLICE_759 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199210 ), .B1(\sine_gen.n199213 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n199210 ), .F1(\sine_gen.n199696 ));
  sine_gen_SLICE_761 \sine_gen.SLICE_761 ( .D1(\sine_gen.n199209 ), 
    .C1(\sine_gen.n199213 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199213 ), .F1(\sine_gen.n200676 ));
  sine_gen_SLICE_762 \sine_gen.SLICE_762 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n199209 ), 
    .F1(\sine_gen.n198837 ));
  sine_gen_SLICE_765 \sine_gen.SLICE_765 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .C0(\sine_gen.n199212 ), 
    .B0(\sine_gen.n199222 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n199695 ), .F1(\sine_gen.n199212 ));
  sine_gen_SLICE_769 \sine_gen.SLICE_769 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n203156 ), .F1(\sine_gen.n207218 ));
  sine_gen_SLICE_770 \sine_gen.SLICE_770 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n14_adj_129 ), .B1(\sine_gen.n203156 ), 
    .D0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n14_adj_129 ), 
    .F1(\sine_gen.n203126 ));
  sine_gen_SLICE_771 \sine_gen.SLICE_771 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n199120 ), 
    .F1(\sine_gen.n199326 ));
  sine_gen_SLICE_774 \sine_gen.SLICE_774 ( .D1(\sine_gen.n199326 ), 
    .C1(\sine_gen.n199096 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n199096 ), 
    .F1(\sine_gen.n200041 ));
  sine_gen_SLICE_776 \sine_gen.SLICE_776 ( .D1(\sine_gen.n7_adj_46 ), 
    .C1(\sine_gen.n198890 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n198890 ), .F1(\sine_gen.n199522 ));
  sine_gen_SLICE_777 \sine_gen.SLICE_777 ( .C1(\sine_gen.n199318 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199140 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199318 ), .F1(\sine_gen.n199731 ));
  sine_gen_SLICE_779 \sine_gen.SLICE_779 ( .D1(\sine_gen.n15_adj_88 ), 
    .C1(\sine_gen.n199032 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199032 ), .F1(\sine_gen.n199247 ));
  sine_gen_SLICE_780 \sine_gen.SLICE_780 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n15_adj_88 ), 
    .F1(\sine_gen.n199214 ));
  sine_gen_SLICE_781 \sine_gen.SLICE_781 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n203147 ), 
    .F1(\sine_gen.n207173 ));
  sine_gen_SLICE_782 \sine_gen.SLICE_782 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n7_adj_127 ), .B1(\sine_gen.n203147 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n7_adj_127 ), 
    .F1(\sine_gen.n200694 ));
  sine_gen_SLICE_783 \sine_gen.SLICE_783 ( .C1(\sine_gen.n199034 ), 
    .B1(\sine_gen.n197963 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n199034 ), .F1(\sine_gen.n199675 ));
  sine_gen_SLICE_785 \sine_gen.SLICE_785 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n46_adj_89 ), .A1(\sine_gen.n61_adj_90 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n46_adj_89 ), .F1(\sine_gen.n62_adj_91 ));
  sine_gen_SLICE_787 \sine_gen.SLICE_787 ( .D1(\sine_gen.n15_adj_57 ), 
    .C1(\sine_gen.n30_adj_92 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n30_adj_92 ), .F1(\sine_gen.n31_adj_93 ));
  sine_gen_SLICE_789 \sine_gen.SLICE_789 ( .D1(\sine_gen.n15_adj_47 ), 
    .C1(\sine_gen.n15_adj_95 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_95 ), .F1(\sine_gen.n199089 ));
  sine_gen_SLICE_790 \sine_gen.SLICE_790 ( .D1(\sine_gen.n199089 ), 
    .C1(\sine_gen.n199684 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n198809 ), 
    .B0(\sine_gen.n198822 ), .F0(\sine_gen.n199684 ), .F1(\sine_gen.n200004 ));
  sine_gen_SLICE_791 \sine_gen.SLICE_791 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199203 ), .A1(\sine_gen.n199290 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n199290 ), .F1(\sine_gen.n206862 ));
  sine_gen_SLICE_792 \sine_gen.SLICE_792 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199203 ), .A1(\sine_gen.n199290 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n199203 ), .F1(\sine_gen.n207032 ));
  sine_gen_SLICE_794 \sine_gen.SLICE_794 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199135 ), .B1(\sine_gen.n199156 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199135 ), .F1(\sine_gen.n206976 ));
  sine_gen_SLICE_795 \sine_gen.SLICE_795 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199392 ), .B1(\sine_gen.n199146 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n199392 ), .F1(\sine_gen.n199733 ));
  sine_gen_SLICE_797 \sine_gen.SLICE_797 ( .C1(\sine_gen.n199228 ), 
    .B1(\sine_gen.n198806 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199228 ), .F1(\sine_gen.n199685 ));
  sine_gen_SLICE_799 \sine_gen.SLICE_799 ( .D1(\sine_gen.n199075 ), 
    .C1(\sine_gen.n198827 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n198827 ), .F1(\sine_gen.n199544 ));
  sine_gen_SLICE_801 \sine_gen.SLICE_801 ( .D1(\sine_gen.n199214 ), 
    .C1(\sine_gen.n199225 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n199225 ), 
    .F1(\sine_gen.n200009 ));
  sine_gen_SLICE_802 \sine_gen.SLICE_802 ( .D1(\sine_gen.n206644 ), 
    .C1(\sine_gen.n200673 ), .B1(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n198806 ), .B0(\sine_gen.n199225 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n200673 ), 
    .F1(\sine_gen.n207117 ));
  sine_gen_SLICE_803 \sine_gen.SLICE_803 ( .C1(\sine_gen.n206642 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n206643 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n206642 ), .F1(\sine_gen.n206644 ));
  sine_gen_SLICE_805 \sine_gen.SLICE_805 ( .D1(\sine_gen.n199144 ), 
    .C1(\sine_gen.n199140 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199140 ), .F1(\sine_gen.n199732 ));
  sine_gen_SLICE_809 \sine_gen.SLICE_809 ( .D1(\sine_gen.n30_adj_96 ), 
    .C1(\sine_gen.address1[4] ), .A1(\sine_gen.n15_adj_95 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n30_adj_96 ), .F1(\sine_gen.n199080 ));
  sine_gen_SLICE_817 \sine_gen.SLICE_817 ( .C1(\sine_gen.n204260 ), 
    .B1(\sine_gen.address1[9] ), .A1(\sine_gen.n197162 ), 
    .D0(\sine_gen.address1[8] ), .C0(\sine_gen.n204251 ), .A0(\sine_gen.n255 ), 
    .F0(\sine_gen.n204260 ), .F1(\sine_gen.n207086 ));
  sine_gen_SLICE_820 \sine_gen.SLICE_820 ( .D1(\sine_gen.n202217 ), 
    .C1(\sine_gen.n202267 ), .B1(\sine_gen.n204168 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n202267 ), 
    .F1(\sine_gen.n204249 ));
  sine_gen_SLICE_822 \sine_gen.SLICE_822 ( .D1(\sine_gen.n197763 ), 
    .C1(\sine_gen.n204360 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.n197836 ), 
    .F0(\sine_gen.n204360 ), .F1(\sine_gen.n206772 ));
  sine_gen_SLICE_823 \sine_gen.SLICE_823 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n198198 ), 
    .F1(\sine_gen.n198139 ));
  sine_gen_SLICE_824 \sine_gen.SLICE_824 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n198037 ), .B1(\sine_gen.n198198 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.n204083 ), 
    .A0(\sine_gen.n46_adj_63 ), .F0(\sine_gen.n198037 ), 
    .F1(\sine_gen.n209166 ));
  sine_gen_SLICE_826 \sine_gen.SLICE_826 ( .D1(\sine_gen.n15_adj_71 ), 
    .C1(\sine_gen.n15_adj_100 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15_adj_100 ), .F1(\sine_gen.n197930 ));
  sine_gen_SLICE_830 \sine_gen.SLICE_830 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n30_adj_98 ), 
    .F1(\sine_gen.n199208 ));
  sine_gen_SLICE_831 \sine_gen.SLICE_831 ( .C1(\sine_gen.n203112 ), 
    .B1(\sine_gen.n198001 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n207218 ), .C0(\sine_gen.n3 ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n203112 ), 
    .F1(\sine_gen.n199851 ));
  sine_gen_SLICE_834 \sine_gen.SLICE_834 ( .C1(\sine_gen.n199385 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199208 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199385 ), .F1(\sine_gen.n206865 ));
  sine_gen_SLICE_837 \sine_gen.SLICE_837 ( .D1(\sine_gen.n199207 ), 
    .C1(\sine_gen.address1[4] ), .A1(\sine_gen.n199209 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n199207 ), .F1(\sine_gen.n207030 ));
  sine_gen_SLICE_839 \sine_gen.SLICE_839 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197929 ), .A1(\sine_gen.n197926 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n197836 ), 
    .B0(\sine_gen.n196865 ), .F0(\sine_gen.n197929 ), .F1(\sine_gen.n206760 ));
  sine_gen_SLICE_841 \sine_gen.SLICE_841 ( .C1(\sine_gen.n197773 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n197930 ), .D0(\sine_gen.n45 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n15_adj_44 ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n197773 ), 
    .F1(\sine_gen.n206759 ));
  sine_gen_SLICE_845 \sine_gen.SLICE_845 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197959 ), .A1(\sine_gen.n31_adj_74 ), 
    .D0(\sine_gen.n46_adj_76 ), .C0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n197970 ), .F0(\sine_gen.n197959 ), .F1(\sine_gen.n206916 ));
  sine_gen_SLICE_848 \sine_gen.SLICE_848 ( .D1(\sine_gen.n202145 ), 
    .C1(\sine_gen.n207138 ), .B1(\sine_gen.n204412 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n204284 ), 
    .B0(\sine_gen.address1[6] ), .F0(\sine_gen.n207138 ), 
    .F1(\sine_gen.n197102 ));
  sine_gen_SLICE_849 \sine_gen.SLICE_849 ( .C1(\sine_gen.n197786 ), 
    .B1(\sine_gen.n197772 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n46_adj_121 ), .C0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n204284 ), .F0(\sine_gen.n197786 ), .F1(\sine_gen.n198352 ));
  sine_gen_SLICE_851 \sine_gen.SLICE_851 ( .D1(\sine_gen.n202577 ), 
    .C1(\sine_gen.n197382 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n14_adj_120 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n197382 ), 
    .F1(\sine_gen.n197465 ));
  sine_gen_SLICE_853 \sine_gen.SLICE_853 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197954 ), .A1(\sine_gen.n197963 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n197954 ), .F1(\sine_gen.n200505 ));
  sine_gen_SLICE_855 \sine_gen.SLICE_855 ( .D1(\sine_gen.n199201 ), 
    .C1(\sine_gen.n199202 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199202 ), .F1(\sine_gen.n207033 ));
  sine_gen_SLICE_858 \sine_gen.SLICE_858 ( .D1(\sine_gen.n198064 ), 
    .C1(\sine_gen.n197976 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n197976 ), .F1(\sine_gen.n198226 ));
  sine_gen_SLICE_861 \sine_gen.SLICE_861 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199199 ), .B1(\sine_gen.n199386 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199199 ), .F1(\sine_gen.n206864 ));
  sine_gen_SLICE_863 \sine_gen.SLICE_863 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198909 ), .A1(\sine_gen.n198890 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n198909 ), .F1(\sine_gen.n200637 ));
  sine_gen_SLICE_865 \sine_gen.SLICE_865 ( .C1(\sine_gen.n199147 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199391 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199147 ), .F1(\sine_gen.n199728 ));
  sine_gen_SLICE_866 \sine_gen.SLICE_866 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n199391 ), 
    .F1(\sine_gen.n199160 ));
  sine_gen_SLICE_867 \sine_gen.SLICE_867 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n206577 ), .B1(\sine_gen.n208701 ), .C0(\sine_gen.n206656 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n199728 ), 
    .F0(\sine_gen.n206577 ), .F1(\sine_gen.n206578 ));
  sine_gen_SLICE_869 \sine_gen.SLICE_869 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199182 ), .A1(\sine_gen.n199290 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n199182 ), .F1(\sine_gen.n206861 ));
  sine_gen_SLICE_871 \sine_gen.SLICE_871 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n199717 ), .B1(\sine_gen.n200681 ), .C0(\sine_gen.n199173 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n199160 ), 
    .F0(\sine_gen.n199717 ), .F1(\sine_gen.n207081 ));
  sine_gen_SLICE_874 \sine_gen.SLICE_874 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n207081 ), .A0(\sine_gen.n209121 ), .F0(\sine_gen.n207082 ));
  sine_gen_SLICE_877 \sine_gen.SLICE_877 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n199998 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.n206480 ), 
    .C0(\sine_gen.n198892 ), .B0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n199998 ), .F1(\sine_gen.n200178 ));
  sine_gen_SLICE_878 \sine_gen.SLICE_878 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n15_adj_44 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.n7 ), .F0(\sine_gen.n206480 ), .F1(\sine_gen.n204382 ));
  sine_gen_SLICE_881 \sine_gen.SLICE_881 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n204304 ), .A1(\sine_gen.n197963 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n204304 ), .F1(\sine_gen.n198232 ));
  sine_gen_SLICE_884 \sine_gen.SLICE_884 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n199156 ), 
    .F1(\sine_gen.n30_adj_110 ));
  sine_gen_SLICE_885 \sine_gen.SLICE_885 ( .C1(\sine_gen.n199145 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199135 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199145 ), .F1(\sine_gen.n206975 ));
  sine_gen_SLICE_889 \sine_gen.SLICE_889 ( .C1(\sine_gen.n198809 ), 
    .B1(\sine_gen.n198854 ), .A1(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n30_adj_103 ), .B0(\sine_gen.n61 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n197971 ), 
    .F1(\sine_gen.n199683 ));
  sine_gen_SLICE_892 \sine_gen.SLICE_892 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_104 ), .A1(\sine_gen.n15_adj_62 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n30_adj_104 ), .F1(\sine_gen.n199495 ));
  sine_gen_SLICE_893 \sine_gen.SLICE_893 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_105 ), .B1(\sine_gen.n197993 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n15_adj_105 ), .F1(\sine_gen.n197979 ));
  sine_gen_SLICE_896 \sine_gen.SLICE_896 ( .D1(\sine_gen.n197966 ), 
    .C1(\sine_gen.n198230 ), .B1(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n197970 ), .B0(\sine_gen.n197963 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n198230 ), 
    .F1(\sine_gen.n198474 ));
  sine_gen_SLICE_897 \sine_gen.SLICE_897 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n198474 ), .A0(\sine_gen.n209043 ), .F0(\sine_gen.n198631 ));
  sine_gen_SLICE_901 \sine_gen.SLICE_901 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n207220 ), 
    .F1(\sine_gen.n199302 ));
  sine_gen_SLICE_902 \sine_gen.SLICE_902 ( .D1(\sine_gen.n207220 ), 
    .C1(\sine_gen.n292 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n292 ), .F1(\sine_gen.n203104 ));
  sine_gen_SLICE_903 \sine_gen.SLICE_903 ( .D1(\sine_gen.n197443 ), 
    .C1(\sine_gen.n200402 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n202577 ), .C0(\sine_gen.n29 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n204178 ), .F0(\sine_gen.n200402 ), .F1(\sine_gen.n197581 ));
  sine_gen_SLICE_905 \sine_gen.SLICE_905 ( .D1(\sine_gen.n197302 ), 
    .C1(\sine_gen.n62_adj_106 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n62_adj_106 ), .F1(\sine_gen.n200404 ));
  sine_gen_SLICE_907 \sine_gen.SLICE_907 ( .C1(\sine_gen.n199105 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199097 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199105 ), .F1(\sine_gen.n199110 ));
  sine_gen_SLICE_909 \sine_gen.SLICE_909 ( .C1(\sine_gen.n30_adj_107 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199126 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n30_adj_107 ), .F1(\sine_gen.n199103 ));
  sine_gen_SLICE_913 \sine_gen.SLICE_913 ( .C1(\sine_gen.n62_adj_109 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n31_adj_74 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n61_adj_108 ), 
    .A0(\sine_gen.n46_adj_76 ), .F0(\sine_gen.n62_adj_109 ), 
    .F1(\sine_gen.n206921 ));
  sine_gen_SLICE_914 \sine_gen.SLICE_914 ( .D1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .F0(\sine_gen.n61_adj_108 ), 
    .F1(\sine_gen.n204130 ));
  sine_gen_SLICE_916 \sine_gen.SLICE_916 ( .C1(\sine_gen.n206833 ), 
    .B1(\sine_gen.n208617 ), .A1(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n206832 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n208779 ), .F0(\sine_gen.n206833 ), .F1(\sine_gen.n206783 ));
  sine_gen_SLICE_917 \sine_gen.SLICE_917 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n31_adj_111 ), .A1(\sine_gen.n62_adj_51 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n30_adj_110 ), 
    .A0(\sine_gen.n197963 ), .F0(\sine_gen.n31_adj_111 ), 
    .F1(\sine_gen.n206922 ));
  sine_gen_SLICE_921 \sine_gen.SLICE_921 ( .C1(\sine_gen.n15_adj_112 ), 
    .B1(\sine_gen.n30_adj_67 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15_adj_112 ), .F1(\sine_gen.n198054 ));
  sine_gen_SLICE_926 \sine_gen.SLICE_926 ( .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n30_adj_115 ), 
    .F1(\sine_gen.n199012 ));
  sine_gen_SLICE_928 \sine_gen.SLICE_928 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197304 ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197304 ), .F1(\sine_gen.n63 ));
  sine_gen_SLICE_929 \sine_gen.SLICE_929 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197304 ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.n197304 ), .A0(\sine_gen.n62 ), 
    .F0(\sine_gen.n197443 ), .F1(\sine_gen.n197509 ));
  sine_gen_SLICE_935 \sine_gen.SLICE_935 ( .C1(\sine_gen.n207006 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n208983 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n198852 ), 
    .A0(\sine_gen.n198853 ), .F0(\sine_gen.n207006 ), .F1(\sine_gen.n207007 ));
  sine_gen_SLICE_939 \sine_gen.SLICE_939 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n197249 ), .B1(\sine_gen.n29 ), .A1(\sine_gen.n203071 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n196865 ), .F0(\sine_gen.n197249 ), .F1(\sine_gen.n197515 ));
  sine_gen_SLICE_941 \sine_gen.SLICE_941 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_103 ), .B1(\sine_gen.n197947 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n30_adj_103 ), .F1(\sine_gen.n198069 ));
  sine_gen_SLICE_943 \sine_gen.SLICE_943 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n198002 ), .B1(\sine_gen.n207341 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n198002 ), .F1(\sine_gen.n198213 ));
  sine_gen_SLICE_945 \sine_gen.SLICE_945 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199387 ), .A1(\sine_gen.n199195 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n199387 ), .F1(\sine_gen.n207036 ));
  sine_gen_SLICE_947 \sine_gen.SLICE_947 ( .C1(\sine_gen.n199388 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199184 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199388 ), .F1(\sine_gen.n207035 ));
  sine_gen_SLICE_957 \sine_gen.SLICE_957 ( .D1(\sine_gen.n199212 ), 
    .C1(\sine_gen.n199384 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n199384 ), .F1(\sine_gen.n207029 ));
  sine_gen_SLICE_959 \sine_gen.SLICE_959 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n199123 ), .A1(\sine_gen.n199122 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199123 ), .F1(\sine_gen.n199749 ));
  sine_gen_SLICE_961 \sine_gen.SLICE_961 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197380 ), .A1(\sine_gen.n204160 ), .C0(\sine_gen.n204083 ), 
    .B0(\sine_gen.n197852 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n197380 ), .F1(\sine_gen.n197457 ));
  sine_gen_SLICE_963 \sine_gen.SLICE_963 ( .C1(\sine_gen.n204245 ), 
    .B1(\sine_gen.n197457 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n204338 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n204245 ), .F1(\sine_gen.n197590 ));
  sine_gen_SLICE_967 \sine_gen.SLICE_967 ( .D1(\sine_gen.n199072 ), 
    .C1(\sine_gen.n198848 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n198848 ), .F1(\sine_gen.n205363 ));
  sine_gen_SLICE_969 \sine_gen.SLICE_969 ( .C1(\sine_gen.n198848 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n199070 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n199070 ), .F1(\sine_gen.n205364 ));
  sine_gen_SLICE_971 \sine_gen.SLICE_971 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197337 ), .A1(\sine_gen.n204168 ), 
    .D0(\sine_gen.address1[4] ), .B0(\sine_gen.n204083 ), 
    .A0(\sine_gen.n15_adj_44 ), .F0(\sine_gen.n197337 ), 
    .F1(\sine_gen.n197461 ));
  sine_gen_SLICE_975 \sine_gen.SLICE_975 ( .C1(\sine_gen.n197315 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n197313 ), 
    .D0(\sine_gen.n204083 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n204284 ), .F0(\sine_gen.n197315 ), .F1(\sine_gen.n197473 ));
  sine_gen_SLICE_977 \sine_gen.SLICE_977 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n197786 ), .A1(\sine_gen.n31_adj_123 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n31_adj_123 ), 
    .F1(\sine_gen.n197927 ));
  sine_gen_SLICE_979 \sine_gen.SLICE_979 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n198125 ), .A1(\sine_gen.n197313 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n204083 ), .A0(\sine_gen.n197809 ), .F0(\sine_gen.n198125 ), 
    .F1(\sine_gen.n198317 ));
  sine_gen_SLICE_981 \sine_gen.SLICE_981 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n199230 ), .B1(\sine_gen.n199685 ), 
    .D0(\sine_gen.n30_adj_50 ), .C0(\sine_gen.n46_adj_89 ), 
    .B0(\sine_gen.address1[4] ), .F0(\sine_gen.n199230 ), 
    .F1(\sine_gen.n200006 ));
  sine_gen_SLICE_984 \sine_gen.SLICE_984 ( .C1(\sine_gen.n204233 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n204382 ), 
    .D0(\sine_gen.n196865 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n204284 ), .F0(\sine_gen.n204233 ), .F1(\sine_gen.n204264 ));
  sine_gen_SLICE_985 \sine_gen.SLICE_985 ( .C1(\sine_gen.n204150 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n197040 ), 
    .D0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n204150 ), 
    .F1(\sine_gen.n198309 ));
  sine_gen_SLICE_989 \sine_gen.SLICE_989 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n198123 ), .A1(\sine_gen.n204150 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n204083 ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.n197852 ), 
    .F0(\sine_gen.n198123 ), .F1(\sine_gen.n206699 ));
  sine_gen_SLICE_992 \sine_gen.SLICE_992 ( .D1(\sine_gen.n3 ), 
    .C1(\sine_gen.n207167 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n207167 ), .F1(\sine_gen.n199520 ));
  sine_gen_SLICE_996 \sine_gen.SLICE_996 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n199016 ), 
    .F1(\sine_gen.n30_adj_125 ));
  sine_gen_SLICE_999 \sine_gen.SLICE_999 ( .D1(\sine_gen.n46_adj_63 ), 
    .C1(\sine_gen.n197932 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n197932 ), 
    .F1(\sine_gen.n198141 ));
  sine_gen_SLICE_1001 \sine_gen.SLICE_1001 ( .C1(\sine_gen.address1[6] ), 
    .B1(\sine_gen.n198355 ), .A1(\sine_gen.n204264 ), .C0(\sine_gen.n198141 ), 
    .B0(\sine_gen.n197767 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n198355 ), .F1(\sine_gen.n198559 ));
  sine_gen_SLICE_1004 \sine_gen.SLICE_1004 ( .D1(\sine_gen.n197772 ), 
    .C1(\sine_gen.n197926 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n197809 ), 
    .A0(\sine_gen.n30_adj_125 ), .F0(\sine_gen.n197926 ), 
    .F1(\sine_gen.n198351 ));
  sine_gen_SLICE_1005 \sine_gen.SLICE_1005 ( .D1(\sine_gen.n200620 ), 
    .C1(\sine_gen.n204372 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n204284 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n46_adj_63 ), .F0(\sine_gen.n204372 ), 
    .F1(\sine_gen.n206925 ));
  sine_gen_SLICE_1010 \sine_gen.SLICE_1010 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n198351 ), .A0(\sine_gen.n197927 ), .F0(\sine_gen.n198556 ));
  sine_gen_SLICE_1011 \sine_gen.SLICE_1011 ( .D1(\sine_gen.n200468 ), 
    .C1(\sine_gen.n198128 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n196865 ), .B0(\sine_gen.n197836 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n198128 ), 
    .F1(\sine_gen.n198324 ));
  sine_gen_SLICE_1013 \sine_gen.SLICE_1013 ( .C0(\sine_gen.n204400 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n198324 ), 
    .F0(\sine_gen.n198540 ));
  sine_gen_SLICE_1015 \sine_gen.SLICE_1015 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n200715 ), .B0(\sine_gen.n200004 ), .F0(\sine_gen.n200181 ));
  sine_gen_SLICE_1017 \sine_gen.SLICE_1017 ( .C0(\sine_gen.n207066 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.n209085 ), 
    .F0(\sine_gen.n207067 ));
  sine_gen_SLICE_1018 \sine_gen.SLICE_1018 ( .D1(\sine_gen.n208629 ), 
    .C1(\sine_gen.n206562 ), .B1(\sine_gen.address1[10] ), 
    .A1(\sine_gen.address1[11] ), .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n209349 ), .B0(\sine_gen.n207067 ), .F0(\sine_gen.n206562 ), 
    .F1(\sine_gen.n209112 ));
  sine_gen_SLICE_1019 \sine_gen.SLICE_1019 ( .C1(\sine_gen.n197381 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n62 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.n204083 ), .A0(\sine_gen.n202563 ), .F0(\sine_gen.n197381 ), 
    .F1(\sine_gen.n206691 ));
  sine_gen_SLICE_1021 \sine_gen.SLICE_1021 ( .C1(\sine_gen.n62_adj_130 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n204286 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.n204284 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n204083 ), 
    .F0(\sine_gen.n62_adj_130 ), .F1(\sine_gen.n197374 ));
  sine_gen_SLICE_1023 \sine_gen.SLICE_1023 ( .C1(\sine_gen.n200184 ), 
    .B1(\sine_gen.n209241 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n208653 ), .C0(\sine_gen.n200009 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n200184 ), 
    .F1(\sine_gen.n207063 ));
  sine_gen_SLICE_1025 \sine_gen.SLICE_1025 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n197373 ), .B0(\sine_gen.n197374 ), .F0(\sine_gen.n197597 ));
  comp1_SLICE_1029 \comp1.SLICE_1029 ( .D1(\sine_wave1[10] ), .C1(\comp1.n20 ), 
    .B1(\tri_wave[10] ), .A1(Vc_c), .D0(\sine_wave1[9] ), .C0(\comp1.n18 ), 
    .A0(\tri_wave[9] ), .F0(\comp1.n20 ), .F1(Va_c_N_39));
  comp1_SLICE_1031 \comp1.SLICE_1031 ( .D1(\tri_wave[2] ), .C1(\comp1.n4 ), 
    .A1(\sine_wave1[2] ), .D0(\sine_wave1[1] ), .C0(\sine_wave1[0] ), 
    .A0(\tri_wave[1] ), .F0(\comp1.n4 ), .F1(\comp1.n6 ));
  comp1_SLICE_1033 \comp1.SLICE_1033 ( .D1(\sine_wave1[4] ), .C1(\comp1.n8 ), 
    .B1(\tri_wave[4] ), .D0(\sine_wave1[3] ), .C0(\comp1.n6 ), 
    .B0(\tri_wave[3] ), .F0(\comp1.n8 ), .F1(\comp1.n10 ));
  comp1_SLICE_1035 \comp1.SLICE_1035 ( .D1(\tri_wave[6] ), .C1(\comp1.n12 ), 
    .A1(\sine_wave1[6] ), .C0(\comp1.n10 ), .B0(\tri_wave[5] ), 
    .A0(\sine_wave1[5] ), .F0(\comp1.n12 ), .F1(\comp1.n14 ));
  comp1_SLICE_1037 \comp1.SLICE_1037 ( .C1(\comp1.n16 ), .B1(\tri_wave[8] ), 
    .A1(\sine_wave1[8] ), .D0(\sine_wave1[7] ), .C0(\comp1.n14 ), 
    .B0(\tri_wave[7] ), .F0(\comp1.n16 ), .F1(\comp1.n18 ));
  sine_gen_SLICE_1040 \sine_gen.SLICE_1040 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n205443 ), 
    .F1(\sine_gen.n198894 ));
  sine_gen_SLICE_1044 \sine_gen.SLICE_1044 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n200600 ), 
    .F1(\sine_gen.n199351 ));
  sine_gen_SLICE_1047 \sine_gen.SLICE_1047 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n206466 ), 
    .F1(\sine_gen.n203161 ));
  sine_gen_SLICE_1049 \sine_gen.SLICE_1049 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n199350 ), 
    .F1(\sine_gen.n198922 ));
  sine_gen_SLICE_1051 \sine_gen.SLICE_1051 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n199166 ), 
    .F1(\sine_gen.n198926 ));
  sine_gen_SLICE_1053 \sine_gen.SLICE_1053 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n199179 ), 
    .F1(\sine_gen.n205362 ));
  sine_gen_SLICE_1057 \sine_gen.SLICE_1057 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n206645 ), 
    .F1(\sine_gen.n199386 ));
  sine_gen_SLICE_1061 \sine_gen.SLICE_1061 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n199229 ), 
    .F1(\sine_gen.n199011 ));
  sine_gen_SLICE_1063 \sine_gen.SLICE_1063 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n198824 ), 
    .F1(\sine_gen.n199222 ));
  sine_gen_SLICE_1067 \sine_gen.SLICE_1067 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n61_adj_90 ), 
    .F1(\sine_gen.n61_adj_99 ));
  sine_gen_SLICE_1074 \sine_gen.SLICE_1074 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n197827 ), 
    .F1(\sine_gen.n197915 ));
  sine_gen_SLICE_1078 \sine_gen.SLICE_1078 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n197939 ), 
    .F1(\sine_gen.n199201 ));
  sine_gen_SLICE_1085 \sine_gen.SLICE_1085 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n199155 ), 
    .F1(\sine_gen.n206658 ));
  sine_gen_SLICE_1087 \sine_gen.SLICE_1087 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n199154 ), 
    .F1(\sine_gen.n206655 ));
  sine_gen_SLICE_1092 \sine_gen.SLICE_1092 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n206652 ), 
    .F1(\sine_gen.n199146 ));
  sine_gen_SLICE_1094 \sine_gen.SLICE_1094 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n30_adj_118 ), 
    .F1(\sine_gen.n206649 ));
  sine_gen_SLICE_1097 \sine_gen.SLICE_1097 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n206643 ), 
    .F1(\sine_gen.n199130 ));
  sine_gen_SLICE_1099 \sine_gen.SLICE_1099 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n198028 ), 
    .F1(\sine_gen.n206646 ));
  sine_gen_SLICE_1106 \sine_gen.SLICE_1106 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n197794 ), 
    .F1(\sine_gen.n197802 ));
  sine_gen_SLICE_1125 \sine_gen.SLICE_1125 ( .D1(\sine_gen.address1[5] ), 
    .B1(\sine_gen.n15_adj_44 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n204083 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n207153 ), 
    .F1(\sine_gen.n207149 ));
  sine_gen_SLICE_1126 \sine_gen.SLICE_1126 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.n204083 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n197836 ), .D0(\sine_gen.n204083 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n197286 ), 
    .F1(\sine_gen.n198138 ));
  sine_gen_SLICE_1127 \sine_gen.SLICE_1127 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n204216 ), .F1(\sine_gen.n197302 ));
  sine_gen_SLICE_1131 \sine_gen.SLICE_1131 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n204253 ), 
    .F1(\sine_gen.n196948 ));
  sine_gen_SLICE_1132 \sine_gen.SLICE_1132 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n62_adj_119 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n204200 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n196964 ), 
    .F1(\sine_gen.n207141 ));
  sine_gen_SLICE_1135 \sine_gen.SLICE_1135 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n197338 ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n200516 ), 
    .F1(\sine_gen.n206688 ));
  sine_gen_SLICE_1139 \sine_gen.SLICE_1139 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n199153 ), 
    .F1(\sine_gen.n199301 ));
  sine_gen_SLICE_1141 \sine_gen.SLICE_1141 ( .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n199195 ), 
    .F1(\sine_gen.n30_adj_128 ));
  sine_gen_SLICE_1149 \sine_gen.SLICE_1149 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n209553 ), .B1(\sine_gen.n209055 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n202187 ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n207143 ), 
    .F1(\sine_gen.n206957 ));
  comp1_SLICE_1155 \comp1.SLICE_1155 ( .DI1(\sine_gen.n205424 ), 
    .D1(\sine_gen.address1[9] ), .C1(\sine_gen.n196808 ), 
    .B1(\sine_gen.address1[10] ), .D0(Vc_c), .C0(\tri_wave[10] ), 
    .B0(\comp1.n20 ), .A0(\sine_wave1[10] ), .LSR(\sine_gen.address1[11] ), 
    .CLK(\sine_gen.slow_clk ), .Q1(\sine_wave1[10] ), .F0(Va_c), 
    .F1(\sine_gen.n205424 ));
  sine_gen_SLICE_1158 \sine_gen.SLICE_1158 ( .D0(\sine_gen.address1[11] ), 
    .C0(\sine_gen.n206568 ), .B0(\sine_gen.n208665 ), 
    .A0(\sine_gen.address1[10] ), .F0(\sine_gen.n208668 ));
  sine_gen_SLICE_1162 \sine_gen.SLICE_1162 ( .D0(\sine_gen.n208755 ), 
    .C0(\sine_gen.n206763 ), .B0(\sine_gen.address1[11] ), 
    .A0(\sine_gen.address1[10] ), .F0(\sine_gen.n208902 ));
  sine_gen_SLICE_1164 \sine_gen.SLICE_1164 ( .D0(\sine_gen.address1[10] ), 
    .C0(\sine_gen.n206565 ), .B0(\sine_gen.address1[11] ), 
    .A0(\sine_gen.n208647 ), .F0(\sine_gen.n209064 ));
  SLICE_1165 SLICE_1165( .F0(VCC_net));
  tw_gen_SLICE_1166 \tw_gen.SLICE_1166 ( .C1(Vc_c), .D0(\tri_wave[4] ), 
    .C0(\tri_wave[7] ), .B0(Vc_c), .F0(\tw_gen.n17 ), .F1(Vc_c_N_40));
  sine_gen_SLICE_1171 \sine_gen.SLICE_1171 ( .D1(\sine_gen.n199556 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n198814 ), 
    .D0(\sine_gen.n197338 ), .C0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n197224 ), .F1(\sine_gen.n207105 ));
  sine_gen_SLICE_1172 \sine_gen.SLICE_1172 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n209277 ), .A0(\sine_gen.n209265 ), .F0(\sine_gen.n206835 ));
  sine_gen_SLICE_1186 \sine_gen.SLICE_1186 ( .D0(\sine_gen.n200427 ), 
    .C0(\sine_gen.n197533 ), .B0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n206934 ));
  sine_gen_SLICE_1188 \sine_gen.SLICE_1188 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197956 ), .B1(\sine_gen.n61_adj_61 ), 
    .C0(\sine_gen.n61_adj_61 ), .B0(\sine_gen.n197938 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n199499 ), 
    .F1(\sine_gen.n199496 ));
  sine_gen_SLICE_1189 \sine_gen.SLICE_1189 ( .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.n198210 ), .A0(\sine_gen.n198012 ), .F0(\sine_gen.n206796 ));
  sine_gen_SLICE_1194 \sine_gen.SLICE_1194 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n199543 ), .A0(\sine_gen.n198843 ), .F0(\sine_gen.n207078 ));
  sine_gen_SLICE_1196 \sine_gen.SLICE_1196 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n198205 ), .A0(\sine_gen.n198021 ), .F0(\sine_gen.n198450 ));
  sine_gen_SLICE_1198 \sine_gen.SLICE_1198 ( .D0(\sine_gen.n206920 ), 
    .C0(\sine_gen.n203110 ), .B0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n206951 ));
  sine_gen_SLICE_1199 \sine_gen.SLICE_1199 ( .D1(\sine_gen.n46_adj_63 ), 
    .C1(\sine_gen.n30_adj_94 ), .B1(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n46_adj_63 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n197836 ), .F0(\sine_gen.n31_adj_78 ), 
    .F1(\sine_gen.n197923 ));
  sine_gen_SLICE_1204 \sine_gen.SLICE_1204 ( .D1(\sine_gen.n197976 ), 
    .C1(\sine_gen.n197993 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n30_adj_50 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n207201 ), .F1(\sine_gen.n198224 ));
  sine_gen_SLICE_1207 \sine_gen.SLICE_1207 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197809 ), .A1(\sine_gen.n15_adj_44 ), 
    .D0(\sine_gen.n196865 ), .B0(\sine_gen.n197809 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n197779 ), 
    .F1(\sine_gen.n197792 ));
  sine_gen_SLICE_1218 \sine_gen.SLICE_1218 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n206578 ), .A0(\sine_gen.n208695 ), .F0(\sine_gen.n207054 ));
  sine_gen_SLICE_1238 \sine_gen.SLICE_1238 ( .C0(\sine_gen.n199503 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n198930 ), 
    .F0(\sine_gen.n199860 ));
  sine_gen_SLICE_1239 \sine_gen.SLICE_1239 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n206653 ), .B0(\sine_gen.n199110 ), .F0(\sine_gen.n206591 ));
  sine_gen_SLICE_1241 \sine_gen.SLICE_1241 ( .D0(\sine_gen.n207007 ), 
    .C0(\sine_gen.address1[7] ), .A0(\sine_gen.n208845 ), 
    .F0(\sine_gen.n206841 ));
  sine_gen_SLICE_1256 \sine_gen.SLICE_1256 ( .C0(\sine_gen.n197590 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n209439 ), 
    .F0(\sine_gen.n206894 ));
  sine_gen_SLICE_1267 \sine_gen.SLICE_1267 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n209217 ), .B0(\sine_gen.n209199 ), .F0(\sine_gen.n207048 ));
  sine_gen_SLICE_1270 \sine_gen.SLICE_1270 ( .DI1(\sine_gen.n203054 ), 
    .D1(\sine_gen.slow_clk ), .C1(\sine_gen.n203173 ), 
    .D0(\sine_gen.clk_divider[1] ), .C0(\sine_gen.clk_divider[2] ), 
    .B0(\sine_gen.clk_divider[0] ), .A0(\sine_gen.clk_divider[3] ), 
    .CLK(clk_c), .Q1(\sine_gen.slow_clk ), .F0(\sine_gen.n203173 ), 
    .F1(\sine_gen.n203054 ));
  sine_gen_SLICE_1272 \sine_gen.SLICE_1272 ( .C0(\sine_gen.n198559 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n209205 ), 
    .F0(\sine_gen.n206685 ));
  sine_gen_SLICE_1273 \sine_gen.SLICE_1273 ( .D1(\sine_gen.n204318 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.address1[7] ), 
    .C0(\sine_gen.address1[6] ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n126 ), .F0(\sine_gen.n207142 ), .F1(\sine_gen.n204342 ));
  sine_gen_SLICE_1287 \sine_gen.SLICE_1287 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n197852 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.n202563 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n197852 ), .A0(\sine_gen.n204284 ), .F0(\sine_gen.n200468 ), 
    .F1(\sine_gen.n197816 ));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  Vcn Vcn_I( .PADDO(Vc_c_N_40), .Vcn(Vcn));
  Vc Vc_I( .PADDO(Vc_c), .Vc(Vc));
  Vbn Vbn_I( .PADDO(Vc_c_N_40), .Vbn(Vbn));
  Vb Vb_I( .PADDO(Vc_c), .Vb(Vb));
  Van Van_I( .PADDO(Va_c_N_39), .Van(Van));
  Va Va_I( .PADDO(Va_c), .Va(Va));
endmodule

module tw_gen_SLICE_0 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_17_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module tw_gen_SLICE_1 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_17_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_17_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_3 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_18_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_4 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/add_17_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module tw_gen_SLICE_5 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_18_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_6 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_18_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_7 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_18_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_17_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_9 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_18_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_17_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_11 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/add_18_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_12 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sine_gen/address1_20_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_20__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module sine_gen_SLICE_13 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \sine_gen/address1_20_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_20__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address1_20_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_20__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_20__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address1_20_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_20__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_20__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address1_20_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_20__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_20__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address1_20_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_20__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_20__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address1_20_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_20__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_20__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tw_gen_SLICE_19 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \tw_gen/mux_14_i11_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \tw_gen/i6286_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tw_gen/triag_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/direction_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_21 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \tw_gen/mux_14_i9_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \tw_gen/mux_14_i10_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tw_gen/triag_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/triag_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_23 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \tw_gen/mux_14_i7_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \tw_gen/mux_14_i8_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \tw_gen/triag_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/triag_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_25 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \tw_gen/mux_14_i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \tw_gen/mux_14_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tw_gen/triag_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/triag_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_27 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \tw_gen/mux_14_i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \tw_gen/mux_14_i4_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \tw_gen/triag_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/triag_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_29 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \tw_gen/mux_14_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \tw_gen/mux_14_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tw_gen/triag_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/triag_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_31 ( input DI1, DI0, D1, B0, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \tw_gen/i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \tw_gen/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \tw_gen/clk_divider_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/slow_clk_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x9999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_33 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \sine_gen/i8240_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \sine_gen/i8233_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/clk_divider_19__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/clk_divider_19__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_34 ( input DI1, DI0, B1, C0, B0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \sine_gen/i8224_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \sine_gen/i8226_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \sine_gen/clk_divider_19__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/clk_divider_19__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_37 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \sine_gen/i9426_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \sine_gen/i194_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out1_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_39 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \sine_gen/n208704_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40019 \sine_gen/n209064_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out1_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_41 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \sine_gen/n208902_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \sine_gen/n209160_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out1_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_43 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 \sine_gen/n208668_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40023 \sine_gen/n208878_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out1_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_45 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 \sine_gen/n209112_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \sine_gen/n208944_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out1_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_49 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \sine_gen/address1[6]_bdd_4_lut_33 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40027 \sine_gen/i739_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x7F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_50 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i7026_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \sine_gen/Mux_577_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_51 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 \sine_gen.i801_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \sine_gen/i664_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x3AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_53 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40032 \sine_gen/address1[5]_bdd_4_lut_22_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40033 \sine_gen/Mux_1049_i31_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x8BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x222E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_54 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40034 \sine_gen/n209130_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40035 \sine_gen/Mux_1311_i31_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_55 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 \sine_gen.i2982_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \sine_gen/i6258_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xD999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_57 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/address1[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \sine_gen/i3143_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_58 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 \sine_gen/n208728_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \sine_gen/n208800_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_59 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 \sine_gen/i737_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \sine_gen/i7033_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_61 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \sine_gen/Mux_584_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \sine_gen/i7132_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_62 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \sine_gen/i9565_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \sine_gen/i1399_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_63 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \sine_gen/i7413_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \sine_gen/i7024_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_64 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40048 \sine_gen/address1[5]_bdd_4_lut_40_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40049 \sine_gen/Mux_1039_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x2E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_65 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \sine_gen/address1[5]_bdd_4_lut_47_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40051 \sine_gen/Mux_1114_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x44EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_66 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/i9686_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \sine_gen/n209382_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_67 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40054 \sine_gen/i1598_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \sine_gen/i1402_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_68 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/i1394_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \sine_gen/i7105_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \sine_gen/i745_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \sine_gen/Mux_588_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x888D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_70 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/Mux_1172_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \sine_gen/i7102_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_71 ( input D0, C0, B0, A0, output F0 );

  lut40061 \sine_gen/n209328_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_72 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40062 \sine_gen/address1[4]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \sine_gen/Mux_2335_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x64CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_73 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \sine_gen/i7106_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \sine_gen/i7001_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40066 \sine_gen/i851_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \sine_gen/i713_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xF3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_75 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 \sine_gen.i1408_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \sine_gen/Mux_1067_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 \sine_gen.Mux_1050_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40070 \sine_gen/Mux_1050_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 \sine_gen/address1[5]_bdd_4_lut_44_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40072 \sine_gen/Mux_1081_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xBB0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x8BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40073 \sine_gen/Mux_1037_i31_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40074 \sine_gen/i7072_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \sine_gen/Mux_1057_i31_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \sine_gen/Mux_1035_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \sine_gen/address1[4]_bdd_4_lut_6_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40078 \sine_gen/Mux_2079_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xD552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40062 \sine_gen/address1[6]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \sine_gen/n208680_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xF30A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_85 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \sine_gen.Mux_1300_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \sine_gen/Mux_1031_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x8003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 \sine_gen.i355_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \sine_gen/i7161_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_89 ( input D0, C0, B0, A0, output F0 );

  lut40019 \sine_gen/n209094_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_90 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address1[8]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_91 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40084 \sine_gen/i665_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \sine_gen/i5699_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x80B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_92 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \sine_gen/i9787_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \sine_gen/i803_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_93 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/n209088_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40088 \sine_gen/i3713_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_94 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \sine_gen/address1[5]_bdd_4_lut_21_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40090 \sine_gen/Mux_1268_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address1[6]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \sine_gen/i3860_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 \sine_gen/n209082_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \sine_gen/n209574_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40093 \sine_gen/Mux_2158_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40094 \sine_gen/i6072_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xA6AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x0DF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_98 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \sine_gen/Mux_2159_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40096 \sine_gen/i10137_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xB8BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40097 \sine_gen/Mux_2158_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40098 \sine_gen/i7139_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xBE14") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40024 \sine_gen/n208980_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40099 \sine_gen/address1[4]_bdd_4_lut_17_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xBA1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40022 \sine_gen/n209076_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \sine_gen/i9427_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40101 \sine_gen/address1[6]_bdd_4_lut_24_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40102 \sine_gen/n208632_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_105 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \sine_gen/n209166_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40104 \sine_gen/Mux_1303_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xCC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_107 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/i2818_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \sine_gen/Mux_2089_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xA9D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \sine_gen/n208788_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40107 \sine_gen/i9946_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0F66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40108 \sine_gen/address1[4]_bdd_4_lut_16_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40109 \sine_gen/Mux_2174_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x2CEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_110 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/n208974_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40111 \sine_gen/Mux_2175_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x7A57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_111 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/i1478_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \sine_gen/Mux_1270_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x373C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40114 \sine_gen/n208686_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \sine_gen/address1[4]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_115 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 \sine_gen/address1[5]_bdd_4_lut_53_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \sine_gen/i7060_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x72AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_116 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \sine_gen/i10152_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 \sine_gen/n209436_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40119 \sine_gen/i6215_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \sine_gen.i10156_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40121 \sine_gen/i9751_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \sine_gen/i9371_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x3CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40123 \sine_gen/address1[5]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \sine_gen/i1485_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x5ACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_120 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/i9812_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \sine_gen/n209070_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40127 \sine_gen/i9425_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \sine_gen/i181_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x3276") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address1[5]_bdd_4_lut_23_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40129 \sine_gen/Mux_1073_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xF5CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_124 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \sine_gen/i9878_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \sine_gen/n209136_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40132 \sine_gen/n209124_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \sine_gen/address1[4]_bdd_4_lut_22_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xC7C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \sine_gen/n209148_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40135 \sine_gen/address1[4]_bdd_4_lut_23_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40038 \sine_gen/n209208_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \sine_gen/n208890_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF1C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_130 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 \sine_gen/address1[6]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40138 \sine_gen/i7314_1_lut_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x0303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40137 \sine_gen/address1[5]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40139 \sine_gen/i1488_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_132 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \sine_gen/n209058_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40141 \sine_gen/i1489_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address1[6]_bdd_4_lut_18_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40142 \sine_gen/i659_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x888B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \sine_gen/n208926_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40144 \sine_gen/i10148_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xC8D9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_135 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \sine_gen/i9760_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/i842_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xA8FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40147 \sine_gen/i784_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \sine_gen.i7056_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/address1[4]_bdd_4_lut_21_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40150 \sine_gen/Mux_2428_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xAE26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x01FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40151 \sine_gen/n209118_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40152 \sine_gen/i6246_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x15EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40153 \sine_gen/i1813_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \sine_gen/i1601_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xB08F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40155 \sine_gen/n209100_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 \sine_gen/address1[4]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xC2CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40157 \sine_gen/address1[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \sine_gen/i1491_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40159 \sine_gen/n209052_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40160 \sine_gen/i9331_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x84B7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_145 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \sine_gen/Mux_1288_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \sine_gen/Mux_1288_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x8183") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_147 ( input D0, C0, B0, A0, output F0 );

  lut40163 \sine_gen/address1[5]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_148 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \sine_gen/i9809_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \sine_gen/n209046_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \sine_gen/address1[4]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \sine_gen/Mux_1205_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xABB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40022 \sine_gen/n209040_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \sine_gen/Mux_1225_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x8E0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_151 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/Mux_1031_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \sine_gen/i7048_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_152 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \sine_gen/Mux_1079_i31_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40169 \sine_gen/i7091_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xF101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_153 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/address1[5]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \sine_gen/Mux_1058_i62_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_154 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \sine_gen/i7395_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \sine_gen/i7004_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_155 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/address1[6]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40173 \sine_gen/i9446_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_156 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/n209034_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40174 \sine_gen/i9448_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40175 \sine_gen/n209424_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40135 \sine_gen/address1[5]_bdd_4_lut_51_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_159 ( input D0, C0, B0, A0, output F0 );

  lut40176 \sine_gen/address1[5]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_160 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i9907_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \sine_gen/n209028_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40175 \sine_gen/n209022_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \sine_gen/address1[8]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_163 ( input D0, C0, B0, A0, output F0 );

  lut40178 \sine_gen/address1[8]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_164 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n209016_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/address1[6]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40180 \sine_gen/i3733_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x0C3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_166 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n209010_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40181 \sine_gen/address1[8]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40182 \sine_gen/n209580_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_168 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \sine_gen/address1[6]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \sine_gen/i1574_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_169 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i841_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \sine_gen/i7061_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40137 \sine_gen/address1[8]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40186 \sine_gen.i9761_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_171 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address1[5]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40187 \sine_gen/i4338_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40159 \sine_gen/n209346_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \sine_gen/i9337_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x11AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_173 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 \sine_gen/address1[6]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40190 \sine_gen/i3734_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x1D1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40038 \sine_gen/n209592_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40191 \sine_gen/n208998_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_175 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \sine_gen/i3144_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \sine_gen/i6229_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x45EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_176 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40194 \sine_gen/i9367_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \sine_gen/i1_2_lut_3_lut_adj_41 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x6A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/address1[6]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40088 \sine_gen/i9647_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_178 ( input D0, C0, B0, A0, output F0 );

  lut40126 \sine_gen/n208992_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_179 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i9782_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 \sine_gen/i6227_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_180 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40198 \sine_gen/i10127_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \sine_gen/i9339_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_181 ( input D0, C0, B0, A0, output F0 );

  lut40200 \sine_gen/address1[8]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_182 ( input D0, C0, B0, A0, output F0 );

  lut40126 \sine_gen/n208986_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40020 \sine_gen/n209400_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \sine_gen/n208920_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_184 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address1[6]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40201 \sine_gen/i661_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40202 \sine_gen/i391_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \sine_gen/i7051_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_187 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \sine_gen/i430_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40204 \sine_gen/i392_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x808F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_188 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 \sine_gen/i9515_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \sine_gen/i7115_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_189 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40206 \sine_gen/address1[5]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \sine_gen/i9568_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_190 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \sine_gen/n208968_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \sine_gen/i9824_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x0AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_191 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40208 \sine_gen/address1[5]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40209 \sine_gen/i9572_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_192 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \sine_gen/i9905_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \sine_gen/n208962_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \sine_gen/address1[5]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40210 \sine_gen/i9574_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_194 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \sine_gen/n208956_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40211 \sine_gen/i9818_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x88DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_195 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40212 \sine_gen/address1[5]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \sine_gen/i9580_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_196 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/i9701_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \sine_gen/n208950_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40214 \sine_gen/i9514_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \sine_gen/i349_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_198 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \sine_gen/i7170_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40217 \sine_gen/i7273_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40218 \sine_gen/i5202_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40219 \sine_gen/Mux_1275_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x2367") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x7CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40220 \sine_gen/address1[4]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40221 \sine_gen/Mux_2225_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xAA91") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40189 \sine_gen/address1[6]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \sine_gen/n209568_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/n208938_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40223 \sine_gen/i1754_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_203 ( input D0, C0, B0, A0, output F0 );

  lut40163 \sine_gen/address1[8]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_204 ( input D0, C0, B0, A0, output F0 );

  lut40039 \sine_gen/n208932_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40224 \sine_gen/n209562_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \sine_gen/address1[4]_bdd_4_lut_31 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40225 \sine_gen/n208776_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40083 \sine_gen/address1[6]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40226 \sine_gen/i1890_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40227 \sine_gen/i5274_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xB4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40228 \sine_gen/i9712_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \sine_gen/Mux_2445_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x4703") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x3D39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_213 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/Mux_2181_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40230 \sine_gen/Mux_2308_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xF70C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_214 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i9846_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 \sine_gen/i9845_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40232 \sine_gen/n208914_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \sine_gen/address1[4]_bdd_4_lut_15_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x8CBC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_217 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 \sine_gen/i2994_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \sine_gen/Mux_2425_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xE05F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40236 \sine_gen/i3459_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40237 \sine_gen/i3290_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x5702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40181 \sine_gen/address1[8]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40238 \sine_gen/i9743_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_220 ( input D0, C0, B0, A0, output F0 );

  lut40019 \sine_gen/n208896_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \sine_gen/address1[6]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40239 \sine_gen/i9544_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xADFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_222 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/n208884_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40240 \sine_gen/i3664_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x22EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40224 \sine_gen/n208758_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40241 \sine_gen/address1[4]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40157 \sine_gen/address1[6]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40242 \sine_gen.i9551_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40159 \sine_gen/n208872_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40243 \sine_gen/i3666_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_227 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \sine_gen/address1[5]_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40244 \sine_gen/i7074_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_228 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/i9752_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \sine_gen/n209526_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_229 ( input D0, C0, B0, A0, output F0 );

  lut40247 \sine_gen/address1[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_231 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address1[8]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_232 ( input D0, C0, B0, A0, output F0 );

  lut40248 \sine_gen/n208866_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40224 \sine_gen/n209394_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \sine_gen/address1[5]_bdd_4_lut_49_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xD1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_235 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i9817_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 \sine_gen/Mux_1318_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xC889") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_237 ( input D0, C0, B0, A0, output F0 );

  lut40252 \sine_gen/address1[6]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40034 \sine_gen/n209586_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40253 \sine_gen/i3118_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40123 \sine_gen/address1[6]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40254 \sine_gen.i10184_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x870F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40020 \sine_gen/n208860_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40255 \sine_gen/i9554_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xC055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40256 \sine_gen/i9575_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40257 \sine_gen/Mux_1317_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x8515") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40026 \sine_gen/address1[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \sine_gen/i10128_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xC93C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40259 \sine_gen/address1[4]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40260 \sine_gen/Mux_1212_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x5781") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40206 \sine_gen/address1[6]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40261 \sine_gen/i7344_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x0C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_248 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 \sine_gen/n208854_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \sine_gen/i1588_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40262 \sine_gen/n208908_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40263 \sine_gen/address1[4]_bdd_4_lut_14_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x7C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40264 \sine_gen/n209556_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40265 \sine_gen/i7473_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/address1[4]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40266 \sine_gen.i8355_1_lut_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x9555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_254 ( input D0, C0, B0, A0, output F0 );

  lut40021 \sine_gen/n209550_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_255 ( input D0, C0, B0, A0, output F0 );

  lut40247 \sine_gen/address1[5]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_256 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/i9697_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \sine_gen/n208848_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40267 \sine_gen/address1[4]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40268 \sine_gen/i2658_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x4CC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40026 \sine_gen/address1[6]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40269 \sine_gen/i3663_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x8DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \sine_gen/n209544_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40270 \sine_gen/i9541_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x4E0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_261 ( input D0, C0, B0, A0, output F0 );

  lut40178 \sine_gen/address1[5]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_262 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/n208842_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40271 \sine_gen/i9721_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_263 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \sine_gen/address1[6]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40273 \sine_gen/i632_1_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x3737") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40103 \sine_gen/n209538_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40274 \sine_gen/i708_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x80D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_265 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40275 \sine_gen/i6935_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \sine_gen/i6933_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_266 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40277 \sine_gen/i9419_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 \sine_gen/i7122_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_267 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 \sine_gen/address1[8]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40279 \sine_gen/i9749_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_268 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n209532_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40157 \sine_gen/address1[10]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40280 \sine_gen/n209304_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xF01A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40089 \sine_gen/address1[8]_bdd_4_lut_17_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40281 \sine_gen/i10134_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_271 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i2758_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \sine_gen/Mux_1275_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40232 \sine_gen/n208764_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40241 \sine_gen/address1[4]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_273 ( input D0, C0, B0, A0, output F0 );

  lut40178 \sine_gen/address1[5]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_274 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/i9916_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \sine_gen/n208836_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40208 \sine_gen/address1[5]_bdd_4_lut_59 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \sine_gen/Mux_2212_i31_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_276 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/i9707_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \sine_gen/n209520_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_277 ( input D0, C0, B0, A0, output F0 );

  lut40163 \sine_gen/address1[5]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_278 ( input D0, C0, B0, A0, output F0 );

  lut40284 \sine_gen/n208830_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_279 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40285 \sine_gen/address1[6]_bdd_4_lut_30_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40286 \sine_gen/i7002_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x8DAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_280 ( input D0, C0, B0, A0, output F0 );

  lut40287 \sine_gen/n209514_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_281 ( input D0, C0, B0, A0, output F0 );

  lut40176 \sine_gen/address1[5]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_282 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \sine_gen/i9914_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \sine_gen/n208824_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_283 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \sine_gen/n209508_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40288 \sine_gen/i10110_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40289 \sine_gen/i9521_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 \sine_gen/address1[6]_bdd_4_lut_29_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x4AEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_285 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40291 \sine_gen/i353_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \sine_gen/i7103_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40157 \sine_gen/address1[8]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40293 \sine_gen/i9983_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40294 \sine_gen/Mux_1282_i31_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40295 \sine_gen/Mux_1275_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x666E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 \sine_gen/address1[6]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40296 \sine_gen/i6071_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40159 \sine_gen/n208818_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40297 \sine_gen/i9781_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40208 \sine_gen/address1[8]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \sine_gen/i9698_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_292 ( input D0, C0, B0, A0, output F0 );

  lut40298 \sine_gen/n209502_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_293 ( input D0, C0, B0, A0, output F0 );

  lut40178 \sine_gen/address1[6]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \sine_gen/n208812_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \sine_gen/n209472_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_295 ( input D0, C0, B0, A0, output F0 );

  lut40039 \sine_gen/n209490_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_296 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40299 \sine_gen/address1[6]_bdd_4_lut_28_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40007 \sine_gen/i1751_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x62EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_297 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/address1[6]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40201 \sine_gen/i9767_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_298 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \sine_gen/n209484_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40300 \sine_gen/i9769_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40301 \sine_gen/n209352_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40302 \sine_gen/address1[5]_bdd_4_lut_46_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xF1C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x3FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 \sine_gen/address1[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40303 \sine_gen/i9848_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40022 \sine_gen/n208806_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40304 \sine_gen/i10178_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x9C93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_303 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \sine_gen/address1[5]_bdd_4_lut_58_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40305 \sine_gen/i7028_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_304 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40306 \sine_gen/n209496_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \sine_gen.i7080_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xF50C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_306 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40308 \sine_gen/i3715_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \sine_gen/Mux_1246_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x550F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x6A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40310 \sine_gen/address1[4]_bdd_4_lut_29_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40311 \sine_gen/Mux_1203_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x38F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xABD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40024 \sine_gen/n209460_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40312 \sine_gen/address1[6]_bdd_4_lut_26_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_311 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 \sine_gen/address1[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40313 \sine_gen/i9929_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_312 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40314 \sine_gen/n208794_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40174 \sine_gen/i9931_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_313 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/i9412_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40315 \sine_gen/n209454_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_314 ( input D0, C0, B0, A0, output F0 );

  lut40316 \sine_gen/address1[7]_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40317 \sine_gen/n209448_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40318 \sine_gen/address1[5]_bdd_4_lut_55 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xA4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40319 \sine_gen/address1[7]_bdd_4_lut_7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40320 \sine_gen/i10102_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xA2E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_318 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \sine_gen/n209412_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40321 \sine_gen/i10101_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40322 \sine_gen/address1[4]_bdd_4_lut_13_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40323 \sine_gen/i10189_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xD1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x07F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_322 ( input D0, C0, B0, A0, output F0 );

  lut40246 \sine_gen/n208770_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_323 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 \sine_gen/address1[5]_bdd_4_lut_54 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40324 \sine_gen/i10176_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xCC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_324 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/i9704_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 \sine_gen/n209442_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_325 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/i867_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \sine_gen/i738_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40326 \sine_gen/i7425_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40327 \sine_gen/i7283_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_327 ( input D0, C0, B0, A0, output F0 );

  lut40177 \sine_gen/address1[6]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40034 \sine_gen/n208782_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \sine_gen/n209190_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_329 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40206 \sine_gen/address1[5]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40328 \sine_gen/Mux_2321_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40159 \sine_gen/n209430_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40329 \sine_gen/i3815_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xF40B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40330 \sine_gen/i3458_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40331 \sine_gen/i3289_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x0FDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_333 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/i9731_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 \sine_gen/n209388_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40137 \sine_gen/address1[5]_bdd_4_lut_48 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40332 \sine_gen/i7428_1_lut_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x0037") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40333 \sine_gen/i9428_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 \sine_gen/i2992_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x0F99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_339 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40208 \sine_gen/address1[5]_bdd_4_lut_50 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40300 \sine_gen/i2793_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_340 ( input D0, C0, B0, A0, output F0 );

  lut40126 \sine_gen/n209418_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_341 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40335 \sine_gen/n209370_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40336 \sine_gen/address1[8]_bdd_4_lut_21 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_343 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40308 \sine_gen/i3807_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40337 \sine_gen/Mux_1223_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0x1C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_345 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address1[7]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40338 \sine_gen/i7055_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_346 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \sine_gen/n209406_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40339 \sine_gen/i7442_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0x0101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_347 ( input D0, C0, B0, A0, output F0 );

  lut40177 \sine_gen/address1[8]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40340 \sine_gen/n208740_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40341 \sine_gen/address1[4]_bdd_4_lut_10_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xBB0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_351 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40342 \sine_gen/i1340_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40343 \sine_gen/Mux_1212_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x4747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x545A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40344 \sine_gen/i802_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 \sine_gen/i6990_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40346 \sine_gen/i1604_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40347 \sine_gen/i9550_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_356 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40348 \sine_gen/i6999_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40349 \sine_gen/i7104_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40181 \sine_gen/address1[8]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40238 \sine_gen/i9755_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_358 ( input D0, C0, B0, A0, output F0 );

  lut40019 \sine_gen/n208752_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_359 ( input D0, C0, B0, A0, output F0 );

  lut40178 \sine_gen/address1[8]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_360 ( input D0, C0, B0, A0, output F0 );

  lut40019 \sine_gen/n209376_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_361 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40208 \sine_gen/address1[5]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40328 \sine_gen/Mux_1241_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_362 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/n208746_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40350 \sine_gen/Mux_1244_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_363 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/address1[5]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40351 \sine_gen/Mux_1166_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_365 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40352 \sine_gen/n209334_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40353 \sine_gen/Mux_1068_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x55CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_366 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/address1[5]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40354 \sine_gen/Mux_1082_i31_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xBB55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40340 \sine_gen/n209364_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40355 \sine_gen/address1[4]_bdd_4_lut_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_369 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40356 \sine_gen/i800_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40357 \sine_gen/i7007_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_371 ( input D0, C0, B0, A0, output F0 );

  lut40178 \sine_gen/address1[8]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40189 \sine_gen/address1[10]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40298 \sine_gen/n209358_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_374 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40358 \sine_gen/n209322_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40359 \sine_gen/i7347_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x05F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40137 \sine_gen/address1[7]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40182 \sine_gen/n209256_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40360 \sine_gen/i9518_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \sine_gen/address1[6]_bdd_4_lut_3_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x11FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_380 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n208716_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_381 ( input D0, C0, B0, A0, output F0 );

  lut40163 \sine_gen/address1[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_383 ( input D0, C0, B0, A0, output F0 );

  lut40361 \sine_gen/address1[8]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_384 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n209340_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \sine_gen/n209478_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40362 \sine_gen/address1[5]_bdd_4_lut_57_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0x3F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_388 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40363 \sine_gen/i6273_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40364 \sine_gen/i6989_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x55A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 \sine_gen/address1[5]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40365 \sine_gen/i1496_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_390 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/i9808_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40366 \sine_gen/n208722_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40367 \sine_gen/i848_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40368 \sine_gen/i709_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x8BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0x7F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40262 \sine_gen/n209316_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \sine_gen/address1[5]_bdd_4_lut_43 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_395 ( input D0, C0, B0, A0, output F0 );

  lut40163 \sine_gen/address1[8]_bdd_4_lut_18 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \sine_gen/n209310_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40369 \sine_gen/i9517_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_397 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40370 \sine_gen/address1[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40371 \sine_gen/i9623_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_398 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 \sine_gen/n208710_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \sine_gen/i9625_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_399 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \sine_gen/i9692_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40366 \sine_gen/n209298_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_400 ( input D0, C0, B0, A0, output F0 );

  lut40372 \sine_gen/address1[5]_bdd_4_lut_42_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xC5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/address1[5]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40373 \sine_gen/Mux_1185_i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0x1AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_402 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40374 \sine_gen/n209292_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40375 \sine_gen/i1187_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0x1B1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_403 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40159 \sine_gen/n208698_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40376 \sine_gen/Mux_2411_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x5662") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_404 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \sine_gen/address1[4]_bdd_4_lut_8_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40377 \sine_gen/Mux_2419_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xBD95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_405 ( input D0, C0, B0, A0, output F0 );

  lut40163 \sine_gen/address1[5]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_406 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40038 \sine_gen/n208692_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40378 \sine_gen/i3846_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x03F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_407 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40114 \sine_gen/n209280_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \sine_gen/address1[5]_bdd_4_lut_39 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_409 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40370 \sine_gen/address1[5]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40300 \sine_gen/i2820_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40374 \sine_gen/n209274_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40379 \sine_gen/i2822_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40159 \sine_gen/n208656_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \sine_gen/n209268_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_412 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40380 \sine_gen/address1[5]_bdd_4_lut_37_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40201 \sine_gen/Mux_1183_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_413 ( input D0, C0, B0, A0, output F0 );

  lut40178 \sine_gen/address1[5]_bdd_4_lut_36 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_414 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 \sine_gen/n209262_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40382 \sine_gen/Mux_2079_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_415 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/address1[5]_bdd_4_lut_56_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40383 \sine_gen/i7293_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40384 \sine_gen/n209466_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40385 \sine_gen.i7049_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_418 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40386 \sine_gen/n209286_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40387 \sine_gen/Mux_1187_i31_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xCC2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0x888B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_419 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/i9560_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \sine_gen/n209220_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_421 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/address1[5]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40388 \sine_gen/i10117_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_423 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \sine_gen/address1[5]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40350 \sine_gen/i2945_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_424 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n209250_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_426 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \sine_gen/i2753_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40389 \sine_gen/i7079_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_427 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \sine_gen/i9920_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \sine_gen/n209244_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_428 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40319 \sine_gen/address1[5]_bdd_4_lut_33_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40390 \sine_gen/i2950_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_429 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40391 \sine_gen/i7433_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40286 \sine_gen/i5711_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_431 ( input D0, C0, B0, A0, output F0 );

  lut40392 \sine_gen/address1[5]_bdd_4_lut_32 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_432 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n209238_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_433 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \sine_gen/address1[9]_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40393 \sine_gen/i10147_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_434 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40394 \sine_gen/n208674_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40395 \sine_gen/i10081_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xDD30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_437 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 \sine_gen/address1[5]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40396 \sine_gen/i2977_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40103 \sine_gen/n209232_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40397 \sine_gen.i6233_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xD25A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40272 \sine_gen/address1[5]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40398 \sine_gen/i3839_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_440 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i9911_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \sine_gen/n209226_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40399 \sine_gen/address1[4]_bdd_4_lut_2_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40400 \sine_gen/Mux_2364_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x4EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xD629") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_442 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i3469_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \sine_gen/n208602_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_443 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40114 \sine_gen/n209214_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40178 \sine_gen/address1[5]_bdd_4_lut_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_445 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40401 \sine_gen.i1575_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40402 \sine_gen/i6984_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_447 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40403 \sine_gen/i1591_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 \sine_gen/i1395_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_449 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/address1[8]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \sine_gen/i9875_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_450 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \sine_gen/n208662_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40404 \sine_gen/i10106_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0x0F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_453 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address1[7]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_455 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 \sine_gen/address1[5]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40405 \sine_gen/i7469_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0x4747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_456 ( input D0, C0, B0, A0, output F0 );

  lut40406 \sine_gen/n209202_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_457 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40175 \sine_gen/n209196_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40178 \sine_gen/address1[5]_bdd_4_lut_26 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_459 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40301 \sine_gen/n208650_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40407 \sine_gen/address1[4]_bdd_4_lut_5_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40259 \sine_gen/address1[4]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40408 \sine_gen/Mux_2084_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x9E18") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_463 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \sine_gen/address1[4]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40409 \sine_gen/Mux_2084_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x2ABD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40034 \sine_gen/n209184_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40410 \sine_gen/Mux_2084_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xF1C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_465 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40071 \sine_gen/address1[4]_bdd_4_lut_24_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40411 \sine_gen/Mux_2598_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0x799C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_466 ( input D0, C0, B0, A0, output F0 );

  lut40412 \sine_gen/n209178_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40335 \sine_gen/n208644_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40413 \sine_gen/address1[8]_bdd_4_lut_3_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xC4E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40018 \sine_gen/n208638_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40336 \sine_gen/address1[4]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_472 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40034 \sine_gen/n209154_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40414 \sine_gen/i9520_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_473 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40415 \sine_gen.i1596_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40416 \sine_gen/i1401_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0x7F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_476 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40417 \sine_gen/i1815_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40418 \sine_gen/i9368_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xC3AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40137 \sine_gen/address1[10]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40419 \sine_gen/n209142_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_479 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40420 \sine_gen/i6942_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40421 \sine_gen/i6975_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_481 ( input D0, C0, B0, A0, output F0 );

  lut40178 \sine_gen/address1[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_482 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40151 \sine_gen/n208626_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \sine_gen/i9913_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_483 ( input D0, C0, B0, A0, output F0 );

  lut40178 \sine_gen/address1[7]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_484 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/i9737_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \sine_gen/n208620_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_485 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40208 \sine_gen/address1[7]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40422 \sine_gen/i1811_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_486 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40159 \sine_gen/n208614_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40423 \sine_gen/i6264_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xE1A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_487 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/address1[4]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40424 \sine_gen/Mux_2110_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0x5781") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_488 ( input D0, C0, B0, A0, output F0 );

  lut40021 \sine_gen/n209106_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_489 ( input D0, C0, B0, A0, output F0 );

  lut40392 \sine_gen/address1[5]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_490 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n208608_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_491 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40425 \sine_gen.i9566_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40426 \sine_gen/i1398_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0x77FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_493 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40427 \tw_gen/i9358_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \tw_gen/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \tw_gen/i7363_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40430 \tw_gen/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40431 \tw_gen/i9364_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40432 \tw_gen/i9360_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_497 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/Mux_2175_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40433 \sine_gen/Mux_2175_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0x2C0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_500 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40434 \sine_gen/Mux_640_i63_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40435 \sine_gen/i7086_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_501 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i9742_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/i866_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_503 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i2795_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \sine_gen/Mux_2329_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0x26CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_505 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40342 \sine_gen/i9334_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40438 \sine_gen/Mux_2130_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_508 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40439 \sine_gen/i3834_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40440 \sine_gen/Mux_2317_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x5DBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_509 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40441 \sine_gen/i1583_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40442 \sine_gen/i1392_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x88BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_511 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i1804_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40444 \sine_gen.i740_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0xEA55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_514 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40445 \sine_gen/Mux_2165_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40446 \sine_gen/i6064_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0xD02F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0x56AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_515 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40447 \sine_gen/i10180_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40448 \sine_gen/Mux_2171_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0xAA26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_516 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40449 \sine_gen/i9847_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40450 \sine_gen/i2782_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_517 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/i9725_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40451 \sine_gen/i2621_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_520 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40452 \sine_gen/i7025_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40453 \sine_gen/i7045_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_521 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/Mux_2144_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40455 \sine_gen/Mux_2144_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0x07F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_522 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40456 \sine_gen/Mux_2362_i14_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40457 \sine_gen/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0xE7E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0x11EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_523 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i2944_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40458 \sine_gen/Mux_2169_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0x402F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_526 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40459 \sine_gen/i6243_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40338 \sine_gen/i7038_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xA857") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_527 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40328 \sine_gen/Mux_2350_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_530 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 \sine_gen/i9581_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40461 \sine_gen/i2620_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0x89C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_531 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i2814_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40462 \sine_gen/Mux_2348_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0xD652") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_533 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i2768_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40463 \sine_gen/Mux_2097_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_536 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40464 \sine_gen/i7360_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40465 \sine_gen/i7275_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0x5557") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_537 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/Mux_2162_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40466 \sine_gen/Mux_2162_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0xDBAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_539 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i3391_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \sine_gen/i3163_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_541 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40467 \sine_gen/i9956_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40468 \sine_gen/i2823_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x7744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_542 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \sine_gen/Mux_2081_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40469 \sine_gen/Mux_2073_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x522B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_544 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40470 \sine_gen/i2809_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40471 \sine_gen/Mux_2097_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0x81EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_546 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/Mux_2110_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40472 \sine_gen/Mux_2081_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0xBD95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_547 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/i2824_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40473 \sine_gen/Mux_2079_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0x7961") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_549 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40474 \sine_gen/Mux_1233_i31_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sine_gen/Mux_1210_i62_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_550 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40439 \sine_gen/i3716_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40475 \sine_gen/Mux_1202_i15_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x05AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_551 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40476 \sine_gen/i1508_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40477 \sine_gen/Mux_1211_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0x9D9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_553 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i1509_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40478 \sine_gen/Mux_1210_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0xA87F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_555 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40479 \sine_gen/i3737_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40480 \sine_gen/Mux_1203_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0x1B1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_559 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40479 \sine_gen/i3736_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \sine_gen/i1507_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_560 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i1506_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40481 \sine_gen/Mux_1204_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0xD456") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_561 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/i9727_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40482 \sine_gen/Mux_2151_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0x5565") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_563 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \sine_gen/i9728_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \sine_gen/Mux_2160_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0xE6AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_568 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/Mux_1279_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40485 \sine_gen/Mux_1279_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0x57EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_569 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i9820_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40486 \sine_gen/Mux_2389_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0xE11E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_571 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \sine_gen/i9821_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40487 \sine_gen/Mux_2399_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0x64DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_572 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \sine_gen/i9823_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40488 \sine_gen/Mux_2396_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0x932C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_574 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i9569_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40489 \sine_gen/Mux_2405_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0x62B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_575 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \sine_gen/i9571_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40491 \sine_gen/Mux_2395_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0x8678") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_578 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40492 \sine_gen/Mux_2406_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40493 \sine_gen/Mux_2398_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x61A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0x6C16") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_580 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/i9826_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40494 \sine_gen/Mux_2405_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xA5D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_583 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 \sine_gen/Mux_2078_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40495 \sine_gen/Mux_2078_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0x879E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_586 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i9827_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40496 \sine_gen/Mux_2401_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0x1C79") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_587 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40497 \sine_gen/i9982_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40432 \sine_gen/i10087_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0xFC77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_589 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40498 \sine_gen/i6932_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40499 \sine_gen/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_591 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/address1[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40010 \sine_gen/i9413_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_595 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/Mux_2351_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \sine_gen/i2777_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_596 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40500 \sine_gen/i3810_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 \sine_gen/Mux_2184_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0x3355") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xAE0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_597 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40300 \sine_gen/i9834_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_598 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40502 \sine_gen/i10105_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40503 \sine_gen/i10164_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0x4EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_600 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40441 \sine_gen/i2771_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40504 \sine_gen/Mux_2194_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0x7163") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_601 ( input D0, C0, B0, A0, output F0 );

  lut40505 \sine_gen/i804_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_602 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40506 \sine_gen/i7417_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40435 \sine_gen/i5359_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_603 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/i187_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_604 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40508 \sine_gen/i6983_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40509 \sine_gen/i7031_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_606 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/Mux_2075_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40510 \sine_gen/Mux_2075_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x2BB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_607 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40470 \sine_gen/i9724_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40511 \sine_gen/Mux_2135_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_609 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i9947_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40350 \sine_gen/i2817_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_610 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/Mux_2106_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40512 \sine_gen/Mux_2076_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0x362C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_611 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40513 \sine_gen/i1465_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40313 \sine_gen/i2769_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0x5F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_612 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/Mux_1342_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40514 \sine_gen/Mux_1337_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0xC38F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_613 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40515 \sine_gen/Mux_1272_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40516 \sine_gen/Mux_2134_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0x9991") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_615 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40517 \sine_gen/i2766_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40518 \sine_gen/Mux_1342_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0xAB99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_616 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/Mux_1340_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40519 \sine_gen/Mux_1240_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0x878F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_617 ( input B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40520 \sine_gen/i7487_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \sine_gen/i798_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_620 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/i9893_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 \sine_gen/n209172_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_621 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40522 \sine_gen/i9791_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40523 \sine_gen/i797_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_623 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \sine_gen/i799_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40524 \sine_gen/i663_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_624 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40525 \sine_gen/i7041_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40526 \sine_gen/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_626 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40313 \sine_gen/i9790_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40527 \sine_gen/i8345_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40528 \sine_gen/Mux_1280_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0xEA15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xBA32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_631 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/i9646_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40529 \sine_gen/Mux_1281_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_633 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \sine_gen/Mux_1277_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40530 \sine_gen/Mux_1277_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0x8383") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_634 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40531 \sine_gen/Mux_1291_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40532 \sine_gen.i7073_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0x5F7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_635 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 \sine_gen/i1715_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 \sine_gen/i1470_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_638 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40533 \sine_gen/i1469_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40534 \sine_gen/Mux_1034_i31_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0xADAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_643 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \sine_gen/i2949_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40535 \sine_gen/Mux_2133_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_645 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/Mux_2327_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40536 \sine_gen/Mux_2327_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_647 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40537 \sine_gen/i9634_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40538 \sine_gen/i1468_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0x5CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_649 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40539 \sine_gen/i10157_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40540 \sine_gen/i10166_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0x36CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_654 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/Mux_1030_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 \sine_gen/Mux_1173_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_657 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/Mux_1211_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40541 \sine_gen/Mux_1211_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0x4DCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_660 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40542 \sine_gen/Mux_1070_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40543 \sine_gen/Mux_2106_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0xA001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0xD99B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_661 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 \sine_gen/Mux_2098_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40544 \sine_gen/Mux_2109_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0x2AB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_663 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40474 \sine_gen/i9881_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40545 \sine_gen/Mux_2131_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0xADA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_665 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/i9880_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40546 \sine_gen/Mux_2125_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xA07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_667 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/Mux_1349_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40547 \sine_gen/Mux_1241_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0x55A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_669 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i2770_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 \sine_gen/Mux_1204_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0x2C2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_670 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40549 \sine_gen/i3849_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \sine_gen/Mux_2197_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0x0F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_671 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \sine_gen/Mux_1225_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40550 \sine_gen/Mux_1214_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xAA57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_673 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i6223_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40350 \sine_gen/i6222_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_675 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40551 \sine_gen/i10084_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_676 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40552 \sine_gen/i6978_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40338 \sine_gen/i1_2_lut_adj_37 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_677 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \sine_gen/i3024_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40553 \sine_gen/Mux_2360_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0x6BD6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_679 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/i9722_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40554 \sine_gen/Mux_2121_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0x3870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_681 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/i3023_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40555 \sine_gen/Mux_2370_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0x965B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_682 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40517 \sine_gen/i3021_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40556 \sine_gen/Mux_2362_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0xB6D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_683 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40449 \sine_gen/i2811_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40557 \sine_gen/i6082_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0x9556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_685 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40558 \sine_gen/i2601_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40559 \sine_gen/Mux_2379_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0x1D1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0x63D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_686 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/Mux_2369_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40560 \sine_gen/Mux_2369_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0x1986") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_687 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 \sine_gen/i9773_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \sine_gen/i1502_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_688 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 \sine_gen/Mux_2217_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40561 \sine_gen/Mux_1234_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0x1FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_689 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40562 \sine_gen.i10092_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40563 \sine_gen/i843_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0x5752") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_692 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40564 \sine_gen/i9754_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40529 \sine_gen/i850_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_693 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40565 \sine_gen/i9513_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40566 \sine_gen/i9511_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0xB96B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_696 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40300 \sine_gen/i9774_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_699 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/Mux_2119_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40567 \sine_gen/Mux_2119_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0x2AA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_701 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/i9904_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40568 \sine_gen/i3470_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_705 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \sine_gen/i24_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40569 \sine_gen/Mux_2118_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0x9554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_707 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/i9510_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40570 \sine_gen/i9508_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0x9456") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_709 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40571 \sine_gen/Mux_2365_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40572 \sine_gen/Mux_2114_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0x369B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0xD393") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_710 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i3271_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40573 \sine_gen/Mux_2114_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_712 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \sine_gen/i2_2_lut_3_lut_adj_39 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40574 \sine_gen/i6262_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_713 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/i9653_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \sine_gen/Mux_1276_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_715 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/i9872_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \sine_gen/i9654_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_718 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i6237_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40575 \sine_gen/i6271_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0x1588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_719 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/i2813_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40576 \sine_gen/Mux_2111_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x342C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_722 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/i9766_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \sine_gen/i1501_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_723 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i9507_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40577 \sine_gen/i9505_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0x6B94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_725 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/i2808_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40578 \sine_gen/Mux_2339_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0x626A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_727 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/Mux_1289_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40579 \sine_gen/Mux_1289_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0x5FF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_731 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i1473_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40580 \sine_gen/Mux_1285_i15_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0x3FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_733 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40581 \sine_gen/i1884_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/i1717_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_737 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40449 \sine_gen/i9713_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40582 \sine_gen/i6252_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0xD52A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_739 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40583 \sine_gen/Mux_2308_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \sine_gen/i3022_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_741 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i3020_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40584 \sine_gen/Mux_2385_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0xE669") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_742 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i3027_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40585 \sine_gen/Mux_2371_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0xB429") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_746 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i2986_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40586 \sine_gen/i5276_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_747 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/Mux_2109_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40587 \sine_gen/Mux_2109_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0xD332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_749 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40588 \sine_gen/i10133_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40589 \sine_gen/i5395_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_751 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 \sine_gen/i2984_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40590 \sine_gen/Mux_2440_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0x7780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_753 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \sine_gen/i3028_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40591 \sine_gen/Mux_2604_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0xBD6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_755 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i9504_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40592 \sine_gen/i9502_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0x5542") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_758 ( input D1, C1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40593 \sine_gen/i4605_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40594 \sine_gen/Mux_2451_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0x9C9C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_759 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i2964_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40595 \sine_gen/Mux_2477_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0x2FD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_761 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40439 \sine_gen/i3837_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40596 \sine_gen/Mux_2480_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0xE739") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_762 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40597 \sine_gen/Mux_2104_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40598 \sine_gen/Mux_2476_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0xA58E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0x86C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_765 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40599 \sine_gen/Mux_2479_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40529 \sine_gen/i2963_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0xB5AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_769 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40600 \sine_gen/i10144_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40601 \sine_gen/i6269_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0xFF77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0x9954") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_770 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i6239_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40602 \sine_gen/Mux_2360_i14_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0x7799") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_771 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40603 \sine_gen/Mux_2593_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40604 \sine_gen/Mux_2595_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0x6C36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0x69A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40605 \sine_gen/i3309_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40606 \sine_gen/Mux_2363_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0x1706") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0x9659") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_776 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \sine_gen/i2790_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40607 \sine_gen/i7145_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_777 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i2999_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40608 \sine_gen/Mux_2585_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0x6DC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_779 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/Mux_2514_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40609 \sine_gen/Mux_2299_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0xA7A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_780 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40610 \sine_gen/Mux_2481_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40611 \sine_gen/Mux_2178_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0x6966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0x1589") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_781 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40612 \sine_gen.i10140_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40613 \sine_gen/i6260_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0xC1FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_782 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40614 \sine_gen/i3847_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40615 \sine_gen/Mux_2364_i7_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0x5A05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_783 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \sine_gen/i2943_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40616 \sine_gen/Mux_2301_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_785 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/Mux_2085_i62_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40617 \sine_gen/Mux_2085_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0xBD94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_787 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40618 \sine_gen/Mux_2085_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40619 \sine_gen/Mux_2085_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0x664D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_789 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40620 \sine_gen/i2357_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40621 \sine_gen/Mux_2080_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0x05AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0x544A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_790 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/i3272_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40283 \sine_gen/i2952_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_791 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/i9716_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40622 \sine_gen/Mux_2557_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0x5945") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_792 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/i9886_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40623 \sine_gen/Mux_2470_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0x4B2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_794 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40449 \sine_gen/i9830_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40624 \sine_gen/Mux_2402_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0xB664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_795 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i3001_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40625 \sine_gen/i2660_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0x466A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_797 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40441 \sine_gen/i2953_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40626 \sine_gen/Mux_2495_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0x0BB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_799 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i2812_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40627 \sine_gen/Mux_2094_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0x4AAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_801 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40628 \sine_gen/i5280_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40629 \sine_gen/Mux_2492_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0x8F07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0xC63C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_802 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i9971_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sine_gen/i2954_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_803 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i9498_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40630 \sine_gen/i9496_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0x8E39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_805 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i3000_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40631 \sine_gen/Mux_2407_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0xA85E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_809 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \sine_gen/Mux_2347_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40632 \sine_gen/Mux_2347_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0xE1C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_817 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40581 \sine_gen/i9940_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/i429_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_820 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40633 \sine_gen/i393_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40634 \sine_gen/i5379_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0x4AEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_822 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i9626_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40635 \sine_gen/Mux_1036_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_823 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40636 \sine_gen/i1407_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40637 \sine_gen/i1466_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0xB332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0x8999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_824 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40091 \sine_gen/address1[5]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40638 \sine_gen/Mux_1304_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0xC055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_826 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/Mux_1197_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40639 \sine_gen/Mux_1197_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0x37FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_830 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40640 \sine_gen/Mux_2475_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40641 \sine_gen/Mux_2318_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0xB92B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0x85A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_831 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 \sine_gen/i3119_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40642 \sine_gen/i6225_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0x7654") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_834 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \sine_gen/i9719_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40643 \sine_gen/i2653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0x1C8F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_837 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40644 \sine_gen/i9884_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40645 \sine_gen/Mux_2474_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0xC4B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_839 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i9614_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40646 \sine_gen/Mux_1196_i31_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_841 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/i9613_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40647 \sine_gen/Mux_1040_i31_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_845 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i9770_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40648 \sine_gen/Mux_1226_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_848 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40649 \sine_gen/i370_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40650 \sine_gen/i10155_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0xB111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_849 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \sine_gen/i1620_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40651 \sine_gen/Mux_1053_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0xF505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_851 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40652 \sine_gen/i733_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40653 \sine_gen/i650_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0x7EFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_853 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40308 \sine_gen/i3717_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40654 \sine_gen/Mux_1221_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0x9D54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_855 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i9887_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40655 \sine_gen/Mux_2469_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0xF518") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_858 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \sine_gen/i1494_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40656 \sine_gen/Mux_1243_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0xB332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_861 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/i9718_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40657 \sine_gen/Mux_2466_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0x6C26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_863 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i2781_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40658 \sine_gen/Mux_2176_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0x2DBC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_865 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \sine_gen/i2996_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40659 \sine_gen/Mux_2414_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0x366C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_866 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40660 \sine_gen/Mux_2427_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40661 \sine_gen/i2659_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0xA9B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0x83FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_867 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \sine_gen/i9432_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \sine_gen/i9431_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_869 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/i9715_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40662 \sine_gen/Mux_2449_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0x5B55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_871 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \sine_gen/i9935_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 \sine_gen/i2985_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_874 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40007 \sine_gen/i9936_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_877 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40663 \sine_gen/i3446_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40223 \sine_gen/i3266_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_878 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40664 \sine_gen/i1411_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40665 \sine_gen/i6231_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_881 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i1500_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40666 \sine_gen/Mux_1203_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_884 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40667 \sine_gen/Mux_1210_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40668 \sine_gen/Mux_2423_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0x7781") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0x95D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_885 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40669 \sine_gen/i9829_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40670 \sine_gen/Mux_2412_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0x8976") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_889 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40441 \sine_gen/i2951_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sine_gen/Mux_1238_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_892 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i2763_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40671 \sine_gen/Mux_1241_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0x5546") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_893 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \sine_gen/Mux_1246_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40672 \sine_gen/Mux_1246_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_896 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40537 \sine_gen/i1742_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40673 \sine_gen/i1498_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_897 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40201 \sine_gen/i1899_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_901 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40674 \sine_gen/i2570_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40675 \sine_gen/i10151_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0x66CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_902 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40676 \sine_gen/i6217_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40305 \sine_gen/i6967_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_903 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i849_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40677 \sine_gen/i710_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_905 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/i712_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40678 \sine_gen.i7039_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_907 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/Mux_2377_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40679 \sine_gen/Mux_2372_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0x3D6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_909 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/Mux_2370_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40680 \sine_gen/Mux_2370_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0xE718") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_913 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/i9775_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/Mux_1211_i62_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_914 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40681 \sine_gen/i7245_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40682 \sine_gen/Mux_1211_i61_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_916 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/i9637_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \sine_gen/i9687_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_917 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i9776_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/Mux_1210_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_921 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40441 \sine_gen/Mux_1321_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40683 \sine_gen/Mux_1321_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0x830F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_926 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40684 \sine_gen/i2280_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40685 \sine_gen/Mux_2196_i30_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0x8989") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0xBB99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_928 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40686 \sine_gen/i6997_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40687 \sine_gen/i7153_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_929 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40688 \sine_gen.i7422_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \sine_gen/i711_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0x0155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_935 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/i9861_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/i9860_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_939 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40690 \sine_gen/i783_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 \sine_gen/i7046_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_941 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40549 \sine_gen/i1337_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40691 \sine_gen/Mux_1238_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0xE5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_943 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \sine_gen/i1481_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40692 \sine_gen/Mux_1269_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_945 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i9890_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40693 \sine_gen/i2655_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0x2BD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_947 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i9889_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40694 \sine_gen/i2656_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0x3B23") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_957 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i9883_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40695 \sine_gen/i2652_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0x3B42") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_959 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i3017_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40696 \sine_gen/Mux_2390_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0x9A96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_961 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/i725_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40371 \sine_gen/i648_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_963 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \sine_gen/i858_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40697 \sine_gen/i724_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0xB111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_967 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40517 \sine_gen/i8287_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40698 \sine_gen/i6063_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0x5666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_969 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40581 \sine_gen/i8288_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40699 \sine_gen/Mux_2337_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0x8F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_971 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/i729_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \sine_gen/Mux_604_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_975 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \sine_gen/i741_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \sine_gen/Mux_582_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_977 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/Mux_1194_i63_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40700 \sine_gen/Mux_1194_i31_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0xC7C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_979 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i1585_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \sine_gen/i1393_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_981 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40470 \sine_gen/i3274_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \sine_gen/Mux_2497_i31_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_984 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40669 \sine_gen/i1624_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40701 \sine_gen/i1410_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_985 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \sine_gen/i1577_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40702 \sine_gen/i7265_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_989 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i9553_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40703 \sine_gen/i1391_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_992 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40704 \sine_gen/i2788_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40705 \sine_gen/i10136_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0x6251") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_996 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40706 \sine_gen/Mux_1193_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40707 \sine_gen/Mux_2283_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0x8015") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0xA185") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_999 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \sine_gen/i1409_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40708 \sine_gen/Mux_1199_i15_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0x8811") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1001 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 \sine_gen/i1827_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40710 \sine_gen/i1623_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1004 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i1619_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \sine_gen/Mux_1193_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1005 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i9779_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40711 \sine_gen/i2752_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1010 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40007 \sine_gen/i1824_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1011 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40537 \sine_gen/i1592_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \sine_gen/i1396_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1013 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40174 \sine_gen/i1808_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1015 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40238 \sine_gen/i3449_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1017 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40300 \sine_gen/i9921_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1018 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40208 \sine_gen/address1[10]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \sine_gen/i9416_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1019 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40669 \sine_gen/i9545_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40712 \sine_gen/i649_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1021 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/Mux_641_i63_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40713 \sine_gen/Mux_641_i62_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1023 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/i9917_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40350 \sine_gen/i3452_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1025 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40283 \sine_gen/i865_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp1_SLICE_1029 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40714 \comp1/Va_c_I_0_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40715 \comp1/LessThan_3_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0x0445") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_1031 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40716 \comp1/LessThan_3_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40715 \comp1/LessThan_3_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_1033 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40717 \comp1/LessThan_3_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40718 \comp1/LessThan_3_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_1035 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40716 \comp1/LessThan_3_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40719 \comp1/LessThan_3_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_1037 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40720 \comp1/LessThan_3_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40718 \comp1/LessThan_3_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1040 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40721 \sine_gen/Mux_2161_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40722 \sine_gen.i1_2_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0xCC23") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1044 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40723 \sine_gen/i2619_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40724 \sine_gen/i2651_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0x1399") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0xF24B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1047 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40725 \sine_gen/i2762_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40726 \sine_gen/Mux_2142_i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1049 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40727 \sine_gen/Mux_2189_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40728 \sine_gen/i2618_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0x623B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0x7E0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1051 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40729 \sine_gen/Mux_2193_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40730 \sine_gen/i6248_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0x8A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0xA587") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1053 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40731 \sine_gen/i8286_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40732 \sine_gen/i6250_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0x4DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0x5565") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1057 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40733 \sine_gen/i2654_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40734 \sine_gen/i9499_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0xAA65") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0x4FD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1061 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40735 \sine_gen/Mux_2278_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40736 \sine_gen/Mux_2496_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0x1F5E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0xD324") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1063 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40737 \sine_gen/Mux_2489_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40738 \sine_gen/Mux_2091_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0xC36D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0x426A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1067 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40739 \sine_gen/Mux_2084_i61_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40740 \sine_gen/Mux_2085_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xA71A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0x266C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1074 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40741 \sine_gen/Mux_1182_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40742 \sine_gen.i15_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0x666A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1078 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40743 \sine_gen/Mux_2468_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40744 \sine_gen/Mux_1206_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0x8FC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0xBD54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1085 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40745 \sine_gen/i9512_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40746 \sine_gen/Mux_2422_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0x66B6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0x4AAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1087 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40747 \sine_gen/i9509_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40748 \sine_gen/Mux_2421_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0x38E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0xA05E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1092 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40749 \sine_gen/Mux_2413_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40750 \sine_gen/i9506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0x7C83") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0x6139") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1094 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40751 \sine_gen/i9503_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40752 \sine_gen/Mux_1268_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0xA955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0x7C78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1097 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40753 \sine_gen/Mux_2397_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40754 \sine_gen/i9497_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0x6856") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0x1A75") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1099 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40755 \sine_gen/i9500_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40756 \sine_gen/Mux_1295_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0x3DB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0x8303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40757 \sine_gen/Mux_1069_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40758 \sine_gen/Mux_1061_i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0x0FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0x552A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1125 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 \sine_gen/i10132_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40760 \sine_gen/i10107_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0xAA88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40367 \sine_gen/i1406_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40761 \sine_gen.i7382_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0x373F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1127 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40762 \sine_gen/i7390_1_lut_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40763 \sine_gen/i7331_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40764 \sine_gen/i6993_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40765 \sine_gen/i7357_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1132 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40766 \sine_gen/i10112_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40767 \sine_gen.i7000_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1135 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40768 \sine_gen/i9542_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40769 \sine_gen/i3724_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0x15AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0xAF8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1139 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40770 \sine_gen/i2569_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40771 \sine_gen/Mux_2420_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0x7788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1141 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40772 \sine_gen/Mux_2431_i30_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40773 \sine_gen/Mux_2462_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0x9595") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0x44BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40774 \sine_gen/i9811_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40775 \sine_gen/i10089_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0xD88D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_1155 ( input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40776 \sine_gen/i2_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40777 \comp1/Va_c_I_0_2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20778 \sine_gen/Out1_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0xFF8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20778 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module sine_gen_SLICE_1158 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address1[10]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1162 ( input D0, C0, B0, A0, output F0 );

  lut40392 \sine_gen/address1[10]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1164 ( input D0, C0, B0, A0, output F0 );

  lut40163 \sine_gen/address1[10]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1165 ( output F0 );
  wire   GNDI;

  lut40779 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1166 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40780 \tw_gen/Vc_c_I_0_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40781 \tw_gen/i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1171 ( input D1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40782 \sine_gen/i9959_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40783 \sine_gen/i7034_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0x7744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1172 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40007 \sine_gen/i9689_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1186 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40223 \sine_gen/i9788_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1188 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \sine_gen/i2764_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40371 \sine_gen/i2767_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1189 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40784 \sine_gen/i9650_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1194 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40007 \sine_gen/i9932_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1196 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40382 \sine_gen/i1718_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1198 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40010 \sine_gen/i9805_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1199 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/Mux_1190_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \sine_gen/Mux_1058_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1204 ( input D1, C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40537 \sine_gen/i1492_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40785 \sine_gen/i10116_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1207 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40786 \sine_gen/Mux_1059_i31_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \sine_gen/Mux_1046_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1218 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40007 \sine_gen/i9908_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1238 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40279 \sine_gen/i3128_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1239 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40088 \sine_gen/i9445_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1241 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40463 \sine_gen/i9695_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1256 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40279 \sine_gen/i9748_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1267 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40283 \sine_gen/i9902_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1270 ( input DI1, D1, C1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40593 \sine_gen/i1_2_lut_adj_40 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40787 \sine_gen/i10233_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/slow_clk_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1272 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40300 \sine_gen/i9539_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1273 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40788 \sine_gen/i7437_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40789 \sine_gen/i10088_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1287 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40790 \sine_gen/Mux_1083_i31_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40791 \sine_gen/i1397_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module Vcn ( input PADDO, output Vcn );
  wire   VCCI;

  BB_B_B \Vcn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vcn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vcn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vc ( input PADDO, output Vc );
  wire   VCCI;

  BB_B_B \Vc_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vbn ( input PADDO, output Vbn );
  wire   VCCI;

  BB_B_B \Vbn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vbn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vbn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb ( input PADDO, output Vb );
  wire   VCCI;

  BB_B_B \Vb_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb) = (0:0:0,0:0:0);
  endspecify

endmodule

module Van ( input PADDO, output Van );
  wire   VCCI;

  BB_B_B \Van_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Van));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Van) = (0:0:0,0:0:0);
  endspecify

endmodule

module Va ( input PADDO, output Va );
  wire   VCCI;

  BB_B_B \Va_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va) = (0:0:0,0:0:0);
  endspecify

endmodule
