Analysis & Synthesis report for DE2_70_D5M
Tue Apr 17 11:58:44 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Apr 17 11:58:44 2018               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_70_D5M                                      ;
; Top-level Entity Name              ; DE2_70_D5M                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; DE2_70_D5M         ; DE2_70_D5M         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 17 11:58:42 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_D5M -c DE2_70_D5M
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70.vhd
    Info (12022): Found design unit 1: de2_70-rtl
    Info (12023): Found entity 1: de2_70
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd
    Info (12022): Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl
    Info (12023): Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: de2_70_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter.vhd
    Info (12022): Found design unit 1: de2_70_width_adapter-rtl
    Info (12023): Found entity 1: de2_70_width_adapter
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_002.vhd
    Info (12022): Found design unit 1: de2_70_width_adapter_002-rtl
    Info (12023): Found entity 1: de2_70_width_adapter_002
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_instruction_master_translator.vhd
    Info (12022): Found design unit 1: de2_70_cpu_instruction_master_translator-rtl
    Info (12023): Found entity 1: de2_70_cpu_instruction_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_data_master_translator.vhd
    Info (12022): Found design unit 1: de2_70_cpu_data_master_translator-rtl
    Info (12023): Found entity 1: de2_70_cpu_data_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd
    Info (12022): Found design unit 1: de2_70_video_dma_avalon_dma_master_translator-rtl
    Info (12023): Found entity 1: de2_70_video_dma_avalon_dma_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd
    Info (12022): Found design unit 1: de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator-rtl
    Info (12023): Found entity 1: de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_jtag_debug_module_translator.vhd
    Info (12022): Found design unit 1: de2_70_cpu_jtag_debug_module_translator-rtl
    Info (12023): Found entity 1: de2_70_cpu_jtag_debug_module_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_onchip_memory_s1_translator.vhd
    Info (12022): Found design unit 1: de2_70_onchip_memory_s1_translator-rtl
    Info (12023): Found entity 1: de2_70_onchip_memory_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator.vhd
    Info (12022): Found design unit 1: de2_70_sdram_s1_translator-rtl
    Info (12023): Found entity 1: de2_70_sdram_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd
    Info (12022): Found design unit 1: de2_70_pixel_buffer_avalon_ssram_slave_translator-rtl
    Info (12023): Found entity 1: de2_70_pixel_buffer_avalon_ssram_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd
    Info (12022): Found design unit 1: de2_70_pixel_buffer_dma_avalon_control_slave_translator-rtl
    Info (12023): Found entity 1: de2_70_pixel_buffer_dma_avalon_control_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_av_config_avalon_av_config_slave_translator.vhd
    Info (12022): Found design unit 1: de2_70_av_config_avalon_av_config_slave_translator-rtl
    Info (12023): Found entity 1: de2_70_av_config_avalon_av_config_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd
    Info (12022): Found design unit 1: de2_70_jtag_uart_avalon_jtag_slave_translator-rtl
    Info (12023): Found entity 1: de2_70_jtag_uart_avalon_jtag_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_rst_controller.vhd
    Info (12022): Found design unit 1: de2_70_rst_controller-rtl
    Info (12023): Found entity 1: de2_70_rst_controller
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_rst_controller_001.vhd
    Info (12022): Found design unit 1: de2_70_rst_controller_001-rtl
    Info (12023): Found entity 1: de2_70_rst_controller_001
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent.vhd
    Info (12022): Found design unit 1: de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent-rtl
    Info (12023): Found entity 1: de2_70_cpu_instruction_master_translator_avalon_universal_master_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent.vhd
    Info (12022): Found design unit 1: de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent-rtl
    Info (12023): Found entity 1: de2_70_video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_irq_mapper.sv
    Info (12023): Found entity 1: de2_70_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: de2_70_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv
    Info (12023): Found entity 1: de2_70_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_004.sv
    Info (12023): Found entity 1: de2_70_rsp_xbar_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: de2_70_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv
    Info (12023): Found entity 1: de2_70_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_003.sv
    Info (12023): Found entity 1: de2_70_cmd_xbar_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: de2_70_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv
    Info (12023): Found entity 1: de2_70_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: de2_70_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: de2_70_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv
    Info (12023): Found entity 1: de2_70_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_004.sv
    Info (12023): Found entity 1: de2_70_id_router_004_default_decode
    Info (12023): Found entity 2: de2_70_id_router_004
Info (12021): Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_003.sv
    Info (12023): Found entity 1: de2_70_id_router_003_default_decode
    Info (12023): Found entity 2: de2_70_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_002.sv
    Info (12023): Found entity 1: de2_70_id_router_002_default_decode
    Info (12023): Found entity 2: de2_70_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router.sv
    Info (12023): Found entity 1: de2_70_id_router_default_decode
    Info (12023): Found entity 2: de2_70_id_router
Info (12021): Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router_002.sv
    Info (12023): Found entity 1: de2_70_addr_router_002_default_decode
    Info (12023): Found entity 2: de2_70_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router_001.sv
    Info (12023): Found entity 1: de2_70_addr_router_001_default_decode
    Info (12023): Found entity 2: de2_70_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router.sv
    Info (12023): Found entity 1: de2_70_addr_router_default_decode
    Info (12023): Found entity 2: de2_70_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 5 design units, including 5 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_jtag_uart.v
    Info (12023): Found entity 1: de2_70_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: de2_70_jtag_uart_scfifo_w
    Info (12023): Found entity 3: de2_70_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: de2_70_jtag_uart_scfifo_r
    Info (12023): Found entity 5: de2_70_jtag_uart
Info (12021): Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_sdram.v
    Info (12023): Found entity 1: de2_70_sdram_input_efifo_module
    Info (12023): Found entity 2: de2_70_sdram
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(291): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_dma.v
    Info (12023): Found entity 1: de2_70_Video_DMA
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_rgb_resampler.v
    Info (12023): Found entity 1: de2_70_Video_RGB_Resampler
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_scaler.v
    Info (12023): Found entity 1: de2_70_Video_Scaler
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_clipper_add.v
    Info (12023): Found entity 1: altera_up_video_clipper_add
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v
    Info (12023): Found entity 1: altera_up_video_clipper_drop
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v
    Info (12023): Found entity 1: altera_up_video_clipper_counters
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_clipper.v
    Info (12023): Found entity 1: de2_70_Video_Clipper
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_bayer_pattern_resampler.v
    Info (12023): Found entity 1: de2_70_Bayer_Pattern_Resampler
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_itu_656_decoder.v
    Info (12023): Found entity 1: altera_up_video_itu_656_decoder
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v
    Info (12023): Found entity 1: altera_up_video_decoder_add_endofpacket
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_camera_decoder.v
    Info (12023): Found entity 1: altera_up_video_camera_decoder
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v
    Info (12023): Found entity 1: altera_up_video_dual_clock_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_in_decoder.v
    Info (12023): Found entity 1: de2_70_Video_In_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init"
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_35
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_70
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_av_config.v
    Info (12023): Found entity 1: de2_70_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer.v
    Info (12023): Found entity 1: de2_70_Pixel_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_vga_controller.v
    Info (12023): Found entity 1: de2_70_VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_dual_clock_fifo.v
    Info (12023): Found entity 1: de2_70_Dual_Clock_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_scaler.v
    Info (12023): Found entity 1: de2_70_Pixel_Scaler
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_rgb_resampler.v
    Info (12023): Found entity 1: de2_70_Pixel_RGB_Resampler
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer_dma.v
    Info (12023): Found entity 1: de2_70_Pixel_Buffer_DMA
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_clock_signals.v
    Info (12023): Found entity 1: de2_70_Clock_Signals
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_onchip_memory.v
    Info (12023): Found entity 1: de2_70_Onchip_Memory
Info (12021): Found 21 design units, including 21 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu.v
    Info (12023): Found entity 1: de2_70_CPU_register_bank_a_module
    Info (12023): Found entity 2: de2_70_CPU_register_bank_b_module
    Info (12023): Found entity 3: de2_70_CPU_nios2_oci_debug
    Info (12023): Found entity 4: de2_70_CPU_ociram_sp_ram_module
    Info (12023): Found entity 5: de2_70_CPU_nios2_ocimem
    Info (12023): Found entity 6: de2_70_CPU_nios2_avalon_reg
    Info (12023): Found entity 7: de2_70_CPU_nios2_oci_break
    Info (12023): Found entity 8: de2_70_CPU_nios2_oci_xbrk
    Info (12023): Found entity 9: de2_70_CPU_nios2_oci_dbrk
    Info (12023): Found entity 10: de2_70_CPU_nios2_oci_itrace
    Info (12023): Found entity 11: de2_70_CPU_nios2_oci_td_mode
    Info (12023): Found entity 12: de2_70_CPU_nios2_oci_dtrace
    Info (12023): Found entity 13: de2_70_CPU_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: de2_70_CPU_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: de2_70_CPU_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: de2_70_CPU_nios2_oci_fifo
    Info (12023): Found entity 17: de2_70_CPU_nios2_oci_pib
    Info (12023): Found entity 18: de2_70_CPU_nios2_oci_im
    Info (12023): Found entity 19: de2_70_CPU_nios2_performance_monitors
    Info (12023): Found entity 20: de2_70_CPU_nios2_oci
    Info (12023): Found entity 21: de2_70_CPU
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: de2_70_CPU_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: de2_70_CPU_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: de2_70_CPU_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu_oci_test_bench.v
    Info (12023): Found entity 1: de2_70_CPU_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cpu_test_bench.v
    Info (12023): Found entity 1: de2_70_CPU_test_bench
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/de2_70_d5m.vhd
    Info (12022): Found design unit 1: DE2_70_D5M-Structure
    Info (12023): Found entity 1: DE2_70_D5M
Error (10349): VHDL Association List error at DE2_70_D5M.vhd(132): formal "av_config_external_interface_SDAT" does not exist File: C:/Users/Francisco/Desktop/DE2_70_D5M/VHDL/DE2_70_D5M.vhd Line: 132
Info (144001): Generated suppressed messages file C:/Users/Francisco/Desktop/DE2_70_D5M/output_files/DE2_70_D5M.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings
    Error: Peak virtual memory: 514 megabytes
    Error: Processing ended: Tue Apr 17 11:58:44 2018
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Francisco/Desktop/DE2_70_D5M/output_files/DE2_70_D5M.map.smsg.


