
# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = modelsim/grlib
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_GRLIB = modelsim/grlib

# Define path to each design unit
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
IEEE__math_real = $(LIB_IEEE)/math_real/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GRLIB__xxor2__xxor_true = $(LIB_GRLIB)/xxor2/xxor_true.dat
GRLIB__xxor2 = $(LIB_GRLIB)/xxor2/_primary.dat
GRLIB__xxor1__xxor_regular = $(LIB_GRLIB)/xxor1/xxor_regular.dat
GRLIB__xxor1 = $(LIB_GRLIB)/xxor1/_primary.dat
GRLIB__xorstage_64__xorstage = $(LIB_GRLIB)/xorstage_64/xorstage.dat
GRLIB__xorstage_64 = $(LIB_GRLIB)/xorstage_64/_primary.dat
GRLIB__xorstage_32__xorstage = $(LIB_GRLIB)/xorstage_32/xorstage.dat
GRLIB__xorstage_32 = $(LIB_GRLIB)/xorstage_32/_primary.dat
GRLIB__xorstage_128__xorstage = $(LIB_GRLIB)/xorstage_128/xorstage.dat
GRLIB__xorstage_128 = $(LIB_GRLIB)/xorstage_128/_primary.dat
GRLIB__wallace_34_34__wallace = $(LIB_GRLIB)/wallace_34_34/wallace.dat
GRLIB__wallace_34_34 = $(LIB_GRLIB)/wallace_34_34/_primary.dat
GRLIB__wallace_34_18__wallace = $(LIB_GRLIB)/wallace_34_18/wallace.dat
GRLIB__wallace_34_18 = $(LIB_GRLIB)/wallace_34_18/_primary.dat
GRLIB__wallace_34_10__wallace = $(LIB_GRLIB)/wallace_34_10/wallace.dat
GRLIB__wallace_34_10 = $(LIB_GRLIB)/wallace_34_10/_primary.dat
GRLIB__wallace_18_18__wallace = $(LIB_GRLIB)/wallace_18_18/wallace.dat
GRLIB__wallace_18_18 = $(LIB_GRLIB)/wallace_18_18/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GRLIB__testlib__body = $(LIB_GRLIB)/testlib/body.dat
GRLIB__testlib = $(LIB_GRLIB)/testlib/_primary.dat
GRLIB__stdlib__body = $(LIB_GRLIB)/stdlib/body.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__stdio__body = $(LIB_GRLIB)/stdio/body.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB__sparc_disas__body = $(LIB_GRLIB)/sparc_disas/body.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__report_version__beh = $(LIB_GRLIB)/report_version/beh.dat
GRLIB__report_version = $(LIB_GRLIB)/report_version/_primary.dat
GRLIB__r_gate__r_gate = $(LIB_GRLIB)/r_gate/r_gate.dat
GRLIB__r_gate = $(LIB_GRLIB)/r_gate/_primary.dat
GRLIB__prestage_64__prestage = $(LIB_GRLIB)/prestage_64/prestage.dat
GRLIB__prestage_64 = $(LIB_GRLIB)/prestage_64/_primary.dat
GRLIB__prestage_32__prestage = $(LIB_GRLIB)/prestage_32/prestage.dat
GRLIB__prestage_32 = $(LIB_GRLIB)/prestage_32/_primary.dat
GRLIB__prestage_128__prestage = $(LIB_GRLIB)/prestage_128/prestage.dat
GRLIB__prestage_128 = $(LIB_GRLIB)/prestage_128/_primary.dat
GRLIB__pp_middle__pp_middle = $(LIB_GRLIB)/pp_middle/pp_middle.dat
GRLIB__pp_middle = $(LIB_GRLIB)/pp_middle/_primary.dat
GRLIB__pp_low__pp_low = $(LIB_GRLIB)/pp_low/pp_low.dat
GRLIB__pp_low = $(LIB_GRLIB)/pp_low/_primary.dat
GRLIB__pp_high__pp_high = $(LIB_GRLIB)/pp_high/pp_high.dat
GRLIB__pp_high = $(LIB_GRLIB)/pp_high/_primary.dat
GRLIB__multlib = $(LIB_GRLIB)/multlib/_primary.dat
GRLIB__multiplier_34_34__multiplier = $(LIB_GRLIB)/multiplier_34_34/multiplier.dat
GRLIB__multiplier_34_34 = $(LIB_GRLIB)/multiplier_34_34/_primary.dat
GRLIB__multiplier_34_18__multiplier = $(LIB_GRLIB)/multiplier_34_18/multiplier.dat
GRLIB__multiplier_34_18 = $(LIB_GRLIB)/multiplier_34_18/_primary.dat
GRLIB__multiplier_34_10__multiplier = $(LIB_GRLIB)/multiplier_34_10/multiplier.dat
GRLIB__multiplier_34_10 = $(LIB_GRLIB)/multiplier_34_10/_primary.dat
GRLIB__multiplier_18_18__multiplier = $(LIB_GRLIB)/multiplier_18_18/multiplier.dat
GRLIB__multiplier_18_18 = $(LIB_GRLIB)/multiplier_18_18/_primary.dat
GRLIB__mul_33_9__a = $(LIB_GRLIB)/mul_33_9/a.dat
GRLIB__mul_33_9 = $(LIB_GRLIB)/mul_33_9/_primary.dat
GRLIB__mul_33_33__a = $(LIB_GRLIB)/mul_33_33/a.dat
GRLIB__mul_33_33 = $(LIB_GRLIB)/mul_33_33/_primary.dat
GRLIB__mul_33_17__a = $(LIB_GRLIB)/mul_33_17/a.dat
GRLIB__mul_33_17 = $(LIB_GRLIB)/mul_33_17/_primary.dat
GRLIB__mul_17_17__a = $(LIB_GRLIB)/mul_17_17/a.dat
GRLIB__mul_17_17 = $(LIB_GRLIB)/mul_17_17/_primary.dat
GRLIB__invblock__invblock_regular = $(LIB_GRLIB)/invblock/invblock_regular.dat
GRLIB__invblock = $(LIB_GRLIB)/invblock/_primary.dat
GRLIB__half_adder__half_adder = $(LIB_GRLIB)/half_adder/half_adder.dat
GRLIB__half_adder = $(LIB_GRLIB)/half_adder/_primary.dat
GRLIB__full_adder__full_adder = $(LIB_GRLIB)/full_adder/full_adder.dat
GRLIB__full_adder = $(LIB_GRLIB)/full_adder/_primary.dat
GRLIB__fpu_disas__behav = $(LIB_GRLIB)/fpu_disas/behav.dat
GRLIB__fpu_disas = $(LIB_GRLIB)/fpu_disas/_primary.dat
GRLIB__flipflop__flipflop = $(LIB_GRLIB)/flipflop/flipflop.dat
GRLIB__flipflop = $(LIB_GRLIB)/flipflop/_primary.dat
GRLIB__dma2ahb_testpackage__body = $(LIB_GRLIB)/dma2ahb_testpackage/body.dat
GRLIB__dma2ahb_testpackage = $(LIB_GRLIB)/dma2ahb_testpackage/_primary.dat
GRLIB__dma2ahb_package = $(LIB_GRLIB)/dma2ahb_package/_primary.dat
GRLIB__dma2ahb__rtl = $(LIB_GRLIB)/dma2ahb/rtl.dat
GRLIB__dma2ahb = $(LIB_GRLIB)/dma2ahb/_primary.dat
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
GRLIB__decoder__decoder = $(LIB_GRLIB)/decoder/decoder.dat
GRLIB__decoder = $(LIB_GRLIB)/decoder/_primary.dat
GRLIB__dblctree_64__dblctree = $(LIB_GRLIB)/dblctree_64/dblctree.dat
GRLIB__dblctree_64 = $(LIB_GRLIB)/dblctree_64/_primary.dat
GRLIB__dblctree_32__dblctree = $(LIB_GRLIB)/dblctree_32/dblctree.dat
GRLIB__dblctree_32 = $(LIB_GRLIB)/dblctree_32/_primary.dat
GRLIB__dblctree_128__dblctree = $(LIB_GRLIB)/dblctree_128/dblctree.dat
GRLIB__dblctree_128 = $(LIB_GRLIB)/dblctree_128/_primary.dat
GRLIB__dblcadder_64_64__dblcadder = $(LIB_GRLIB)/dblcadder_64_64/dblcadder.dat
GRLIB__dblcadder_64_64 = $(LIB_GRLIB)/dblcadder_64_64/_primary.dat
GRLIB__dblcadder_32_32__dblcadder = $(LIB_GRLIB)/dblcadder_32_32/dblcadder.dat
GRLIB__dblcadder_32_32 = $(LIB_GRLIB)/dblcadder_32_32/_primary.dat
GRLIB__dblcadder_128_128__dblcadder = $(LIB_GRLIB)/dblcadder_128_128/dblcadder.dat
GRLIB__dblcadder_128_128 = $(LIB_GRLIB)/dblcadder_128_128/_primary.dat
GRLIB__dblc_6_128__dblc_6 = $(LIB_GRLIB)/dblc_6_128/dblc_6.dat
GRLIB__dblc_6_128 = $(LIB_GRLIB)/dblc_6_128/_primary.dat
GRLIB__dblc_5_64__dblc_5 = $(LIB_GRLIB)/dblc_5_64/dblc_5.dat
GRLIB__dblc_5_64 = $(LIB_GRLIB)/dblc_5_64/_primary.dat
GRLIB__dblc_5_128__dblc_5 = $(LIB_GRLIB)/dblc_5_128/dblc_5.dat
GRLIB__dblc_5_128 = $(LIB_GRLIB)/dblc_5_128/_primary.dat
GRLIB__dblc_4_64__dblc_4 = $(LIB_GRLIB)/dblc_4_64/dblc_4.dat
GRLIB__dblc_4_64 = $(LIB_GRLIB)/dblc_4_64/_primary.dat
GRLIB__dblc_4_32__dblc_4 = $(LIB_GRLIB)/dblc_4_32/dblc_4.dat
GRLIB__dblc_4_32 = $(LIB_GRLIB)/dblc_4_32/_primary.dat
GRLIB__dblc_4_128__dblc_4 = $(LIB_GRLIB)/dblc_4_128/dblc_4.dat
GRLIB__dblc_4_128 = $(LIB_GRLIB)/dblc_4_128/_primary.dat
GRLIB__dblc_3_64__dblc_3 = $(LIB_GRLIB)/dblc_3_64/dblc_3.dat
GRLIB__dblc_3_64 = $(LIB_GRLIB)/dblc_3_64/_primary.dat
GRLIB__dblc_3_32__dblc_3 = $(LIB_GRLIB)/dblc_3_32/dblc_3.dat
GRLIB__dblc_3_32 = $(LIB_GRLIB)/dblc_3_32/_primary.dat
GRLIB__dblc_3_128__dblc_3 = $(LIB_GRLIB)/dblc_3_128/dblc_3.dat
GRLIB__dblc_3_128 = $(LIB_GRLIB)/dblc_3_128/_primary.dat
GRLIB__dblc_2_64__dblc_2 = $(LIB_GRLIB)/dblc_2_64/dblc_2.dat
GRLIB__dblc_2_64 = $(LIB_GRLIB)/dblc_2_64/_primary.dat
GRLIB__dblc_2_32__dblc_2 = $(LIB_GRLIB)/dblc_2_32/dblc_2.dat
GRLIB__dblc_2_32 = $(LIB_GRLIB)/dblc_2_32/_primary.dat
GRLIB__dblc_2_128__dblc_2 = $(LIB_GRLIB)/dblc_2_128/dblc_2.dat
GRLIB__dblc_2_128 = $(LIB_GRLIB)/dblc_2_128/_primary.dat
GRLIB__dblc_1_64__dblc_1 = $(LIB_GRLIB)/dblc_1_64/dblc_1.dat
GRLIB__dblc_1_64 = $(LIB_GRLIB)/dblc_1_64/_primary.dat
GRLIB__dblc_1_32__dblc_1 = $(LIB_GRLIB)/dblc_1_32/dblc_1.dat
GRLIB__dblc_1_32 = $(LIB_GRLIB)/dblc_1_32/_primary.dat
GRLIB__dblc_1_128__dblc_1 = $(LIB_GRLIB)/dblc_1_128/dblc_1.dat
GRLIB__dblc_1_128 = $(LIB_GRLIB)/dblc_1_128/_primary.dat
GRLIB__dblc_0_64__dblc_0 = $(LIB_GRLIB)/dblc_0_64/dblc_0.dat
GRLIB__dblc_0_64 = $(LIB_GRLIB)/dblc_0_64/_primary.dat
GRLIB__dblc_0_32__dblc_0 = $(LIB_GRLIB)/dblc_0_32/dblc_0.dat
GRLIB__dblc_0_32 = $(LIB_GRLIB)/dblc_0_32/_primary.dat
GRLIB__dblc_0_128__dblc_0 = $(LIB_GRLIB)/dblc_0_128/dblc_0.dat
GRLIB__dblc_0_128 = $(LIB_GRLIB)/dblc_0_128/_primary.dat
GRLIB__cpu_disas__behav = $(LIB_GRLIB)/cpu_disas/behav.dat
GRLIB__cpu_disas = $(LIB_GRLIB)/cpu_disas/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__boothcoder_34_34__boothcoder = $(LIB_GRLIB)/boothcoder_34_34/boothcoder.dat
GRLIB__boothcoder_34_34 = $(LIB_GRLIB)/boothcoder_34_34/_primary.dat
GRLIB__boothcoder_34_18__boothcoder = $(LIB_GRLIB)/boothcoder_34_18/boothcoder.dat
GRLIB__boothcoder_34_18 = $(LIB_GRLIB)/boothcoder_34_18/_primary.dat
GRLIB__boothcoder_34_10__boothcoder = $(LIB_GRLIB)/boothcoder_34_10/boothcoder.dat
GRLIB__boothcoder_34_10 = $(LIB_GRLIB)/boothcoder_34_10/_primary.dat
GRLIB__boothcoder_18_18__boothcoder = $(LIB_GRLIB)/boothcoder_18_18/boothcoder.dat
GRLIB__boothcoder_18_18 = $(LIB_GRLIB)/boothcoder_18_18/_primary.dat
GRLIB__blocks = $(LIB_GRLIB)/blocks/_primary.dat
GRLIB__block2a__block2a_regular = $(LIB_GRLIB)/block2a/block2a_regular.dat
GRLIB__block2a = $(LIB_GRLIB)/block2a/_primary.dat
GRLIB__block2__block2_regular = $(LIB_GRLIB)/block2/block2_regular.dat
GRLIB__block2 = $(LIB_GRLIB)/block2/_primary.dat
GRLIB__block1a__block1a_regular = $(LIB_GRLIB)/block1a/block1a_regular.dat
GRLIB__block1a = $(LIB_GRLIB)/block1a/_primary.dat
GRLIB__block1__block1_regular = $(LIB_GRLIB)/block1/block1_regular.dat
GRLIB__block1 = $(LIB_GRLIB)/block1/_primary.dat
GRLIB__block0__block0_regular = $(LIB_GRLIB)/block0/block0_regular.dat
GRLIB__block0 = $(LIB_GRLIB)/block0/_primary.dat
GRLIB__at_util__body = $(LIB_GRLIB)/at_util/body.dat
GRLIB__at_util = $(LIB_GRLIB)/at_util/_primary.dat
GRLIB__at_pkg = $(LIB_GRLIB)/at_pkg/_primary.dat
GRLIB__at_ahbs__sim = $(LIB_GRLIB)/at_ahbs/sim.dat
GRLIB__at_ahbs = $(LIB_GRLIB)/at_ahbs/_primary.dat
GRLIB__at_ahb_slv_pkg__body = $(LIB_GRLIB)/at_ahb_slv_pkg/body.dat
GRLIB__at_ahb_slv_pkg = $(LIB_GRLIB)/at_ahb_slv_pkg/_primary.dat
GRLIB__at_ahb_slv__sim = $(LIB_GRLIB)/at_ahb_slv/sim.dat
GRLIB__at_ahb_slv = $(LIB_GRLIB)/at_ahb_slv/_primary.dat
GRLIB__at_ahb_mst_pkg__body = $(LIB_GRLIB)/at_ahb_mst_pkg/body.dat
GRLIB__at_ahb_mst_pkg = $(LIB_GRLIB)/at_ahb_mst_pkg/_primary.dat
GRLIB__at_ahb_mst__beh = $(LIB_GRLIB)/at_ahb_mst/beh.dat
GRLIB__at_ahb_mst = $(LIB_GRLIB)/at_ahb_mst/_primary.dat
GRLIB__at_ahb_ctrl__rtl = $(LIB_GRLIB)/at_ahb_ctrl/rtl.dat
GRLIB__at_ahb_ctrl = $(LIB_GRLIB)/at_ahb_ctrl/_primary.dat
GRLIB__apbctrl__rtl = $(LIB_GRLIB)/apbctrl/rtl.dat
GRLIB__apbctrl = $(LIB_GRLIB)/apbctrl/_primary.dat
GRLIB__amba_testpackage__body = $(LIB_GRLIB)/amba_testpackage/body.dat
GRLIB__amba_testpackage = $(LIB_GRLIB)/amba_testpackage/_primary.dat
GRLIB__amba__body = $(LIB_GRLIB)/amba/body.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__ahbdefmst__rtl = $(LIB_GRLIB)/ahbdefmst/rtl.dat
GRLIB__ahbdefmst = $(LIB_GRLIB)/ahbdefmst/_primary.dat
GRLIB__ahbctrl__rtl = $(LIB_GRLIB)/ahbctrl/rtl.dat
GRLIB__ahbctrl = $(LIB_GRLIB)/ahbctrl/_primary.dat
GRLIB__add32__a = $(LIB_GRLIB)/add32/a.dat
GRLIB__add32 = $(LIB_GRLIB)/add32/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(GRLIB__xxor2__xxor_true) \
    $(GRLIB__xxor2) \
    $(GRLIB__xxor1__xxor_regular) \
    $(GRLIB__xxor1) \
    $(GRLIB__xorstage_64__xorstage) \
    $(GRLIB__xorstage_64) \
    $(GRLIB__xorstage_32__xorstage) \
    $(GRLIB__xorstage_32) \
    $(GRLIB__xorstage_128__xorstage) \
    $(GRLIB__xorstage_128) \
    $(GRLIB__wallace_34_34__wallace) \
    $(GRLIB__wallace_34_34) \
    $(GRLIB__wallace_34_18__wallace) \
    $(GRLIB__wallace_34_18) \
    $(GRLIB__wallace_34_10__wallace) \
    $(GRLIB__wallace_34_10) \
    $(GRLIB__wallace_18_18__wallace) \
    $(GRLIB__wallace_18_18) \
    $(GRLIB__version) \
    $(GRLIB__testlib__body) \
    $(GRLIB__testlib) \
    $(GRLIB__stdlib__body) \
    $(GRLIB__stdlib) \
    $(GRLIB__stdio__body) \
    $(GRLIB__stdio) \
    $(GRLIB__sparc_disas__body) \
    $(GRLIB__sparc_disas) \
    $(GRLIB__sparc) \
    $(GRLIB__report_version__beh) \
    $(GRLIB__report_version) \
    $(GRLIB__r_gate__r_gate) \
    $(GRLIB__r_gate) \
    $(GRLIB__prestage_64__prestage) \
    $(GRLIB__prestage_64) \
    $(GRLIB__prestage_32__prestage) \
    $(GRLIB__prestage_32) \
    $(GRLIB__prestage_128__prestage) \
    $(GRLIB__prestage_128) \
    $(GRLIB__pp_middle__pp_middle) \
    $(GRLIB__pp_middle) \
    $(GRLIB__pp_low__pp_low) \
    $(GRLIB__pp_low) \
    $(GRLIB__pp_high__pp_high) \
    $(GRLIB__pp_high) \
    $(GRLIB__multlib) \
    $(GRLIB__multiplier_34_34__multiplier) \
    $(GRLIB__multiplier_34_34) \
    $(GRLIB__multiplier_34_18__multiplier) \
    $(GRLIB__multiplier_34_18) \
    $(GRLIB__multiplier_34_10__multiplier) \
    $(GRLIB__multiplier_34_10) \
    $(GRLIB__multiplier_18_18__multiplier) \
    $(GRLIB__multiplier_18_18) \
    $(GRLIB__mul_33_9__a) \
    $(GRLIB__mul_33_9) \
    $(GRLIB__mul_33_33__a) \
    $(GRLIB__mul_33_33) \
    $(GRLIB__mul_33_17__a) \
    $(GRLIB__mul_33_17) \
    $(GRLIB__mul_17_17__a) \
    $(GRLIB__mul_17_17) \
    $(GRLIB__invblock__invblock_regular) \
    $(GRLIB__invblock) \
    $(GRLIB__half_adder__half_adder) \
    $(GRLIB__half_adder) \
    $(GRLIB__full_adder__full_adder) \
    $(GRLIB__full_adder) \
    $(GRLIB__fpu_disas__behav) \
    $(GRLIB__fpu_disas) \
    $(GRLIB__flipflop__flipflop) \
    $(GRLIB__flipflop) \
    $(GRLIB__dma2ahb_testpackage__body) \
    $(GRLIB__dma2ahb_testpackage) \
    $(GRLIB__dma2ahb_package) \
    $(GRLIB__dma2ahb__rtl) \
    $(GRLIB__dma2ahb) \
    $(GRLIB__devices) \
    $(GRLIB__decoder__decoder) \
    $(GRLIB__decoder) \
    $(GRLIB__dblctree_64__dblctree) \
    $(GRLIB__dblctree_64) \
    $(GRLIB__dblctree_32__dblctree) \
    $(GRLIB__dblctree_32) \
    $(GRLIB__dblctree_128__dblctree) \
    $(GRLIB__dblctree_128) \
    $(GRLIB__dblcadder_64_64__dblcadder) \
    $(GRLIB__dblcadder_64_64) \
    $(GRLIB__dblcadder_32_32__dblcadder) \
    $(GRLIB__dblcadder_32_32) \
    $(GRLIB__dblcadder_128_128__dblcadder) \
    $(GRLIB__dblcadder_128_128) \
    $(GRLIB__dblc_6_128__dblc_6) \
    $(GRLIB__dblc_6_128) \
    $(GRLIB__dblc_5_64__dblc_5) \
    $(GRLIB__dblc_5_64) \
    $(GRLIB__dblc_5_128__dblc_5) \
    $(GRLIB__dblc_5_128) \
    $(GRLIB__dblc_4_64__dblc_4) \
    $(GRLIB__dblc_4_64) \
    $(GRLIB__dblc_4_32__dblc_4) \
    $(GRLIB__dblc_4_32) \
    $(GRLIB__dblc_4_128__dblc_4) \
    $(GRLIB__dblc_4_128) \
    $(GRLIB__dblc_3_64__dblc_3) \
    $(GRLIB__dblc_3_64) \
    $(GRLIB__dblc_3_32__dblc_3) \
    $(GRLIB__dblc_3_32) \
    $(GRLIB__dblc_3_128__dblc_3) \
    $(GRLIB__dblc_3_128) \
    $(GRLIB__dblc_2_64__dblc_2) \
    $(GRLIB__dblc_2_64) \
    $(GRLIB__dblc_2_32__dblc_2) \
    $(GRLIB__dblc_2_32) \
    $(GRLIB__dblc_2_128__dblc_2) \
    $(GRLIB__dblc_2_128) \
    $(GRLIB__dblc_1_64__dblc_1) \
    $(GRLIB__dblc_1_64) \
    $(GRLIB__dblc_1_32__dblc_1) \
    $(GRLIB__dblc_1_32) \
    $(GRLIB__dblc_1_128__dblc_1) \
    $(GRLIB__dblc_1_128) \
    $(GRLIB__dblc_0_64__dblc_0) \
    $(GRLIB__dblc_0_64) \
    $(GRLIB__dblc_0_32__dblc_0) \
    $(GRLIB__dblc_0_32) \
    $(GRLIB__dblc_0_128__dblc_0) \
    $(GRLIB__dblc_0_128) \
    $(GRLIB__cpu_disas__behav) \
    $(GRLIB__cpu_disas) \
    $(GRLIB__config) \
    $(GRLIB__boothcoder_34_34__boothcoder) \
    $(GRLIB__boothcoder_34_34) \
    $(GRLIB__boothcoder_34_18__boothcoder) \
    $(GRLIB__boothcoder_34_18) \
    $(GRLIB__boothcoder_34_10__boothcoder) \
    $(GRLIB__boothcoder_34_10) \
    $(GRLIB__boothcoder_18_18__boothcoder) \
    $(GRLIB__boothcoder_18_18) \
    $(GRLIB__blocks) \
    $(GRLIB__block2a__block2a_regular) \
    $(GRLIB__block2a) \
    $(GRLIB__block2__block2_regular) \
    $(GRLIB__block2) \
    $(GRLIB__block1a__block1a_regular) \
    $(GRLIB__block1a) \
    $(GRLIB__block1__block1_regular) \
    $(GRLIB__block1) \
    $(GRLIB__block0__block0_regular) \
    $(GRLIB__block0) \
    $(GRLIB__at_util__body) \
    $(GRLIB__at_util) \
    $(GRLIB__at_pkg) \
    $(GRLIB__at_ahbs__sim) \
    $(GRLIB__at_ahbs) \
    $(GRLIB__at_ahb_slv_pkg__body) \
    $(GRLIB__at_ahb_slv_pkg) \
    $(GRLIB__at_ahb_slv__sim) \
    $(GRLIB__at_ahb_slv) \
    $(GRLIB__at_ahb_mst_pkg__body) \
    $(GRLIB__at_ahb_mst_pkg) \
    $(GRLIB__at_ahb_mst__beh) \
    $(GRLIB__at_ahb_mst) \
    $(GRLIB__at_ahb_ctrl__rtl) \
    $(GRLIB__at_ahb_ctrl) \
    $(GRLIB__apbctrl__rtl) \
    $(GRLIB__apbctrl) \
    $(GRLIB__amba_testpackage__body) \
    $(GRLIB__amba_testpackage) \
    $(GRLIB__amba__body) \
    $(GRLIB__amba) \
    $(GRLIB__ahbdefmst__rtl) \
    $(GRLIB__ahbdefmst) \
    $(GRLIB__ahbctrl__rtl) \
    $(GRLIB__ahbctrl) \
    $(GRLIB__add32__a) \
    $(GRLIB__add32)

$(GRLIB__ahbctrl) \
$(GRLIB__ahbctrl__rtl) : ../../lib/grlib/amba/ahbctrl.vhd \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/ahbctrl.vhd

$(GRLIB__ahbdefmst) \
$(GRLIB__ahbdefmst__rtl) : ../../lib/grlib/amba/defmst.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/defmst.vhd

$(GRLIB__amba) \
$(GRLIB__amba__body) : ../../lib/grlib/amba/amba.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/amba.vhd

$(GRLIB__amba_testpackage) \
$(GRLIB__amba_testpackage__body) : ../../lib/grlib/amba/amba_tp.vhd \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/amba_tp.vhd

$(GRLIB__apbctrl) \
$(GRLIB__apbctrl__rtl) : ../../lib/grlib/amba/apbctrl.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/apbctrl.vhd

$(GRLIB__at_ahb_ctrl) \
$(GRLIB__at_ahb_ctrl__rtl) : ../../lib/grlib/amba/at/at_ahb_ctrl.vhd \
		$(GRLIB__devices) \
		$(GRLIB__stdio) \
		$(GRLIB__testlib) \
		$(GRLIB__at_pkg) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(IEEE__math_real) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/at/at_ahb_ctrl.vhd

$(GRLIB__at_ahb_mst) \
$(GRLIB__at_ahb_mst__beh) : ../../lib/grlib/amba/at/at_ahb_mst.vhd \
		$(GRLIB__at_ahb_mst_pkg) \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__at_pkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/at/at_ahb_mst.vhd

$(GRLIB__at_ahb_mst_pkg) \
$(GRLIB__at_ahb_mst_pkg__body) : ../../lib/grlib/amba/at/at_ahb_mst_pkg.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__at_pkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/at/at_ahb_mst_pkg.vhd

$(GRLIB__at_ahb_slv) \
$(GRLIB__at_ahb_slv__sim) : ../../lib/grlib/amba/at/at_ahb_slv.vhd \
		$(GRLIB__at_ahb_slv_pkg) \
		$(GRLIB__stdio) \
		$(GRLIB__testlib) \
		$(GRLIB__at_pkg) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(IEEE__math_real)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/at/at_ahb_slv.vhd

$(GRLIB__at_ahb_slv_pkg) \
$(GRLIB__at_ahb_slv_pkg__body) : ../../lib/grlib/amba/at/at_ahb_slv_pkg.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__at_pkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/at/at_ahb_slv_pkg.vhd

$(GRLIB__at_ahbs) \
$(GRLIB__at_ahbs__sim) : ../../lib/grlib/amba/at/at_ahbs.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__at_pkg) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/at/at_ahbs.vhd

$(GRLIB__at_pkg) : ../../lib/grlib/amba/at/at_pkg.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/at/at_pkg.vhd

$(GRLIB__at_util) \
$(GRLIB__at_util__body) : ../../lib/grlib/amba/at/at_util.vhd \
		$(GRLIB__at_ahb_slv_pkg) \
		$(GRLIB__at_ahb_mst_pkg) \
		$(GRLIB__at_pkg) \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/at/at_util.vhd

$(GRLIB__config) : ../../lib/grlib/stdlib/config.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/config.vhd

$(GRLIB__devices) : ../../lib/grlib/amba/devices.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/devices.vhd

$(GRLIB__dma2ahb) \
$(GRLIB__dma2ahb__rtl) : ../../lib/grlib/amba/dma2ahb.vhd \
		$(GRLIB__dma2ahb_package) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb.vhd

$(GRLIB__dma2ahb_package) : ../../lib/grlib/amba/dma2ahb_pkg.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb_pkg.vhd

$(GRLIB__dma2ahb_testpackage) \
$(GRLIB__dma2ahb_testpackage__body) : ../../lib/grlib/amba/dma2ahb_tp.vhd \
		$(GRLIB__dma2ahb_package) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb_tp.vhd

$(GRLIB__cpu_disas) \
$(GRLIB__cpu_disas__behav) \
$(GRLIB__fpu_disas) \
$(GRLIB__fpu_disas__behav) : ../../lib/grlib/sparc/cpu_disas.vhd \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/cpu_disas.vhd

$(GRLIB__multlib) : ../../lib/grlib/modgen/multlib.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/modgen/multlib.vhd

$(GRLIB__report_version) \
$(GRLIB__report_version__beh) : ../../lib/grlib/util/util.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/util/util.vhd

$(GRLIB__sparc) : ../../lib/grlib/sparc/sparc.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/sparc.vhd

$(GRLIB__sparc_disas) \
$(GRLIB__sparc_disas__body) : ../../lib/grlib/sparc/sparc_disas.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/sparc_disas.vhd

$(GRLIB__stdio) \
$(GRLIB__stdio__body) : ../../lib/grlib/stdlib/stdio.vhd \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/stdio.vhd

$(GRLIB__stdlib) \
$(GRLIB__stdlib__body) : ../../lib/grlib/stdlib/stdlib.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/stdlib.vhd

$(GRLIB__testlib) \
$(GRLIB__testlib__body) : ../../lib/grlib/stdlib/testlib.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/testlib.vhd

$(GRLIB__version) : ../../lib/grlib/stdlib/version.vhd \
		$(STD__textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/version.vhd

$(GRLIB__add32) \
$(GRLIB__add32__a) \
$(GRLIB__block0) \
$(GRLIB__block0__block0_regular) \
$(GRLIB__block1) \
$(GRLIB__block1__block1_regular) \
$(GRLIB__block1a) \
$(GRLIB__block1a__block1a_regular) \
$(GRLIB__block2) \
$(GRLIB__block2__block2_regular) \
$(GRLIB__block2a) \
$(GRLIB__block2a__block2a_regular) \
$(GRLIB__blocks) \
$(GRLIB__boothcoder_18_18) \
$(GRLIB__boothcoder_18_18__boothcoder) \
$(GRLIB__boothcoder_34_10) \
$(GRLIB__boothcoder_34_10__boothcoder) \
$(GRLIB__boothcoder_34_18) \
$(GRLIB__boothcoder_34_18__boothcoder) \
$(GRLIB__boothcoder_34_34) \
$(GRLIB__boothcoder_34_34__boothcoder) \
$(GRLIB__dblc_0_128) \
$(GRLIB__dblc_0_128__dblc_0) \
$(GRLIB__dblc_0_32) \
$(GRLIB__dblc_0_32__dblc_0) \
$(GRLIB__dblc_0_64) \
$(GRLIB__dblc_0_64__dblc_0) \
$(GRLIB__dblc_1_128) \
$(GRLIB__dblc_1_128__dblc_1) \
$(GRLIB__dblc_1_32) \
$(GRLIB__dblc_1_32__dblc_1) \
$(GRLIB__dblc_1_64) \
$(GRLIB__dblc_1_64__dblc_1) \
$(GRLIB__dblc_2_128) \
$(GRLIB__dblc_2_128__dblc_2) \
$(GRLIB__dblc_2_32) \
$(GRLIB__dblc_2_32__dblc_2) \
$(GRLIB__dblc_2_64) \
$(GRLIB__dblc_2_64__dblc_2) \
$(GRLIB__dblc_3_128) \
$(GRLIB__dblc_3_128__dblc_3) \
$(GRLIB__dblc_3_32) \
$(GRLIB__dblc_3_32__dblc_3) \
$(GRLIB__dblc_3_64) \
$(GRLIB__dblc_3_64__dblc_3) \
$(GRLIB__dblc_4_128) \
$(GRLIB__dblc_4_128__dblc_4) \
$(GRLIB__dblc_4_32) \
$(GRLIB__dblc_4_32__dblc_4) \
$(GRLIB__dblc_4_64) \
$(GRLIB__dblc_4_64__dblc_4) \
$(GRLIB__dblc_5_128) \
$(GRLIB__dblc_5_128__dblc_5) \
$(GRLIB__dblc_5_64) \
$(GRLIB__dblc_5_64__dblc_5) \
$(GRLIB__dblc_6_128) \
$(GRLIB__dblc_6_128__dblc_6) \
$(GRLIB__dblcadder_128_128) \
$(GRLIB__dblcadder_128_128__dblcadder) \
$(GRLIB__dblcadder_32_32) \
$(GRLIB__dblcadder_32_32__dblcadder) \
$(GRLIB__dblcadder_64_64) \
$(GRLIB__dblcadder_64_64__dblcadder) \
$(GRLIB__dblctree_128) \
$(GRLIB__dblctree_128__dblctree) \
$(GRLIB__dblctree_32) \
$(GRLIB__dblctree_32__dblctree) \
$(GRLIB__dblctree_64) \
$(GRLIB__dblctree_64__dblctree) \
$(GRLIB__decoder) \
$(GRLIB__decoder__decoder) \
$(GRLIB__flipflop) \
$(GRLIB__flipflop__flipflop) \
$(GRLIB__full_adder) \
$(GRLIB__full_adder__full_adder) \
$(GRLIB__half_adder) \
$(GRLIB__half_adder__half_adder) \
$(GRLIB__invblock) \
$(GRLIB__invblock__invblock_regular) \
$(GRLIB__mul_17_17) \
$(GRLIB__mul_17_17__a) \
$(GRLIB__mul_33_17) \
$(GRLIB__mul_33_17__a) \
$(GRLIB__mul_33_33) \
$(GRLIB__mul_33_33__a) \
$(GRLIB__mul_33_9) \
$(GRLIB__mul_33_9__a) \
$(GRLIB__multiplier_18_18) \
$(GRLIB__multiplier_18_18__multiplier) \
$(GRLIB__multiplier_34_10) \
$(GRLIB__multiplier_34_10__multiplier) \
$(GRLIB__multiplier_34_18) \
$(GRLIB__multiplier_34_18__multiplier) \
$(GRLIB__multiplier_34_34) \
$(GRLIB__multiplier_34_34__multiplier) \
$(GRLIB__pp_high) \
$(GRLIB__pp_high__pp_high) \
$(GRLIB__pp_low) \
$(GRLIB__pp_low__pp_low) \
$(GRLIB__pp_middle) \
$(GRLIB__pp_middle__pp_middle) \
$(GRLIB__prestage_128) \
$(GRLIB__prestage_128__prestage) \
$(GRLIB__prestage_32) \
$(GRLIB__prestage_32__prestage) \
$(GRLIB__prestage_64) \
$(GRLIB__prestage_64__prestage) \
$(GRLIB__r_gate) \
$(GRLIB__r_gate__r_gate) \
$(GRLIB__wallace_18_18) \
$(GRLIB__wallace_18_18__wallace) \
$(GRLIB__wallace_34_10) \
$(GRLIB__wallace_34_10__wallace) \
$(GRLIB__wallace_34_18) \
$(GRLIB__wallace_34_18__wallace) \
$(GRLIB__wallace_34_34) \
$(GRLIB__wallace_34_34__wallace) \
$(GRLIB__xorstage_128) \
$(GRLIB__xorstage_128__xorstage) \
$(GRLIB__xorstage_32) \
$(GRLIB__xorstage_32__xorstage) \
$(GRLIB__xorstage_64) \
$(GRLIB__xorstage_64__xorstage) \
$(GRLIB__xxor1) \
$(GRLIB__xxor1__xxor_regular) \
$(GRLIB__xxor2) \
$(GRLIB__xxor2__xxor_true) : ../../lib/grlib/modgen/leaves.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/modgen/leaves.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/unisim
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_UNISIM = modelsim/unisim

# Define path to each design unit
IEEE__std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
IEEE__std_logic_signed = $(LIB_IEEE)/std_logic_signed/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
IEEE__vital_timing = $(LIB_IEEE)/vital_timing/_primary.dat
IEEE__vital_primitives = $(LIB_IEEE)/vital_primitives/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
UNISIM__xorcy_l__xorcy_l_v = $(LIB_UNISIM)/xorcy_l/xorcy_l_v.dat
UNISIM__xorcy_l = $(LIB_UNISIM)/xorcy_l/_primary.dat
UNISIM__xorcy__xorcy_v = $(LIB_UNISIM)/xorcy/xorcy_v.dat
UNISIM__xorcy = $(LIB_UNISIM)/xorcy/_primary.dat
UNISIM__xor2__xor2_v = $(LIB_UNISIM)/xor2/xor2_v.dat
UNISIM__xor2 = $(LIB_UNISIM)/xor2/_primary.dat
UNISIM__x_dcm_sp_maximum_period_check__x_dcm_sp_maximum_period_check_v = $(LIB_UNISIM)/x_dcm_sp_maximum_period_check/x_dcm_sp_maximum_period_check_v.dat
UNISIM__x_dcm_sp_maximum_period_check = $(LIB_UNISIM)/x_dcm_sp_maximum_period_check/_primary.dat
UNISIM__x_dcm_sp_clock_lost__x_dcm_sp_clock_lost_v = $(LIB_UNISIM)/x_dcm_sp_clock_lost/x_dcm_sp_clock_lost_v.dat
UNISIM__x_dcm_sp_clock_lost = $(LIB_UNISIM)/x_dcm_sp_clock_lost/_primary.dat
UNISIM__x_dcm_sp_clock_divide_by_2__x_dcm_sp_clock_divide_by_2_v = $(LIB_UNISIM)/x_dcm_sp_clock_divide_by_2/x_dcm_sp_clock_divide_by_2_v.dat
UNISIM__x_dcm_sp_clock_divide_by_2 = $(LIB_UNISIM)/x_dcm_sp_clock_divide_by_2/_primary.dat
UNISIM__x_dcm_sp__x_dcm_sp_v = $(LIB_UNISIM)/x_dcm_sp/x_dcm_sp_v.dat
UNISIM__x_dcm_sp = $(LIB_UNISIM)/x_dcm_sp/_primary.dat
UNISIM__x_dcm_maximum_period_check__x_dcm_maximum_period_check_v = $(LIB_UNISIM)/x_dcm_maximum_period_check/x_dcm_maximum_period_check_v.dat
UNISIM__x_dcm_maximum_period_check = $(LIB_UNISIM)/x_dcm_maximum_period_check/_primary.dat
UNISIM__x_dcm_clock_lost__x_dcm_clock_lost_v = $(LIB_UNISIM)/x_dcm_clock_lost/x_dcm_clock_lost_v.dat
UNISIM__x_dcm_clock_lost = $(LIB_UNISIM)/x_dcm_clock_lost/_primary.dat
UNISIM__x_dcm_clock_divide_by_2__x_dcm_clock_divide_by_2_v = $(LIB_UNISIM)/x_dcm_clock_divide_by_2/x_dcm_clock_divide_by_2_v.dat
UNISIM__x_dcm_clock_divide_by_2 = $(LIB_UNISIM)/x_dcm_clock_divide_by_2/_primary.dat
UNISIM__x_dcm__x_dcm_v = $(LIB_UNISIM)/x_dcm/x_dcm_v.dat
UNISIM__x_dcm = $(LIB_UNISIM)/x_dcm/_primary.dat
UNISIM__x_clkdll_maximum_period_check__x_clkdll_maximum_period_check_v = $(LIB_UNISIM)/x_clkdll_maximum_period_check/x_clkdll_maximum_period_check_v.dat
UNISIM__x_clkdll_maximum_period_check = $(LIB_UNISIM)/x_clkdll_maximum_period_check/_primary.dat
UNISIM__vpkg__body = $(LIB_UNISIM)/vpkg/body.dat
UNISIM__vpkg = $(LIB_UNISIM)/vpkg/_primary.dat
UNISIM__vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
UNISIM__vcc__vcc_v = $(LIB_UNISIM)/vcc/vcc_v.dat
UNISIM__vcc = $(LIB_UNISIM)/vcc/_primary.dat
UNISIM__sysmon__sysmon_v = $(LIB_UNISIM)/sysmon/sysmon_v.dat
UNISIM__sysmon = $(LIB_UNISIM)/sysmon/_primary.dat
UNISIM__srlc16e__srlc16e_v = $(LIB_UNISIM)/srlc16e/srlc16e_v.dat
UNISIM__srlc16e = $(LIB_UNISIM)/srlc16e/_primary.dat
UNISIM__srl16e__srl16e_v = $(LIB_UNISIM)/srl16e/srl16e_v.dat
UNISIM__srl16e = $(LIB_UNISIM)/srl16e/_primary.dat
UNISIM__srl16__srl16_v = $(LIB_UNISIM)/srl16/srl16_v.dat
UNISIM__srl16 = $(LIB_UNISIM)/srl16/_primary.dat
UNISIM__simple_simprim = $(LIB_UNISIM)/simple_simprim/_primary.dat
UNISIM__rom64x1__rom64x1_v = $(LIB_UNISIM)/rom64x1/rom64x1_v.dat
UNISIM__rom64x1 = $(LIB_UNISIM)/rom64x1/_primary.dat
UNISIM__rom32x1__rom32x1_v = $(LIB_UNISIM)/rom32x1/rom32x1_v.dat
UNISIM__rom32x1 = $(LIB_UNISIM)/rom32x1/_primary.dat
UNISIM__rom256x1__rom256x1_v = $(LIB_UNISIM)/rom256x1/rom256x1_v.dat
UNISIM__rom256x1 = $(LIB_UNISIM)/rom256x1/_primary.dat
UNISIM__rom16x1__rom16x1_v = $(LIB_UNISIM)/rom16x1/rom16x1_v.dat
UNISIM__rom16x1 = $(LIB_UNISIM)/rom16x1/_primary.dat
UNISIM__rom128x1__rom128x1_v = $(LIB_UNISIM)/rom128x1/rom128x1_v.dat
UNISIM__rom128x1 = $(LIB_UNISIM)/rom128x1/_primary.dat
UNISIM__ramb4_sx_sx__behav = $(LIB_UNISIM)/ramb4_sx_sx/behav.dat
UNISIM__ramb4_sx_sx = $(LIB_UNISIM)/ramb4_sx_sx/_primary.dat
UNISIM__ramb4_s8_s8__behav = $(LIB_UNISIM)/ramb4_s8_s8/behav.dat
UNISIM__ramb4_s8_s8 = $(LIB_UNISIM)/ramb4_s8_s8/_primary.dat
UNISIM__ramb4_s8__behav = $(LIB_UNISIM)/ramb4_s8/behav.dat
UNISIM__ramb4_s8 = $(LIB_UNISIM)/ramb4_s8/_primary.dat
UNISIM__ramb4_s4_s4__behav = $(LIB_UNISIM)/ramb4_s4_s4/behav.dat
UNISIM__ramb4_s4_s4 = $(LIB_UNISIM)/ramb4_s4_s4/_primary.dat
UNISIM__ramb4_s4__behav = $(LIB_UNISIM)/ramb4_s4/behav.dat
UNISIM__ramb4_s4 = $(LIB_UNISIM)/ramb4_s4/_primary.dat
UNISIM__ramb4_s2_s2__behav = $(LIB_UNISIM)/ramb4_s2_s2/behav.dat
UNISIM__ramb4_s2_s2 = $(LIB_UNISIM)/ramb4_s2_s2/_primary.dat
UNISIM__ramb4_s2__behav = $(LIB_UNISIM)/ramb4_s2/behav.dat
UNISIM__ramb4_s2 = $(LIB_UNISIM)/ramb4_s2/_primary.dat
UNISIM__ramb4_s1_s1__behav = $(LIB_UNISIM)/ramb4_s1_s1/behav.dat
UNISIM__ramb4_s1_s1 = $(LIB_UNISIM)/ramb4_s1_s1/_primary.dat
UNISIM__ramb4_s16_s16__behav = $(LIB_UNISIM)/ramb4_s16_s16/behav.dat
UNISIM__ramb4_s16_s16 = $(LIB_UNISIM)/ramb4_s16_s16/_primary.dat
UNISIM__ramb4_s16__behav = $(LIB_UNISIM)/ramb4_s16/behav.dat
UNISIM__ramb4_s16 = $(LIB_UNISIM)/ramb4_s16/_primary.dat
UNISIM__ramb4_s1__behav = $(LIB_UNISIM)/ramb4_s1/behav.dat
UNISIM__ramb4_s1 = $(LIB_UNISIM)/ramb4_s1/_primary.dat
UNISIM__ramb4_generic__behavioral = $(LIB_UNISIM)/ramb4_generic/behavioral.dat
UNISIM__ramb4_generic = $(LIB_UNISIM)/ramb4_generic/_primary.dat
UNISIM__ramb36__ramb36_v = $(LIB_UNISIM)/ramb36/ramb36_v.dat
UNISIM__ramb36 = $(LIB_UNISIM)/ramb36/_primary.dat
UNISIM__ramb18__ramb18_v = $(LIB_UNISIM)/ramb18/ramb18_v.dat
UNISIM__ramb18 = $(LIB_UNISIM)/ramb18/_primary.dat
UNISIM__ramb16_sx__behav = $(LIB_UNISIM)/ramb16_sx/behav.dat
UNISIM__ramb16_sx = $(LIB_UNISIM)/ramb16_sx/_primary.dat
UNISIM__ramb16_s9_s9__behav = $(LIB_UNISIM)/ramb16_s9_s9/behav.dat
UNISIM__ramb16_s9_s9 = $(LIB_UNISIM)/ramb16_s9_s9/_primary.dat
UNISIM__ramb16_s9__behav = $(LIB_UNISIM)/ramb16_s9/behav.dat
UNISIM__ramb16_s9 = $(LIB_UNISIM)/ramb16_s9/_primary.dat
UNISIM__ramb16_s4_s4__behav = $(LIB_UNISIM)/ramb16_s4_s4/behav.dat
UNISIM__ramb16_s4_s4 = $(LIB_UNISIM)/ramb16_s4_s4/_primary.dat
UNISIM__ramb16_s4__behav = $(LIB_UNISIM)/ramb16_s4/behav.dat
UNISIM__ramb16_s4 = $(LIB_UNISIM)/ramb16_s4/_primary.dat
UNISIM__ramb16_s36_s36__behav = $(LIB_UNISIM)/ramb16_s36_s36/behav.dat
UNISIM__ramb16_s36_s36 = $(LIB_UNISIM)/ramb16_s36_s36/_primary.dat
UNISIM__ramb16_s36__behav = $(LIB_UNISIM)/ramb16_s36/behav.dat
UNISIM__ramb16_s36 = $(LIB_UNISIM)/ramb16_s36/_primary.dat
UNISIM__ramb16_s2_s2__behav = $(LIB_UNISIM)/ramb16_s2_s2/behav.dat
UNISIM__ramb16_s2_s2 = $(LIB_UNISIM)/ramb16_s2_s2/_primary.dat
UNISIM__ramb16_s2__behav = $(LIB_UNISIM)/ramb16_s2/behav.dat
UNISIM__ramb16_s2 = $(LIB_UNISIM)/ramb16_s2/_primary.dat
UNISIM__ramb16_s1_s1__behav = $(LIB_UNISIM)/ramb16_s1_s1/behav.dat
UNISIM__ramb16_s1_s1 = $(LIB_UNISIM)/ramb16_s1_s1/_primary.dat
UNISIM__ramb16_s18_s18__behav = $(LIB_UNISIM)/ramb16_s18_s18/behav.dat
UNISIM__ramb16_s18_s18 = $(LIB_UNISIM)/ramb16_s18_s18/_primary.dat
UNISIM__ramb16_s18__behav = $(LIB_UNISIM)/ramb16_s18/behav.dat
UNISIM__ramb16_s18 = $(LIB_UNISIM)/ramb16_s18/_primary.dat
UNISIM__ramb16_s1__behav = $(LIB_UNISIM)/ramb16_s1/behav.dat
UNISIM__ramb16_s1 = $(LIB_UNISIM)/ramb16_s1/_primary.dat
UNISIM__ramb16__ramb16_v = $(LIB_UNISIM)/ramb16/ramb16_v.dat
UNISIM__ramb16 = $(LIB_UNISIM)/ramb16/_primary.dat
UNISIM__ram64x1s__ram64x1s_v = $(LIB_UNISIM)/ram64x1s/ram64x1s_v.dat
UNISIM__ram64x1s = $(LIB_UNISIM)/ram64x1s/_primary.dat
UNISIM__ram64x1d__ram64x1d_v = $(LIB_UNISIM)/ram64x1d/ram64x1d_v.dat
UNISIM__ram64x1d = $(LIB_UNISIM)/ram64x1d/_primary.dat
UNISIM__ram64m__ram64m_v = $(LIB_UNISIM)/ram64m/ram64m_v.dat
UNISIM__ram64m = $(LIB_UNISIM)/ram64m/_primary.dat
UNISIM__ram32x1d__ram32x1d_v = $(LIB_UNISIM)/ram32x1d/ram32x1d_v.dat
UNISIM__ram32x1d = $(LIB_UNISIM)/ram32x1d/_primary.dat
UNISIM__ram32m__ram32m_v = $(LIB_UNISIM)/ram32m/ram32m_v.dat
UNISIM__ram32m = $(LIB_UNISIM)/ram32m/_primary.dat
UNISIM__ram16x1s__ram16x1s_v = $(LIB_UNISIM)/ram16x1s/ram16x1s_v.dat
UNISIM__ram16x1s = $(LIB_UNISIM)/ram16x1s/_primary.dat
UNISIM__ram16x1d__ram16x1d_v = $(LIB_UNISIM)/ram16x1d/ram16x1d_v.dat
UNISIM__ram16x1d = $(LIB_UNISIM)/ram16x1d/_primary.dat
UNISIM__ram16_sx_sx__behav = $(LIB_UNISIM)/ram16_sx_sx/behav.dat
UNISIM__ram16_sx_sx = $(LIB_UNISIM)/ram16_sx_sx/_primary.dat
UNISIM__ram128x1s__ram128x1s_v = $(LIB_UNISIM)/ram128x1s/ram128x1s_v.dat
UNISIM__ram128x1s = $(LIB_UNISIM)/ram128x1s/_primary.dat
UNISIM__ram128x1d__ram128x1d_v = $(LIB_UNISIM)/ram128x1d/ram128x1d_v.dat
UNISIM__ram128x1d = $(LIB_UNISIM)/ram128x1d/_primary.dat
UNISIM__ofddrrse__ofddrrse_v = $(LIB_UNISIM)/ofddrrse/ofddrrse_v.dat
UNISIM__ofddrrse = $(LIB_UNISIM)/ofddrrse/_primary.dat
UNISIM__oddr2__oddr2_v = $(LIB_UNISIM)/oddr2/oddr2_v.dat
UNISIM__oddr2 = $(LIB_UNISIM)/oddr2/_primary.dat
UNISIM__oddr__oddr_v = $(LIB_UNISIM)/oddr/oddr_v.dat
UNISIM__oddr = $(LIB_UNISIM)/oddr/_primary.dat
UNISIM__obuft__beh = $(LIB_UNISIM)/obuft/beh.dat
UNISIM__obuft = $(LIB_UNISIM)/obuft/_primary.dat
UNISIM__obufds_lvds_33__beh = $(LIB_UNISIM)/obufds_lvds_33/beh.dat
UNISIM__obufds_lvds_33 = $(LIB_UNISIM)/obufds_lvds_33/_primary.dat
UNISIM__obufds_lvds_25__beh = $(LIB_UNISIM)/obufds_lvds_25/beh.dat
UNISIM__obufds_lvds_25 = $(LIB_UNISIM)/obufds_lvds_25/_primary.dat
UNISIM__obufds__beh = $(LIB_UNISIM)/obufds/beh.dat
UNISIM__obufds = $(LIB_UNISIM)/obufds/_primary.dat
UNISIM__obuf__beh = $(LIB_UNISIM)/obuf/beh.dat
UNISIM__obuf = $(LIB_UNISIM)/obuf/_primary.dat
UNISIM__muxf8__muxf8_v = $(LIB_UNISIM)/muxf8/muxf8_v.dat
UNISIM__muxf8 = $(LIB_UNISIM)/muxf8/_primary.dat
UNISIM__muxf7__muxf7_v = $(LIB_UNISIM)/muxf7/muxf7_v.dat
UNISIM__muxf7 = $(LIB_UNISIM)/muxf7/_primary.dat
UNISIM__muxf6__muxf6_v = $(LIB_UNISIM)/muxf6/muxf6_v.dat
UNISIM__muxf6 = $(LIB_UNISIM)/muxf6/_primary.dat
UNISIM__muxf5_d__muxf5_d_v = $(LIB_UNISIM)/muxf5_d/muxf5_d_v.dat
UNISIM__muxf5_d = $(LIB_UNISIM)/muxf5_d/_primary.dat
UNISIM__muxf5__muxf5_v = $(LIB_UNISIM)/muxf5/muxf5_v.dat
UNISIM__muxf5 = $(LIB_UNISIM)/muxf5/_primary.dat
UNISIM__muxcy_l__muxcy_l_v = $(LIB_UNISIM)/muxcy_l/muxcy_l_v.dat
UNISIM__muxcy_l = $(LIB_UNISIM)/muxcy_l/_primary.dat
UNISIM__muxcy__muxcy_v = $(LIB_UNISIM)/muxcy/muxcy_v.dat
UNISIM__muxcy = $(LIB_UNISIM)/muxcy/_primary.dat
UNISIM__mult_and__mult_and_v = $(LIB_UNISIM)/mult_and/mult_and_v.dat
UNISIM__mult_and = $(LIB_UNISIM)/mult_and/_primary.dat
UNISIM__mult18x18s__mult18x18s_v = $(LIB_UNISIM)/mult18x18s/mult18x18s_v.dat
UNISIM__mult18x18s = $(LIB_UNISIM)/mult18x18s/_primary.dat
UNISIM__mult18x18__mult18x18_v = $(LIB_UNISIM)/mult18x18/mult18x18_v.dat
UNISIM__mult18x18 = $(LIB_UNISIM)/mult18x18/_primary.dat
UNISIM__lut6_l__lut6_l_v = $(LIB_UNISIM)/lut6_l/lut6_l_v.dat
UNISIM__lut6_l = $(LIB_UNISIM)/lut6_l/_primary.dat
UNISIM__lut6_2__lut6_2_v = $(LIB_UNISIM)/lut6_2/lut6_2_v.dat
UNISIM__lut6_2 = $(LIB_UNISIM)/lut6_2/_primary.dat
UNISIM__lut6__lut6_v = $(LIB_UNISIM)/lut6/lut6_v.dat
UNISIM__lut6 = $(LIB_UNISIM)/lut6/_primary.dat
UNISIM__lut5_l__lut5_l_v = $(LIB_UNISIM)/lut5_l/lut5_l_v.dat
UNISIM__lut5_l = $(LIB_UNISIM)/lut5_l/_primary.dat
UNISIM__lut5__lut5_v = $(LIB_UNISIM)/lut5/lut5_v.dat
UNISIM__lut5 = $(LIB_UNISIM)/lut5/_primary.dat
UNISIM__lut4_l__lut4_l_v = $(LIB_UNISIM)/lut4_l/lut4_l_v.dat
UNISIM__lut4_l = $(LIB_UNISIM)/lut4_l/_primary.dat
UNISIM__lut4__lut4_v = $(LIB_UNISIM)/lut4/lut4_v.dat
UNISIM__lut4 = $(LIB_UNISIM)/lut4/_primary.dat
UNISIM__lut3_l__lut3_l_v = $(LIB_UNISIM)/lut3_l/lut3_l_v.dat
UNISIM__lut3_l = $(LIB_UNISIM)/lut3_l/_primary.dat
UNISIM__lut3__lut3_v = $(LIB_UNISIM)/lut3/lut3_v.dat
UNISIM__lut3 = $(LIB_UNISIM)/lut3/_primary.dat
UNISIM__lut2_l__lut2_l_v = $(LIB_UNISIM)/lut2_l/lut2_l_v.dat
UNISIM__lut2_l = $(LIB_UNISIM)/lut2_l/_primary.dat
UNISIM__lut2__lut2_v = $(LIB_UNISIM)/lut2/lut2_v.dat
UNISIM__lut2 = $(LIB_UNISIM)/lut2/_primary.dat
UNISIM__lut1_l__lut1_l_v = $(LIB_UNISIM)/lut1_l/lut1_l_v.dat
UNISIM__lut1_l = $(LIB_UNISIM)/lut1_l/_primary.dat
UNISIM__lut1__lut1_v = $(LIB_UNISIM)/lut1/lut1_v.dat
UNISIM__lut1 = $(LIB_UNISIM)/lut1/_primary.dat
UNISIM__ld_1__ld_1_v = $(LIB_UNISIM)/ld_1/ld_1_v.dat
UNISIM__ld_1 = $(LIB_UNISIM)/ld_1/_primary.dat
UNISIM__iserdes__iserdes_v = $(LIB_UNISIM)/iserdes/iserdes_v.dat
UNISIM__iserdes = $(LIB_UNISIM)/iserdes/_primary.dat
UNISIM__iodelay__iodelay_v = $(LIB_UNISIM)/iodelay/iodelay_v.dat
UNISIM__iodelay = $(LIB_UNISIM)/iodelay/_primary.dat
UNISIM__iobufds__beh = $(LIB_UNISIM)/iobufds/beh.dat
UNISIM__iobufds = $(LIB_UNISIM)/iobufds/_primary.dat
UNISIM__iobuf__beh = $(LIB_UNISIM)/iobuf/beh.dat
UNISIM__iobuf = $(LIB_UNISIM)/iobuf/_primary.dat
UNISIM__inv__inv_v = $(LIB_UNISIM)/inv/inv_v.dat
UNISIM__inv = $(LIB_UNISIM)/inv/_primary.dat
UNISIM__ifddrrse__ifddrrse_v = $(LIB_UNISIM)/ifddrrse/ifddrrse_v.dat
UNISIM__ifddrrse = $(LIB_UNISIM)/ifddrrse/_primary.dat
UNISIM__idelayctrl__idelayctrl_v = $(LIB_UNISIM)/idelayctrl/idelayctrl_v.dat
UNISIM__idelayctrl = $(LIB_UNISIM)/idelayctrl/_primary.dat
UNISIM__idelay__idelay_v = $(LIB_UNISIM)/idelay/idelay_v.dat
UNISIM__idelay = $(LIB_UNISIM)/idelay/_primary.dat
UNISIM__iddr2__iddr2_v = $(LIB_UNISIM)/iddr2/iddr2_v.dat
UNISIM__iddr2 = $(LIB_UNISIM)/iddr2/_primary.dat
UNISIM__iddr__iddr_v = $(LIB_UNISIM)/iddr/iddr_v.dat
UNISIM__iddr = $(LIB_UNISIM)/iddr/_primary.dat
UNISIM__ice_module__ice_v = $(LIB_UNISIM)/ice_module/ice_v.dat
UNISIM__ice_module = $(LIB_UNISIM)/ice_module/_primary.dat
UNISIM__ibufgds_lvds_33__beh = $(LIB_UNISIM)/ibufgds_lvds_33/beh.dat
UNISIM__ibufgds_lvds_33 = $(LIB_UNISIM)/ibufgds_lvds_33/_primary.dat
UNISIM__ibufgds_lvds_25__beh = $(LIB_UNISIM)/ibufgds_lvds_25/beh.dat
UNISIM__ibufgds_lvds_25 = $(LIB_UNISIM)/ibufgds_lvds_25/_primary.dat
UNISIM__ibufgds__beh = $(LIB_UNISIM)/ibufgds/beh.dat
UNISIM__ibufgds = $(LIB_UNISIM)/ibufgds/_primary.dat
UNISIM__ibufg__beh = $(LIB_UNISIM)/ibufg/beh.dat
UNISIM__ibufg = $(LIB_UNISIM)/ibufg/_primary.dat
UNISIM__ibufds_lvds_33__beh = $(LIB_UNISIM)/ibufds_lvds_33/beh.dat
UNISIM__ibufds_lvds_33 = $(LIB_UNISIM)/ibufds_lvds_33/_primary.dat
UNISIM__ibufds_lvds_25__beh = $(LIB_UNISIM)/ibufds_lvds_25/beh.dat
UNISIM__ibufds_lvds_25 = $(LIB_UNISIM)/ibufds_lvds_25/_primary.dat
UNISIM__ibufds__beh = $(LIB_UNISIM)/ibufds/beh.dat
UNISIM__ibufds = $(LIB_UNISIM)/ibufds/_primary.dat
UNISIM__ibuf__beh = $(LIB_UNISIM)/ibuf/beh.dat
UNISIM__ibuf = $(LIB_UNISIM)/ibuf/_primary.dat
UNISIM__gnd__gnd_v = $(LIB_UNISIM)/gnd/gnd_v.dat
UNISIM__gnd = $(LIB_UNISIM)/gnd/_primary.dat
UNISIM__fdse__fdse_v = $(LIB_UNISIM)/fdse/fdse_v.dat
UNISIM__fdse = $(LIB_UNISIM)/fdse/_primary.dat
UNISIM__fds__fds_v = $(LIB_UNISIM)/fds/fds_v.dat
UNISIM__fds = $(LIB_UNISIM)/fds/_primary.dat
UNISIM__fdrse__fdrse_v = $(LIB_UNISIM)/fdrse/fdrse_v.dat
UNISIM__fdrse = $(LIB_UNISIM)/fdrse/_primary.dat
UNISIM__fdrs__fdrs_v = $(LIB_UNISIM)/fdrs/fdrs_v.dat
UNISIM__fdrs = $(LIB_UNISIM)/fdrs/_primary.dat
UNISIM__fdre__fdre_v = $(LIB_UNISIM)/fdre/fdre_v.dat
UNISIM__fdre = $(LIB_UNISIM)/fdre/_primary.dat
UNISIM__fdr__fdr_v = $(LIB_UNISIM)/fdr/fdr_v.dat
UNISIM__fdr = $(LIB_UNISIM)/fdr/_primary.dat
UNISIM__fdpe__fdpe_v = $(LIB_UNISIM)/fdpe/fdpe_v.dat
UNISIM__fdpe = $(LIB_UNISIM)/fdpe/_primary.dat
UNISIM__fdp__fdp_v = $(LIB_UNISIM)/fdp/fdp_v.dat
UNISIM__fdp = $(LIB_UNISIM)/fdp/_primary.dat
UNISIM__fde__fde_v = $(LIB_UNISIM)/fde/fde_v.dat
UNISIM__fde = $(LIB_UNISIM)/fde/_primary.dat
UNISIM__fddrrse__fddrrse_v = $(LIB_UNISIM)/fddrrse/fddrrse_v.dat
UNISIM__fddrrse = $(LIB_UNISIM)/fddrrse/_primary.dat
UNISIM__fdce__fdce_v = $(LIB_UNISIM)/fdce/fdce_v.dat
UNISIM__fdce = $(LIB_UNISIM)/fdce/_primary.dat
UNISIM__fdc_1__fdc_1_v = $(LIB_UNISIM)/fdc_1/fdc_1_v.dat
UNISIM__fdc_1 = $(LIB_UNISIM)/fdc_1/_primary.dat
UNISIM__fdc__fdc_v = $(LIB_UNISIM)/fdc/fdc_v.dat
UNISIM__fdc = $(LIB_UNISIM)/fdc/_primary.dat
UNISIM__fd_1__fd_1_v = $(LIB_UNISIM)/fd_1/fd_1_v.dat
UNISIM__fd_1 = $(LIB_UNISIM)/fd_1/_primary.dat
UNISIM__fd__fd_v = $(LIB_UNISIM)/fd/fd_v.dat
UNISIM__fd = $(LIB_UNISIM)/fd/_primary.dat
UNISIM__dsp48e__dsp48e_v = $(LIB_UNISIM)/dsp48e/dsp48e_v.dat
UNISIM__dsp48e = $(LIB_UNISIM)/dsp48e/_primary.dat
UNISIM__dsp48__dsp48_v = $(LIB_UNISIM)/dsp48/dsp48_v.dat
UNISIM__dsp48 = $(LIB_UNISIM)/dsp48/_primary.dat
UNISIM__dcm__sim = $(LIB_UNISIM)/dcm/sim.dat
UNISIM__dcm = $(LIB_UNISIM)/dcm/_primary.dat
UNISIM__clkdllhf_maximum_period_check__clkdllhf_maximum_period_check_v = $(LIB_UNISIM)/clkdllhf_maximum_period_check/clkdllhf_maximum_period_check_v.dat
UNISIM__clkdllhf_maximum_period_check = $(LIB_UNISIM)/clkdllhf_maximum_period_check/_primary.dat
UNISIM__clkdllhf__clkdllhf_v = $(LIB_UNISIM)/clkdllhf/clkdllhf_v.dat
UNISIM__clkdllhf = $(LIB_UNISIM)/clkdllhf/_primary.dat
UNISIM__clkdll__clkdll_v = $(LIB_UNISIM)/clkdll/clkdll_v.dat
UNISIM__clkdll = $(LIB_UNISIM)/clkdll/_primary.dat
UNISIM__bufr__bufr_v = $(LIB_UNISIM)/bufr/bufr_v.dat
UNISIM__bufr = $(LIB_UNISIM)/bufr/_primary.dat
UNISIM__bufio__bufio_v = $(LIB_UNISIM)/bufio/bufio_v.dat
UNISIM__bufio = $(LIB_UNISIM)/bufio/_primary.dat
UNISIM__bufgp__beh = $(LIB_UNISIM)/bufgp/beh.dat
UNISIM__bufgp = $(LIB_UNISIM)/bufgp/_primary.dat
UNISIM__bufgmux__beh = $(LIB_UNISIM)/bufgmux/beh.dat
UNISIM__bufgmux = $(LIB_UNISIM)/bufgmux/_primary.dat
UNISIM__bufgdll__beh = $(LIB_UNISIM)/bufgdll/beh.dat
UNISIM__bufgdll = $(LIB_UNISIM)/bufgdll/_primary.dat
UNISIM__bufgce__bufgce_v = $(LIB_UNISIM)/bufgce/bufgce_v.dat
UNISIM__bufgce = $(LIB_UNISIM)/bufgce/_primary.dat
UNISIM__bufg__beh = $(LIB_UNISIM)/bufg/beh.dat
UNISIM__bufg = $(LIB_UNISIM)/bufg/_primary.dat
UNISIM__buf__buf_v = $(LIB_UNISIM)/buf/buf_v.dat
UNISIM__buf = $(LIB_UNISIM)/buf/_primary.dat
UNISIM__bscntrl__bscntrl_v = $(LIB_UNISIM)/bscntrl/bscntrl_v.dat
UNISIM__bscntrl = $(LIB_UNISIM)/bscntrl/_primary.dat
UNISIM__bscan_virtex6__behav = $(LIB_UNISIM)/bscan_virtex6/behav.dat
UNISIM__bscan_virtex6 = $(LIB_UNISIM)/bscan_virtex6/_primary.dat
UNISIM__bscan_virtex5__behav = $(LIB_UNISIM)/bscan_virtex5/behav.dat
UNISIM__bscan_virtex5 = $(LIB_UNISIM)/bscan_virtex5/_primary.dat
UNISIM__bscan_virtex4__behav = $(LIB_UNISIM)/bscan_virtex4/behav.dat
UNISIM__bscan_virtex4 = $(LIB_UNISIM)/bscan_virtex4/_primary.dat
UNISIM__bscan_virtex2__behav = $(LIB_UNISIM)/bscan_virtex2/behav.dat
UNISIM__bscan_virtex2 = $(LIB_UNISIM)/bscan_virtex2/_primary.dat
UNISIM__bscan_virtex__behav = $(LIB_UNISIM)/bscan_virtex/behav.dat
UNISIM__bscan_virtex = $(LIB_UNISIM)/bscan_virtex/_primary.dat
UNISIM__bscan_spartan6__behav = $(LIB_UNISIM)/bscan_spartan6/behav.dat
UNISIM__bscan_spartan6 = $(LIB_UNISIM)/bscan_spartan6/_primary.dat
UNISIM__bscan_spartan3__behav = $(LIB_UNISIM)/bscan_spartan3/behav.dat
UNISIM__bscan_spartan3 = $(LIB_UNISIM)/bscan_spartan3/_primary.dat
UNISIM__aramb36_internal__aramb36_internal_v = $(LIB_UNISIM)/aramb36_internal/aramb36_internal_v.dat
UNISIM__aramb36_internal = $(LIB_UNISIM)/aramb36_internal/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(UNISIM__xorcy_l__xorcy_l_v) \
    $(UNISIM__xorcy_l) \
    $(UNISIM__xorcy__xorcy_v) \
    $(UNISIM__xorcy) \
    $(UNISIM__xor2__xor2_v) \
    $(UNISIM__xor2) \
    $(UNISIM__x_dcm_sp_maximum_period_check__x_dcm_sp_maximum_period_check_v) \
    $(UNISIM__x_dcm_sp_maximum_period_check) \
    $(UNISIM__x_dcm_sp_clock_lost__x_dcm_sp_clock_lost_v) \
    $(UNISIM__x_dcm_sp_clock_lost) \
    $(UNISIM__x_dcm_sp_clock_divide_by_2__x_dcm_sp_clock_divide_by_2_v) \
    $(UNISIM__x_dcm_sp_clock_divide_by_2) \
    $(UNISIM__x_dcm_sp__x_dcm_sp_v) \
    $(UNISIM__x_dcm_sp) \
    $(UNISIM__x_dcm_maximum_period_check__x_dcm_maximum_period_check_v) \
    $(UNISIM__x_dcm_maximum_period_check) \
    $(UNISIM__x_dcm_clock_lost__x_dcm_clock_lost_v) \
    $(UNISIM__x_dcm_clock_lost) \
    $(UNISIM__x_dcm_clock_divide_by_2__x_dcm_clock_divide_by_2_v) \
    $(UNISIM__x_dcm_clock_divide_by_2) \
    $(UNISIM__x_dcm__x_dcm_v) \
    $(UNISIM__x_dcm) \
    $(UNISIM__x_clkdll_maximum_period_check__x_clkdll_maximum_period_check_v) \
    $(UNISIM__x_clkdll_maximum_period_check) \
    $(UNISIM__vpkg__body) \
    $(UNISIM__vpkg) \
    $(UNISIM__vcomponents) \
    $(UNISIM__vcc__vcc_v) \
    $(UNISIM__vcc) \
    $(UNISIM__sysmon__sysmon_v) \
    $(UNISIM__sysmon) \
    $(UNISIM__srlc16e__srlc16e_v) \
    $(UNISIM__srlc16e) \
    $(UNISIM__srl16e__srl16e_v) \
    $(UNISIM__srl16e) \
    $(UNISIM__srl16__srl16_v) \
    $(UNISIM__srl16) \
    $(UNISIM__simple_simprim) \
    $(UNISIM__rom64x1__rom64x1_v) \
    $(UNISIM__rom64x1) \
    $(UNISIM__rom32x1__rom32x1_v) \
    $(UNISIM__rom32x1) \
    $(UNISIM__rom256x1__rom256x1_v) \
    $(UNISIM__rom256x1) \
    $(UNISIM__rom16x1__rom16x1_v) \
    $(UNISIM__rom16x1) \
    $(UNISIM__rom128x1__rom128x1_v) \
    $(UNISIM__rom128x1) \
    $(UNISIM__ramb4_sx_sx__behav) \
    $(UNISIM__ramb4_sx_sx) \
    $(UNISIM__ramb4_s8_s8__behav) \
    $(UNISIM__ramb4_s8_s8) \
    $(UNISIM__ramb4_s8__behav) \
    $(UNISIM__ramb4_s8) \
    $(UNISIM__ramb4_s4_s4__behav) \
    $(UNISIM__ramb4_s4_s4) \
    $(UNISIM__ramb4_s4__behav) \
    $(UNISIM__ramb4_s4) \
    $(UNISIM__ramb4_s2_s2__behav) \
    $(UNISIM__ramb4_s2_s2) \
    $(UNISIM__ramb4_s2__behav) \
    $(UNISIM__ramb4_s2) \
    $(UNISIM__ramb4_s1_s1__behav) \
    $(UNISIM__ramb4_s1_s1) \
    $(UNISIM__ramb4_s16_s16__behav) \
    $(UNISIM__ramb4_s16_s16) \
    $(UNISIM__ramb4_s16__behav) \
    $(UNISIM__ramb4_s16) \
    $(UNISIM__ramb4_s1__behav) \
    $(UNISIM__ramb4_s1) \
    $(UNISIM__ramb4_generic__behavioral) \
    $(UNISIM__ramb4_generic) \
    $(UNISIM__ramb36__ramb36_v) \
    $(UNISIM__ramb36) \
    $(UNISIM__ramb18__ramb18_v) \
    $(UNISIM__ramb18) \
    $(UNISIM__ramb16_sx__behav) \
    $(UNISIM__ramb16_sx) \
    $(UNISIM__ramb16_s9_s9__behav) \
    $(UNISIM__ramb16_s9_s9) \
    $(UNISIM__ramb16_s9__behav) \
    $(UNISIM__ramb16_s9) \
    $(UNISIM__ramb16_s4_s4__behav) \
    $(UNISIM__ramb16_s4_s4) \
    $(UNISIM__ramb16_s4__behav) \
    $(UNISIM__ramb16_s4) \
    $(UNISIM__ramb16_s36_s36__behav) \
    $(UNISIM__ramb16_s36_s36) \
    $(UNISIM__ramb16_s36__behav) \
    $(UNISIM__ramb16_s36) \
    $(UNISIM__ramb16_s2_s2__behav) \
    $(UNISIM__ramb16_s2_s2) \
    $(UNISIM__ramb16_s2__behav) \
    $(UNISIM__ramb16_s2) \
    $(UNISIM__ramb16_s1_s1__behav) \
    $(UNISIM__ramb16_s1_s1) \
    $(UNISIM__ramb16_s18_s18__behav) \
    $(UNISIM__ramb16_s18_s18) \
    $(UNISIM__ramb16_s18__behav) \
    $(UNISIM__ramb16_s18) \
    $(UNISIM__ramb16_s1__behav) \
    $(UNISIM__ramb16_s1) \
    $(UNISIM__ramb16__ramb16_v) \
    $(UNISIM__ramb16) \
    $(UNISIM__ram64x1s__ram64x1s_v) \
    $(UNISIM__ram64x1s) \
    $(UNISIM__ram64x1d__ram64x1d_v) \
    $(UNISIM__ram64x1d) \
    $(UNISIM__ram64m__ram64m_v) \
    $(UNISIM__ram64m) \
    $(UNISIM__ram32x1d__ram32x1d_v) \
    $(UNISIM__ram32x1d) \
    $(UNISIM__ram32m__ram32m_v) \
    $(UNISIM__ram32m) \
    $(UNISIM__ram16x1s__ram16x1s_v) \
    $(UNISIM__ram16x1s) \
    $(UNISIM__ram16x1d__ram16x1d_v) \
    $(UNISIM__ram16x1d) \
    $(UNISIM__ram16_sx_sx__behav) \
    $(UNISIM__ram16_sx_sx) \
    $(UNISIM__ram128x1s__ram128x1s_v) \
    $(UNISIM__ram128x1s) \
    $(UNISIM__ram128x1d__ram128x1d_v) \
    $(UNISIM__ram128x1d) \
    $(UNISIM__ofddrrse__ofddrrse_v) \
    $(UNISIM__ofddrrse) \
    $(UNISIM__oddr2__oddr2_v) \
    $(UNISIM__oddr2) \
    $(UNISIM__oddr__oddr_v) \
    $(UNISIM__oddr) \
    $(UNISIM__obuft__beh) \
    $(UNISIM__obuft) \
    $(UNISIM__obufds_lvds_33__beh) \
    $(UNISIM__obufds_lvds_33) \
    $(UNISIM__obufds_lvds_25__beh) \
    $(UNISIM__obufds_lvds_25) \
    $(UNISIM__obufds__beh) \
    $(UNISIM__obufds) \
    $(UNISIM__obuf__beh) \
    $(UNISIM__obuf) \
    $(UNISIM__muxf8__muxf8_v) \
    $(UNISIM__muxf8) \
    $(UNISIM__muxf7__muxf7_v) \
    $(UNISIM__muxf7) \
    $(UNISIM__muxf6__muxf6_v) \
    $(UNISIM__muxf6) \
    $(UNISIM__muxf5_d__muxf5_d_v) \
    $(UNISIM__muxf5_d) \
    $(UNISIM__muxf5__muxf5_v) \
    $(UNISIM__muxf5) \
    $(UNISIM__muxcy_l__muxcy_l_v) \
    $(UNISIM__muxcy_l) \
    $(UNISIM__muxcy__muxcy_v) \
    $(UNISIM__muxcy) \
    $(UNISIM__mult_and__mult_and_v) \
    $(UNISIM__mult_and) \
    $(UNISIM__mult18x18s__mult18x18s_v) \
    $(UNISIM__mult18x18s) \
    $(UNISIM__mult18x18__mult18x18_v) \
    $(UNISIM__mult18x18) \
    $(UNISIM__lut6_l__lut6_l_v) \
    $(UNISIM__lut6_l) \
    $(UNISIM__lut6_2__lut6_2_v) \
    $(UNISIM__lut6_2) \
    $(UNISIM__lut6__lut6_v) \
    $(UNISIM__lut6) \
    $(UNISIM__lut5_l__lut5_l_v) \
    $(UNISIM__lut5_l) \
    $(UNISIM__lut5__lut5_v) \
    $(UNISIM__lut5) \
    $(UNISIM__lut4_l__lut4_l_v) \
    $(UNISIM__lut4_l) \
    $(UNISIM__lut4__lut4_v) \
    $(UNISIM__lut4) \
    $(UNISIM__lut3_l__lut3_l_v) \
    $(UNISIM__lut3_l) \
    $(UNISIM__lut3__lut3_v) \
    $(UNISIM__lut3) \
    $(UNISIM__lut2_l__lut2_l_v) \
    $(UNISIM__lut2_l) \
    $(UNISIM__lut2__lut2_v) \
    $(UNISIM__lut2) \
    $(UNISIM__lut1_l__lut1_l_v) \
    $(UNISIM__lut1_l) \
    $(UNISIM__lut1__lut1_v) \
    $(UNISIM__lut1) \
    $(UNISIM__ld_1__ld_1_v) \
    $(UNISIM__ld_1) \
    $(UNISIM__iserdes__iserdes_v) \
    $(UNISIM__iserdes) \
    $(UNISIM__iodelay__iodelay_v) \
    $(UNISIM__iodelay) \
    $(UNISIM__iobufds__beh) \
    $(UNISIM__iobufds) \
    $(UNISIM__iobuf__beh) \
    $(UNISIM__iobuf) \
    $(UNISIM__inv__inv_v) \
    $(UNISIM__inv) \
    $(UNISIM__ifddrrse__ifddrrse_v) \
    $(UNISIM__ifddrrse) \
    $(UNISIM__idelayctrl__idelayctrl_v) \
    $(UNISIM__idelayctrl) \
    $(UNISIM__idelay__idelay_v) \
    $(UNISIM__idelay) \
    $(UNISIM__iddr2__iddr2_v) \
    $(UNISIM__iddr2) \
    $(UNISIM__iddr__iddr_v) \
    $(UNISIM__iddr) \
    $(UNISIM__ice_module__ice_v) \
    $(UNISIM__ice_module) \
    $(UNISIM__ibufgds_lvds_33__beh) \
    $(UNISIM__ibufgds_lvds_33) \
    $(UNISIM__ibufgds_lvds_25__beh) \
    $(UNISIM__ibufgds_lvds_25) \
    $(UNISIM__ibufgds__beh) \
    $(UNISIM__ibufgds) \
    $(UNISIM__ibufg__beh) \
    $(UNISIM__ibufg) \
    $(UNISIM__ibufds_lvds_33__beh) \
    $(UNISIM__ibufds_lvds_33) \
    $(UNISIM__ibufds_lvds_25__beh) \
    $(UNISIM__ibufds_lvds_25) \
    $(UNISIM__ibufds__beh) \
    $(UNISIM__ibufds) \
    $(UNISIM__ibuf__beh) \
    $(UNISIM__ibuf) \
    $(UNISIM__gnd__gnd_v) \
    $(UNISIM__gnd) \
    $(UNISIM__fdse__fdse_v) \
    $(UNISIM__fdse) \
    $(UNISIM__fds__fds_v) \
    $(UNISIM__fds) \
    $(UNISIM__fdrse__fdrse_v) \
    $(UNISIM__fdrse) \
    $(UNISIM__fdrs__fdrs_v) \
    $(UNISIM__fdrs) \
    $(UNISIM__fdre__fdre_v) \
    $(UNISIM__fdre) \
    $(UNISIM__fdr__fdr_v) \
    $(UNISIM__fdr) \
    $(UNISIM__fdpe__fdpe_v) \
    $(UNISIM__fdpe) \
    $(UNISIM__fdp__fdp_v) \
    $(UNISIM__fdp) \
    $(UNISIM__fde__fde_v) \
    $(UNISIM__fde) \
    $(UNISIM__fddrrse__fddrrse_v) \
    $(UNISIM__fddrrse) \
    $(UNISIM__fdce__fdce_v) \
    $(UNISIM__fdce) \
    $(UNISIM__fdc_1__fdc_1_v) \
    $(UNISIM__fdc_1) \
    $(UNISIM__fdc__fdc_v) \
    $(UNISIM__fdc) \
    $(UNISIM__fd_1__fd_1_v) \
    $(UNISIM__fd_1) \
    $(UNISIM__fd__fd_v) \
    $(UNISIM__fd) \
    $(UNISIM__dsp48e__dsp48e_v) \
    $(UNISIM__dsp48e) \
    $(UNISIM__dsp48__dsp48_v) \
    $(UNISIM__dsp48) \
    $(UNISIM__dcm__sim) \
    $(UNISIM__dcm) \
    $(UNISIM__clkdllhf_maximum_period_check__clkdllhf_maximum_period_check_v) \
    $(UNISIM__clkdllhf_maximum_period_check) \
    $(UNISIM__clkdllhf__clkdllhf_v) \
    $(UNISIM__clkdllhf) \
    $(UNISIM__clkdll__clkdll_v) \
    $(UNISIM__clkdll) \
    $(UNISIM__bufr__bufr_v) \
    $(UNISIM__bufr) \
    $(UNISIM__bufio__bufio_v) \
    $(UNISIM__bufio) \
    $(UNISIM__bufgp__beh) \
    $(UNISIM__bufgp) \
    $(UNISIM__bufgmux__beh) \
    $(UNISIM__bufgmux) \
    $(UNISIM__bufgdll__beh) \
    $(UNISIM__bufgdll) \
    $(UNISIM__bufgce__bufgce_v) \
    $(UNISIM__bufgce) \
    $(UNISIM__bufg__beh) \
    $(UNISIM__bufg) \
    $(UNISIM__buf__buf_v) \
    $(UNISIM__buf) \
    $(UNISIM__bscntrl__bscntrl_v) \
    $(UNISIM__bscntrl) \
    $(UNISIM__bscan_virtex6__behav) \
    $(UNISIM__bscan_virtex6) \
    $(UNISIM__bscan_virtex5__behav) \
    $(UNISIM__bscan_virtex5) \
    $(UNISIM__bscan_virtex4__behav) \
    $(UNISIM__bscan_virtex4) \
    $(UNISIM__bscan_virtex2__behav) \
    $(UNISIM__bscan_virtex2) \
    $(UNISIM__bscan_virtex__behav) \
    $(UNISIM__bscan_virtex) \
    $(UNISIM__bscan_spartan6__behav) \
    $(UNISIM__bscan_spartan6) \
    $(UNISIM__bscan_spartan3__behav) \
    $(UNISIM__bscan_spartan3) \
    $(UNISIM__aramb36_internal__aramb36_internal_v) \
    $(UNISIM__aramb36_internal)

$(UNISIM__ram16_sx_sx) \
$(UNISIM__ram16_sx_sx__behav) \
$(UNISIM__ramb16_sx) \
$(UNISIM__ramb16_sx__behav) \
$(UNISIM__ramb4_generic) \
$(UNISIM__ramb4_generic__behavioral) \
$(UNISIM__simple_simprim) : ../../lib/tech/unisim/ise/simple_simprim.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/simple_simprim.vhd

$(UNISIM__vcomponents) : ../../lib/tech/unisim/ise/unisim_VCOMP.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/unisim_VCOMP.vhd

$(UNISIM__vpkg) \
$(UNISIM__vpkg__body) : ../../lib/tech/unisim/ise/unisim_VPKG.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/unisim_VPKG.vhd

$(UNISIM__aramb36_internal) \
$(UNISIM__aramb36_internal__aramb36_internal_v) \
$(UNISIM__bscan_spartan3) \
$(UNISIM__bscan_spartan3__behav) \
$(UNISIM__bscan_spartan6) \
$(UNISIM__bscan_spartan6__behav) \
$(UNISIM__bscan_virtex) \
$(UNISIM__bscan_virtex__behav) \
$(UNISIM__bscan_virtex2) \
$(UNISIM__bscan_virtex2__behav) \
$(UNISIM__bscan_virtex4) \
$(UNISIM__bscan_virtex4__behav) \
$(UNISIM__bscan_virtex5) \
$(UNISIM__bscan_virtex5__behav) \
$(UNISIM__bscan_virtex6) \
$(UNISIM__bscan_virtex6__behav) \
$(UNISIM__bscntrl) \
$(UNISIM__bscntrl__bscntrl_v) \
$(UNISIM__buf) \
$(UNISIM__buf__buf_v) \
$(UNISIM__bufg) \
$(UNISIM__bufg__beh) \
$(UNISIM__bufgce) \
$(UNISIM__bufgce__bufgce_v) \
$(UNISIM__bufgdll) \
$(UNISIM__bufgdll__beh) \
$(UNISIM__bufgmux) \
$(UNISIM__bufgmux__beh) \
$(UNISIM__bufgp) \
$(UNISIM__bufgp__beh) \
$(UNISIM__bufio) \
$(UNISIM__bufio__bufio_v) \
$(UNISIM__bufr) \
$(UNISIM__bufr__bufr_v) \
$(UNISIM__clkdll) \
$(UNISIM__clkdll__clkdll_v) \
$(UNISIM__clkdllhf) \
$(UNISIM__clkdllhf__clkdllhf_v) \
$(UNISIM__clkdllhf_maximum_period_check) \
$(UNISIM__clkdllhf_maximum_period_check__clkdllhf_maximum_period_check_v) \
$(UNISIM__dcm) \
$(UNISIM__dcm__sim) \
$(UNISIM__dsp48) \
$(UNISIM__dsp48__dsp48_v) \
$(UNISIM__dsp48e) \
$(UNISIM__dsp48e__dsp48e_v) \
$(UNISIM__fd) \
$(UNISIM__fd__fd_v) \
$(UNISIM__fd_1) \
$(UNISIM__fd_1__fd_1_v) \
$(UNISIM__fdc) \
$(UNISIM__fdc__fdc_v) \
$(UNISIM__fdc_1) \
$(UNISIM__fdc_1__fdc_1_v) \
$(UNISIM__fdce) \
$(UNISIM__fdce__fdce_v) \
$(UNISIM__fddrrse) \
$(UNISIM__fddrrse__fddrrse_v) \
$(UNISIM__fde) \
$(UNISIM__fde__fde_v) \
$(UNISIM__fdp) \
$(UNISIM__fdp__fdp_v) \
$(UNISIM__fdpe) \
$(UNISIM__fdpe__fdpe_v) \
$(UNISIM__fdr) \
$(UNISIM__fdr__fdr_v) \
$(UNISIM__fdre) \
$(UNISIM__fdre__fdre_v) \
$(UNISIM__fdrs) \
$(UNISIM__fdrs__fdrs_v) \
$(UNISIM__fdrse) \
$(UNISIM__fdrse__fdrse_v) \
$(UNISIM__fds) \
$(UNISIM__fds__fds_v) \
$(UNISIM__fdse) \
$(UNISIM__fdse__fdse_v) \
$(UNISIM__gnd) \
$(UNISIM__gnd__gnd_v) \
$(UNISIM__ibuf) \
$(UNISIM__ibuf__beh) \
$(UNISIM__ibufds) \
$(UNISIM__ibufds__beh) \
$(UNISIM__ibufds_lvds_25) \
$(UNISIM__ibufds_lvds_25__beh) \
$(UNISIM__ibufds_lvds_33) \
$(UNISIM__ibufds_lvds_33__beh) \
$(UNISIM__ibufg) \
$(UNISIM__ibufg__beh) \
$(UNISIM__ibufgds) \
$(UNISIM__ibufgds__beh) \
$(UNISIM__ibufgds_lvds_25) \
$(UNISIM__ibufgds_lvds_25__beh) \
$(UNISIM__ibufgds_lvds_33) \
$(UNISIM__ibufgds_lvds_33__beh) \
$(UNISIM__ice_module) \
$(UNISIM__ice_module__ice_v) \
$(UNISIM__iddr) \
$(UNISIM__iddr__iddr_v) \
$(UNISIM__iddr2) \
$(UNISIM__iddr2__iddr2_v) \
$(UNISIM__idelay) \
$(UNISIM__idelay__idelay_v) \
$(UNISIM__idelayctrl) \
$(UNISIM__idelayctrl__idelayctrl_v) \
$(UNISIM__ifddrrse) \
$(UNISIM__ifddrrse__ifddrrse_v) \
$(UNISIM__inv) \
$(UNISIM__inv__inv_v) \
$(UNISIM__iobuf) \
$(UNISIM__iobuf__beh) \
$(UNISIM__iobufds) \
$(UNISIM__iobufds__beh) \
$(UNISIM__iodelay) \
$(UNISIM__iodelay__iodelay_v) \
$(UNISIM__iserdes) \
$(UNISIM__iserdes__iserdes_v) \
$(UNISIM__ld_1) \
$(UNISIM__ld_1__ld_1_v) \
$(UNISIM__lut1) \
$(UNISIM__lut1__lut1_v) \
$(UNISIM__lut1_l) \
$(UNISIM__lut1_l__lut1_l_v) \
$(UNISIM__lut2) \
$(UNISIM__lut2__lut2_v) \
$(UNISIM__lut2_l) \
$(UNISIM__lut2_l__lut2_l_v) \
$(UNISIM__lut3) \
$(UNISIM__lut3__lut3_v) \
$(UNISIM__lut3_l) \
$(UNISIM__lut3_l__lut3_l_v) \
$(UNISIM__lut4) \
$(UNISIM__lut4__lut4_v) \
$(UNISIM__lut4_l) \
$(UNISIM__lut4_l__lut4_l_v) \
$(UNISIM__lut5) \
$(UNISIM__lut5__lut5_v) \
$(UNISIM__lut5_l) \
$(UNISIM__lut5_l__lut5_l_v) \
$(UNISIM__lut6) \
$(UNISIM__lut6__lut6_v) \
$(UNISIM__lut6_2) \
$(UNISIM__lut6_2__lut6_2_v) \
$(UNISIM__lut6_l) \
$(UNISIM__lut6_l__lut6_l_v) \
$(UNISIM__mult18x18) \
$(UNISIM__mult18x18__mult18x18_v) \
$(UNISIM__mult18x18s) \
$(UNISIM__mult18x18s__mult18x18s_v) \
$(UNISIM__mult_and) \
$(UNISIM__mult_and__mult_and_v) \
$(UNISIM__muxcy) \
$(UNISIM__muxcy__muxcy_v) \
$(UNISIM__muxcy_l) \
$(UNISIM__muxcy_l__muxcy_l_v) \
$(UNISIM__muxf5) \
$(UNISIM__muxf5__muxf5_v) \
$(UNISIM__muxf5_d) \
$(UNISIM__muxf5_d__muxf5_d_v) \
$(UNISIM__muxf6) \
$(UNISIM__muxf6__muxf6_v) \
$(UNISIM__muxf7) \
$(UNISIM__muxf7__muxf7_v) \
$(UNISIM__muxf8) \
$(UNISIM__muxf8__muxf8_v) \
$(UNISIM__obuf) \
$(UNISIM__obuf__beh) \
$(UNISIM__obufds) \
$(UNISIM__obufds__beh) \
$(UNISIM__obufds_lvds_25) \
$(UNISIM__obufds_lvds_25__beh) \
$(UNISIM__obufds_lvds_33) \
$(UNISIM__obufds_lvds_33__beh) \
$(UNISIM__obuft) \
$(UNISIM__obuft__beh) \
$(UNISIM__oddr) \
$(UNISIM__oddr__oddr_v) \
$(UNISIM__oddr2) \
$(UNISIM__oddr2__oddr2_v) \
$(UNISIM__ofddrrse) \
$(UNISIM__ofddrrse__ofddrrse_v) \
$(UNISIM__ram128x1d) \
$(UNISIM__ram128x1d__ram128x1d_v) \
$(UNISIM__ram128x1s) \
$(UNISIM__ram128x1s__ram128x1s_v) \
$(UNISIM__ram16x1d) \
$(UNISIM__ram16x1d__ram16x1d_v) \
$(UNISIM__ram16x1s) \
$(UNISIM__ram16x1s__ram16x1s_v) \
$(UNISIM__ram32m) \
$(UNISIM__ram32m__ram32m_v) \
$(UNISIM__ram32x1d) \
$(UNISIM__ram32x1d__ram32x1d_v) \
$(UNISIM__ram64m) \
$(UNISIM__ram64m__ram64m_v) \
$(UNISIM__ram64x1d) \
$(UNISIM__ram64x1d__ram64x1d_v) \
$(UNISIM__ram64x1s) \
$(UNISIM__ram64x1s__ram64x1s_v) \
$(UNISIM__ramb16) \
$(UNISIM__ramb16__ramb16_v) \
$(UNISIM__ramb16_s1) \
$(UNISIM__ramb16_s1__behav) \
$(UNISIM__ramb16_s18) \
$(UNISIM__ramb16_s18__behav) \
$(UNISIM__ramb16_s18_s18) \
$(UNISIM__ramb16_s18_s18__behav) \
$(UNISIM__ramb16_s1_s1) \
$(UNISIM__ramb16_s1_s1__behav) \
$(UNISIM__ramb16_s2) \
$(UNISIM__ramb16_s2__behav) \
$(UNISIM__ramb16_s2_s2) \
$(UNISIM__ramb16_s2_s2__behav) \
$(UNISIM__ramb16_s36) \
$(UNISIM__ramb16_s36__behav) \
$(UNISIM__ramb16_s36_s36) \
$(UNISIM__ramb16_s36_s36__behav) \
$(UNISIM__ramb16_s4) \
$(UNISIM__ramb16_s4__behav) \
$(UNISIM__ramb16_s4_s4) \
$(UNISIM__ramb16_s4_s4__behav) \
$(UNISIM__ramb16_s9) \
$(UNISIM__ramb16_s9__behav) \
$(UNISIM__ramb16_s9_s9) \
$(UNISIM__ramb16_s9_s9__behav) \
$(UNISIM__ramb18) \
$(UNISIM__ramb18__ramb18_v) \
$(UNISIM__ramb36) \
$(UNISIM__ramb36__ramb36_v) \
$(UNISIM__ramb4_s1) \
$(UNISIM__ramb4_s1__behav) \
$(UNISIM__ramb4_s16) \
$(UNISIM__ramb4_s16__behav) \
$(UNISIM__ramb4_s16_s16) \
$(UNISIM__ramb4_s16_s16__behav) \
$(UNISIM__ramb4_s1_s1) \
$(UNISIM__ramb4_s1_s1__behav) \
$(UNISIM__ramb4_s2) \
$(UNISIM__ramb4_s2__behav) \
$(UNISIM__ramb4_s2_s2) \
$(UNISIM__ramb4_s2_s2__behav) \
$(UNISIM__ramb4_s4) \
$(UNISIM__ramb4_s4__behav) \
$(UNISIM__ramb4_s4_s4) \
$(UNISIM__ramb4_s4_s4__behav) \
$(UNISIM__ramb4_s8) \
$(UNISIM__ramb4_s8__behav) \
$(UNISIM__ramb4_s8_s8) \
$(UNISIM__ramb4_s8_s8__behav) \
$(UNISIM__ramb4_sx_sx) \
$(UNISIM__ramb4_sx_sx__behav) \
$(UNISIM__rom128x1) \
$(UNISIM__rom128x1__rom128x1_v) \
$(UNISIM__rom16x1) \
$(UNISIM__rom16x1__rom16x1_v) \
$(UNISIM__rom256x1) \
$(UNISIM__rom256x1__rom256x1_v) \
$(UNISIM__rom32x1) \
$(UNISIM__rom32x1__rom32x1_v) \
$(UNISIM__rom64x1) \
$(UNISIM__rom64x1__rom64x1_v) \
$(UNISIM__srl16) \
$(UNISIM__srl16__srl16_v) \
$(UNISIM__srl16e) \
$(UNISIM__srl16e__srl16e_v) \
$(UNISIM__srlc16e) \
$(UNISIM__srlc16e__srlc16e_v) \
$(UNISIM__sysmon) \
$(UNISIM__sysmon__sysmon_v) \
$(UNISIM__vcc) \
$(UNISIM__vcc__vcc_v) \
$(UNISIM__x_clkdll_maximum_period_check) \
$(UNISIM__x_clkdll_maximum_period_check__x_clkdll_maximum_period_check_v) \
$(UNISIM__x_dcm) \
$(UNISIM__x_dcm__x_dcm_v) \
$(UNISIM__x_dcm_clock_divide_by_2) \
$(UNISIM__x_dcm_clock_divide_by_2__x_dcm_clock_divide_by_2_v) \
$(UNISIM__x_dcm_clock_lost) \
$(UNISIM__x_dcm_clock_lost__x_dcm_clock_lost_v) \
$(UNISIM__x_dcm_maximum_period_check) \
$(UNISIM__x_dcm_maximum_period_check__x_dcm_maximum_period_check_v) \
$(UNISIM__x_dcm_sp) \
$(UNISIM__x_dcm_sp__x_dcm_sp_v) \
$(UNISIM__x_dcm_sp_clock_divide_by_2) \
$(UNISIM__x_dcm_sp_clock_divide_by_2__x_dcm_sp_clock_divide_by_2_v) \
$(UNISIM__x_dcm_sp_clock_lost) \
$(UNISIM__x_dcm_sp_clock_lost__x_dcm_sp_clock_lost_v) \
$(UNISIM__x_dcm_sp_maximum_period_check) \
$(UNISIM__x_dcm_sp_maximum_period_check__x_dcm_sp_maximum_period_check_v) \
$(UNISIM__xor2) \
$(UNISIM__xor2__xor2_v) \
$(UNISIM__xorcy) \
$(UNISIM__xorcy__xorcy_v) \
$(UNISIM__xorcy_l) \
$(UNISIM__xorcy_l__xorcy_l_v) : ../../lib/tech/unisim/ise/unisim_VITAL.vhd \
		$(IEEE__std_logic_textio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__std_logic_signed) \
		$(IEEE__std_logic_arith) \
		$(UNISIM__vcomponents) \
		$(UNISIM__simple_simprim) \
		$(IEEE__numeric_std) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/unisim_VITAL.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = modelsim/dw02
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_DW02 = modelsim/dw02

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
DW02__dw02_mult_2_stage__behav = $(LIB_DW02)/dw02_mult_2_stage/behav.dat
DW02__dw02_mult_2_stage = $(LIB_DW02)/dw02_mult_2_stage/_primary.dat
DW02__dw02_components = $(LIB_DW02)/dw02_components/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(DW02__dw02_mult_2_stage__behav) \
    $(DW02__dw02_mult_2_stage) \
    $(DW02__dw02_components)

$(DW02__dw02_components) \
$(DW02__dw02_mult_2_stage) \
$(DW02__dw02_mult_2_stage__behav) : ../../lib/tech/dw02/comp/DW02_components.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work dw02 ../../lib/tech/dw02/comp/DW02_components.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/synplify
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_SYNPLIFY = modelsim/synplify

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
SYNPLIFY__zeroohm1__zeroohm1_a = $(LIB_SYNPLIFY)/zeroohm1/zeroohm1_a.dat
SYNPLIFY__zeroohm1 = $(LIB_SYNPLIFY)/zeroohm1/_primary.dat
SYNPLIFY__prim_sdff__beh = $(LIB_SYNPLIFY)/prim_sdff/beh.dat
SYNPLIFY__prim_sdff = $(LIB_SYNPLIFY)/prim_sdff/_primary.dat
SYNPLIFY__prim_ramd__beh = $(LIB_SYNPLIFY)/prim_ramd/beh.dat
SYNPLIFY__prim_ramd = $(LIB_SYNPLIFY)/prim_ramd/_primary.dat
SYNPLIFY__prim_latch__beh = $(LIB_SYNPLIFY)/prim_latch/beh.dat
SYNPLIFY__prim_latch = $(LIB_SYNPLIFY)/prim_latch/_primary.dat
SYNPLIFY__prim_dff__beh = $(LIB_SYNPLIFY)/prim_dff/beh.dat
SYNPLIFY__prim_dff = $(LIB_SYNPLIFY)/prim_dff/_primary.dat
SYNPLIFY__prim_counter__beh = $(LIB_SYNPLIFY)/prim_counter/beh.dat
SYNPLIFY__prim_counter = $(LIB_SYNPLIFY)/prim_counter/_primary.dat
SYNPLIFY__components = $(LIB_SYNPLIFY)/components/_primary.dat
SYNPLIFY__attributes = $(LIB_SYNPLIFY)/attributes/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(SYNPLIFY__zeroohm1__zeroohm1_a) \
    $(SYNPLIFY__zeroohm1) \
    $(SYNPLIFY__prim_sdff__beh) \
    $(SYNPLIFY__prim_sdff) \
    $(SYNPLIFY__prim_ramd__beh) \
    $(SYNPLIFY__prim_ramd) \
    $(SYNPLIFY__prim_latch__beh) \
    $(SYNPLIFY__prim_latch) \
    $(SYNPLIFY__prim_dff__beh) \
    $(SYNPLIFY__prim_dff) \
    $(SYNPLIFY__prim_counter__beh) \
    $(SYNPLIFY__prim_counter) \
    $(SYNPLIFY__components) \
    $(SYNPLIFY__attributes)

$(SYNPLIFY__attributes) : ../../lib/synplify/sim/synattr.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work synplify ../../lib/synplify/sim/synattr.vhd

$(SYNPLIFY__components) \
$(SYNPLIFY__prim_counter) \
$(SYNPLIFY__prim_counter__beh) \
$(SYNPLIFY__prim_dff) \
$(SYNPLIFY__prim_dff__beh) \
$(SYNPLIFY__prim_latch) \
$(SYNPLIFY__prim_latch__beh) \
$(SYNPLIFY__prim_ramd) \
$(SYNPLIFY__prim_ramd__beh) \
$(SYNPLIFY__prim_sdff) \
$(SYNPLIFY__prim_sdff__beh) \
$(SYNPLIFY__zeroohm1) \
$(SYNPLIFY__zeroohm1__zeroohm1_a) : ../../lib/synplify/sim/synplify.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work synplify ../../lib/synplify/sim/synplify.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_DW02 = modelsim/dw02
LIB_GRLIB = modelsim/grlib
LIB_UNISIM = modelsim/unisim
LIB_WORK = modelsim/techmap
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_TECHMAP = modelsim/techmap

# Define path to each design unit
UNISIM__clkdll = $(LIB_UNISIM)/clkdll/_primary.dat
IEEE__vital_primitives = $(LIB_IEEE)/vital_primitives/_primary.dat
IEEE__vital_timing = $(LIB_IEEE)/vital_timing/_primary.dat
UNISIM__bufgdll = $(LIB_UNISIM)/bufgdll/_primary.dat
DW02__dw02_components = $(LIB_DW02)/dw02_components/_primary.dat
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
UNISIM__bscan_spartan3 = $(LIB_UNISIM)/bscan_spartan3/_primary.dat
UNISIM__iddr2 = $(LIB_UNISIM)/iddr2/_primary.dat
UNISIM__oddr2 = $(LIB_UNISIM)/oddr2/_primary.dat
UNISIM__sysmon = $(LIB_UNISIM)/sysmon/_primary.dat
UNISIM__ibufg = $(LIB_UNISIM)/ibufg/_primary.dat
UNISIM__bufgmux = $(LIB_UNISIM)/bufgmux/_primary.dat
UNISIM__ibufgds_lvds_25 = $(LIB_UNISIM)/ibufgds_lvds_25/_primary.dat
UNISIM__ibufgds_lvds_33 = $(LIB_UNISIM)/ibufgds_lvds_33/_primary.dat
UNISIM__ibuf = $(LIB_UNISIM)/ibuf/_primary.dat
UNISIM__ibufds_lvds_25 = $(LIB_UNISIM)/ibufds_lvds_25/_primary.dat
UNISIM__ibufds_lvds_33 = $(LIB_UNISIM)/ibufds_lvds_33/_primary.dat
UNISIM__iobuf = $(LIB_UNISIM)/iobuf/_primary.dat
UNISIM__iobufds = $(LIB_UNISIM)/iobufds/_primary.dat
UNISIM__obufds = $(LIB_UNISIM)/obufds/_primary.dat
UNISIM__obuf = $(LIB_UNISIM)/obuf/_primary.dat
UNISIM__ramb16_s36 = $(LIB_UNISIM)/ramb16_s36/_primary.dat
UNISIM__ramb16_s18 = $(LIB_UNISIM)/ramb16_s18/_primary.dat
UNISIM__ramb16_s9 = $(LIB_UNISIM)/ramb16_s9/_primary.dat
UNISIM__ramb16_s4 = $(LIB_UNISIM)/ramb16_s4/_primary.dat
UNISIM__ramb16_s2 = $(LIB_UNISIM)/ramb16_s2/_primary.dat
UNISIM__ramb16_s1 = $(LIB_UNISIM)/ramb16_s1/_primary.dat
UNISIM__ramb16_s36_s36 = $(LIB_UNISIM)/ramb16_s36_s36/_primary.dat
UNISIM__ramb16_s18_s18 = $(LIB_UNISIM)/ramb16_s18_s18/_primary.dat
UNISIM__ramb16_s9_s9 = $(LIB_UNISIM)/ramb16_s9_s9/_primary.dat
UNISIM__ramb16_s4_s4 = $(LIB_UNISIM)/ramb16_s4_s4/_primary.dat
UNISIM__ramb16_s2_s2 = $(LIB_UNISIM)/ramb16_s2_s2/_primary.dat
UNISIM__ramb16_s1_s1 = $(LIB_UNISIM)/ramb16_s1_s1/_primary.dat
UNISIM__obuft = $(LIB_UNISIM)/obuft/_primary.dat
UNISIM__fddrrse = $(LIB_UNISIM)/fddrrse/_primary.dat
UNISIM__ifddrrse = $(LIB_UNISIM)/ifddrrse/_primary.dat
UNISIM__ibufgds = $(LIB_UNISIM)/ibufgds/_primary.dat
UNISIM__iddr = $(LIB_UNISIM)/iddr/_primary.dat
UNISIM__ibufds = $(LIB_UNISIM)/ibufds/_primary.dat
UNISIM__bscan_virtex4 = $(LIB_UNISIM)/bscan_virtex4/_primary.dat
UNISIM__bufg = $(LIB_UNISIM)/bufg/_primary.dat
UNISIM__dcm = $(LIB_UNISIM)/dcm/_primary.dat
UNISIM__oddr = $(LIB_UNISIM)/oddr/_primary.dat
UNISIM__fd = $(LIB_UNISIM)/fd/_primary.dat
UNISIM__idelay = $(LIB_UNISIM)/idelay/_primary.dat
UNISIM__iserdes = $(LIB_UNISIM)/iserdes/_primary.dat
UNISIM__bufio = $(LIB_UNISIM)/bufio/_primary.dat
UNISIM__idelayctrl = $(LIB_UNISIM)/idelayctrl/_primary.dat
UNISIM__vpkg = $(LIB_UNISIM)/vpkg/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
UNISIM__vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
UNISIM__bscan_virtex5 = $(LIB_UNISIM)/bscan_virtex5/_primary.dat
UNISIM__ramb4_s1 = $(LIB_UNISIM)/ramb4_s1/_primary.dat
UNISIM__ramb4_s2 = $(LIB_UNISIM)/ramb4_s2/_primary.dat
UNISIM__ramb4_s4 = $(LIB_UNISIM)/ramb4_s4/_primary.dat
UNISIM__ramb4_s8 = $(LIB_UNISIM)/ramb4_s8/_primary.dat
UNISIM__ramb4_s16 = $(LIB_UNISIM)/ramb4_s16/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
UNISIM__ramb4_s1_s1 = $(LIB_UNISIM)/ramb4_s1_s1/_primary.dat
UNISIM__ramb4_s2_s2 = $(LIB_UNISIM)/ramb4_s2_s2/_primary.dat
UNISIM__ramb4_s4_s4 = $(LIB_UNISIM)/ramb4_s4_s4/_primary.dat
UNISIM__ramb4_s8_s8 = $(LIB_UNISIM)/ramb4_s8_s8/_primary.dat
UNISIM__ramb4_s16_s16 = $(LIB_UNISIM)/ramb4_s16_s16/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
UNISIM__simple_simprim = $(LIB_UNISIM)/simple_simprim/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
TECHMAP__virtex_tap__rtl = $(LIB_TECHMAP)/virtex_tap/rtl.dat
TECHMAP__virtex_tap = $(LIB_TECHMAP)/virtex_tap/_primary.dat
TECHMAP__virtex_syncram_dp__behav = $(LIB_TECHMAP)/virtex_syncram_dp/behav.dat
TECHMAP__virtex_syncram_dp = $(LIB_TECHMAP)/virtex_syncram_dp/_primary.dat
TECHMAP__virtex_syncram__behav = $(LIB_TECHMAP)/virtex_syncram/behav.dat
TECHMAP__virtex_syncram = $(LIB_TECHMAP)/virtex_syncram/_primary.dat
TECHMAP__virtex6_tap__rtl = $(LIB_TECHMAP)/virtex6_tap/rtl.dat
TECHMAP__virtex6_tap = $(LIB_TECHMAP)/virtex6_tap/_primary.dat
TECHMAP__virtex5_tap__rtl = $(LIB_TECHMAP)/virtex5_tap/rtl.dat
TECHMAP__virtex5_tap = $(LIB_TECHMAP)/virtex5_tap/_primary.dat
TECHMAP__virtex5_ddr2_phy__rtl = $(LIB_TECHMAP)/virtex5_ddr2_phy/rtl.dat
TECHMAP__virtex5_ddr2_phy = $(LIB_TECHMAP)/virtex5_ddr2_phy/_primary.dat
TECHMAP__virtex4_tap__rtl = $(LIB_TECHMAP)/virtex4_tap/rtl.dat
TECHMAP__virtex4_tap = $(LIB_TECHMAP)/virtex4_tap/_primary.dat
TECHMAP__virtex4_mul_61x61__beh = $(LIB_TECHMAP)/virtex4_mul_61x61/beh.dat
TECHMAP__virtex4_mul_61x61 = $(LIB_TECHMAP)/virtex4_mul_61x61/_primary.dat
TECHMAP__virtex4_inpad_ds__rtl = $(LIB_TECHMAP)/virtex4_inpad_ds/rtl.dat
TECHMAP__virtex4_inpad_ds = $(LIB_TECHMAP)/virtex4_inpad_ds/_primary.dat
TECHMAP__virtex4_ddr_phy__rtl = $(LIB_TECHMAP)/virtex4_ddr_phy/rtl.dat
TECHMAP__virtex4_ddr_phy = $(LIB_TECHMAP)/virtex4_ddr_phy/_primary.dat
TECHMAP__virtex4_clkpad_ds__rtl = $(LIB_TECHMAP)/virtex4_clkpad_ds/rtl.dat
TECHMAP__virtex4_clkpad_ds = $(LIB_TECHMAP)/virtex4_clkpad_ds/_primary.dat
TECHMAP__virtex2_tap__rtl = $(LIB_TECHMAP)/virtex2_tap/rtl.dat
TECHMAP__virtex2_tap = $(LIB_TECHMAP)/virtex2_tap/_primary.dat
TECHMAP__virtex2_ddr_phy__rtl = $(LIB_TECHMAP)/virtex2_ddr_phy/rtl.dat
TECHMAP__virtex2_ddr_phy = $(LIB_TECHMAP)/virtex2_ddr_phy/_primary.dat
TECHMAP__unisim_toutpad__rtl = $(LIB_TECHMAP)/unisim_toutpad/rtl.dat
TECHMAP__unisim_toutpad = $(LIB_TECHMAP)/unisim_toutpad/_primary.dat
TECHMAP__unisim_syncram_dp__behav = $(LIB_TECHMAP)/unisim_syncram_dp/behav.dat
TECHMAP__unisim_syncram_dp = $(LIB_TECHMAP)/unisim_syncram_dp/_primary.dat
TECHMAP__unisim_syncram_2p__behav = $(LIB_TECHMAP)/unisim_syncram_2p/behav.dat
TECHMAP__unisim_syncram_2p = $(LIB_TECHMAP)/unisim_syncram_2p/_primary.dat
TECHMAP__unisim_syncram64__behav = $(LIB_TECHMAP)/unisim_syncram64/behav.dat
TECHMAP__unisim_syncram64 = $(LIB_TECHMAP)/unisim_syncram64/_primary.dat
TECHMAP__unisim_syncram128bw__behav = $(LIB_TECHMAP)/unisim_syncram128bw/behav.dat
TECHMAP__unisim_syncram128bw = $(LIB_TECHMAP)/unisim_syncram128bw/_primary.dat
TECHMAP__unisim_syncram128__behav = $(LIB_TECHMAP)/unisim_syncram128/behav.dat
TECHMAP__unisim_syncram128 = $(LIB_TECHMAP)/unisim_syncram128/_primary.dat
TECHMAP__unisim_syncram__behav = $(LIB_TECHMAP)/unisim_syncram/behav.dat
TECHMAP__unisim_syncram = $(LIB_TECHMAP)/unisim_syncram/_primary.dat
TECHMAP__unisim_skew_outpad__rtl = $(LIB_TECHMAP)/unisim_skew_outpad/rtl.dat
TECHMAP__unisim_skew_outpad = $(LIB_TECHMAP)/unisim_skew_outpad/_primary.dat
TECHMAP__unisim_outpad_ds__rtl = $(LIB_TECHMAP)/unisim_outpad_ds/rtl.dat
TECHMAP__unisim_outpad_ds = $(LIB_TECHMAP)/unisim_outpad_ds/_primary.dat
TECHMAP__unisim_outpad__rtl = $(LIB_TECHMAP)/unisim_outpad/rtl.dat
TECHMAP__unisim_outpad = $(LIB_TECHMAP)/unisim_outpad/_primary.dat
TECHMAP__unisim_oddr_reg__rtl = $(LIB_TECHMAP)/unisim_oddr_reg/rtl.dat
TECHMAP__unisim_oddr_reg = $(LIB_TECHMAP)/unisim_oddr_reg/_primary.dat
TECHMAP__unisim_iopad_ds__rtl = $(LIB_TECHMAP)/unisim_iopad_ds/rtl.dat
TECHMAP__unisim_iopad_ds = $(LIB_TECHMAP)/unisim_iopad_ds/_primary.dat
TECHMAP__unisim_iopad__rtl = $(LIB_TECHMAP)/unisim_iopad/rtl.dat
TECHMAP__unisim_iopad = $(LIB_TECHMAP)/unisim_iopad/_primary.dat
TECHMAP__unisim_inpad_ds__rtl = $(LIB_TECHMAP)/unisim_inpad_ds/rtl.dat
TECHMAP__unisim_inpad_ds = $(LIB_TECHMAP)/unisim_inpad_ds/_primary.dat
TECHMAP__unisim_inpad__rtl = $(LIB_TECHMAP)/unisim_inpad/rtl.dat
TECHMAP__unisim_inpad = $(LIB_TECHMAP)/unisim_inpad/_primary.dat
TECHMAP__unisim_iddr_reg__rtl = $(LIB_TECHMAP)/unisim_iddr_reg/rtl.dat
TECHMAP__unisim_iddr_reg = $(LIB_TECHMAP)/unisim_iddr_reg/_primary.dat
TECHMAP__unisim_clkpad_ds__rtl = $(LIB_TECHMAP)/unisim_clkpad_ds/rtl.dat
TECHMAP__unisim_clkpad_ds = $(LIB_TECHMAP)/unisim_clkpad_ds/_primary.dat
TECHMAP__unisim_clkpad__rtl = $(LIB_TECHMAP)/unisim_clkpad/rtl.dat
TECHMAP__unisim_clkpad = $(LIB_TECHMAP)/unisim_clkpad/_primary.dat
TECHMAP__toutpadvv__rtl = $(LIB_TECHMAP)/toutpadvv/rtl.dat
TECHMAP__toutpadvv = $(LIB_TECHMAP)/toutpadvv/_primary.dat
TECHMAP__toutpadv__rtl = $(LIB_TECHMAP)/toutpadv/rtl.dat
TECHMAP__toutpadv = $(LIB_TECHMAP)/toutpadv/_primary.dat
TECHMAP__toutpad__rtl = $(LIB_TECHMAP)/toutpad/rtl.dat
TECHMAP__toutpad = $(LIB_TECHMAP)/toutpad/_primary.dat
TECHMAP__techbuf__rtl = $(LIB_TECHMAP)/techbuf/rtl.dat
TECHMAP__techbuf = $(LIB_TECHMAP)/techbuf/_primary.dat
TECHMAP__tap__rtl = $(LIB_TECHMAP)/tap/rtl.dat
TECHMAP__tap = $(LIB_TECHMAP)/tap/_primary.dat
TECHMAP__system_monitor__struct = $(LIB_TECHMAP)/system_monitor/struct.dat
TECHMAP__system_monitor = $(LIB_TECHMAP)/system_monitor/_primary.dat
TECHMAP__sysmon_virtex5__struct = $(LIB_TECHMAP)/sysmon_virtex5/struct.dat
TECHMAP__sysmon_virtex5 = $(LIB_TECHMAP)/sysmon_virtex5/_primary.dat
TECHMAP__syncram_dp__rtl = $(LIB_TECHMAP)/syncram_dp/rtl.dat
TECHMAP__syncram_dp = $(LIB_TECHMAP)/syncram_dp/_primary.dat
TECHMAP__syncram_2p__rtl = $(LIB_TECHMAP)/syncram_2p/rtl.dat
TECHMAP__syncram_2p = $(LIB_TECHMAP)/syncram_2p/_primary.dat
TECHMAP__syncram64__rtl = $(LIB_TECHMAP)/syncram64/rtl.dat
TECHMAP__syncram64 = $(LIB_TECHMAP)/syncram64/_primary.dat
TECHMAP__syncram156bw__rtl = $(LIB_TECHMAP)/syncram156bw/rtl.dat
TECHMAP__syncram156bw = $(LIB_TECHMAP)/syncram156bw/_primary.dat
TECHMAP__syncram128bw__rtl = $(LIB_TECHMAP)/syncram128bw/rtl.dat
TECHMAP__syncram128bw = $(LIB_TECHMAP)/syncram128bw/_primary.dat
TECHMAP__syncram128__rtl = $(LIB_TECHMAP)/syncram128/rtl.dat
TECHMAP__syncram128 = $(LIB_TECHMAP)/syncram128/_primary.dat
TECHMAP__syncram__rtl = $(LIB_TECHMAP)/syncram/rtl.dat
TECHMAP__syncram = $(LIB_TECHMAP)/syncram/_primary.dat
TECHMAP__syncfifo__rtl = $(LIB_TECHMAP)/syncfifo/rtl.dat
TECHMAP__syncfifo = $(LIB_TECHMAP)/syncfifo/_primary.dat
TECHMAP__ssrctrl_unisim_netlist__beh = $(LIB_TECHMAP)/ssrctrl_unisim_netlist/beh.dat
TECHMAP__ssrctrl_unisim_netlist = $(LIB_TECHMAP)/ssrctrl_unisim_netlist/_primary.dat
TECHMAP__ssrctrl_unisim__beh = $(LIB_TECHMAP)/ssrctrl_unisim/beh.dat
TECHMAP__ssrctrl_unisim = $(LIB_TECHMAP)/ssrctrl_unisim/_primary.dat
TECHMAP__spartan6_tap__rtl = $(LIB_TECHMAP)/spartan6_tap/rtl.dat
TECHMAP__spartan6_tap = $(LIB_TECHMAP)/spartan6_tap/_primary.dat
TECHMAP__spartan6_ddr2_phy__rtl = $(LIB_TECHMAP)/spartan6_ddr2_phy/rtl.dat
TECHMAP__spartan6_ddr2_phy = $(LIB_TECHMAP)/spartan6_ddr2_phy/_primary.dat
TECHMAP__spartan3e_ddr_phy__rtl = $(LIB_TECHMAP)/spartan3e_ddr_phy/rtl.dat
TECHMAP__spartan3e_ddr_phy = $(LIB_TECHMAP)/spartan3e_ddr_phy/_primary.dat
TECHMAP__spartan3a_ddr2_phy__rtl = $(LIB_TECHMAP)/spartan3a_ddr2_phy/rtl.dat
TECHMAP__spartan3a_ddr2_phy = $(LIB_TECHMAP)/spartan3a_ddr2_phy/_primary.dat
TECHMAP__spartan3_tap__rtl = $(LIB_TECHMAP)/spartan3_tap/rtl.dat
TECHMAP__spartan3_tap = $(LIB_TECHMAP)/spartan3_tap/_primary.dat
TECHMAP__skew_outpad__rtl = $(LIB_TECHMAP)/skew_outpad/rtl.dat
TECHMAP__skew_outpad = $(LIB_TECHMAP)/skew_outpad/_primary.dat
TECHMAP__ringosc__rtl = $(LIB_TECHMAP)/ringosc/rtl.dat
TECHMAP__ringosc = $(LIB_TECHMAP)/ringosc/_primary.dat
TECHMAP__regfile_3p__rtl = $(LIB_TECHMAP)/regfile_3p/rtl.dat
TECHMAP__regfile_3p = $(LIB_TECHMAP)/regfile_3p/_primary.dat
TECHMAP__outpadv__rtl = $(LIB_TECHMAP)/outpadv/rtl.dat
TECHMAP__outpadv = $(LIB_TECHMAP)/outpadv/_primary.dat
TECHMAP__outpad_dsv__rtl = $(LIB_TECHMAP)/outpad_dsv/rtl.dat
TECHMAP__outpad_dsv = $(LIB_TECHMAP)/outpad_dsv/_primary.dat
TECHMAP__outpad_ds__rtl = $(LIB_TECHMAP)/outpad_ds/rtl.dat
TECHMAP__outpad_ds = $(LIB_TECHMAP)/outpad_ds/_primary.dat
TECHMAP__outpad_ddrv__rtl = $(LIB_TECHMAP)/outpad_ddrv/rtl.dat
TECHMAP__outpad_ddrv = $(LIB_TECHMAP)/outpad_ddrv/_primary.dat
TECHMAP__outpad_ddr__rtl = $(LIB_TECHMAP)/outpad_ddr/rtl.dat
TECHMAP__outpad_ddr = $(LIB_TECHMAP)/outpad_ddr/_primary.dat
TECHMAP__outpad__rtl = $(LIB_TECHMAP)/outpad/rtl.dat
TECHMAP__outpad = $(LIB_TECHMAP)/outpad/_primary.dat
TECHMAP__odpadv__rtl = $(LIB_TECHMAP)/odpadv/rtl.dat
TECHMAP__odpadv = $(LIB_TECHMAP)/odpadv/_primary.dat
TECHMAP__odpad__rtl = $(LIB_TECHMAP)/odpad/rtl.dat
TECHMAP__odpad = $(LIB_TECHMAP)/odpad/_primary.dat
TECHMAP__oddrv2__rtl = $(LIB_TECHMAP)/oddrv2/rtl.dat
TECHMAP__oddrv2 = $(LIB_TECHMAP)/oddrv2/_primary.dat
TECHMAP__oddrc3e__rtl = $(LIB_TECHMAP)/oddrc3e/rtl.dat
TECHMAP__oddrc3e = $(LIB_TECHMAP)/oddrc3e/_primary.dat
TECHMAP__netcomp = $(LIB_TECHMAP)/netcomp/_primary.dat
TECHMAP__nandtree__rtl = $(LIB_TECHMAP)/nandtree/rtl.dat
TECHMAP__nandtree = $(LIB_TECHMAP)/nandtree/_primary.dat
TECHMAP__mul_61x61__rtl = $(LIB_TECHMAP)/mul_61x61/rtl.dat
TECHMAP__mul_61x61 = $(LIB_TECHMAP)/mul_61x61/_primary.dat
TECHMAP__lvds_combo__rtl = $(LIB_TECHMAP)/lvds_combo/rtl.dat
TECHMAP__lvds_combo = $(LIB_TECHMAP)/lvds_combo/_primary.dat
TECHMAP__iopadvv__rtl = $(LIB_TECHMAP)/iopadvv/rtl.dat
TECHMAP__iopadvv = $(LIB_TECHMAP)/iopadvv/_primary.dat
TECHMAP__iopadv__rtl = $(LIB_TECHMAP)/iopadv/rtl.dat
TECHMAP__iopadv = $(LIB_TECHMAP)/iopadv/_primary.dat
TECHMAP__iopad_dsvv__rtl = $(LIB_TECHMAP)/iopad_dsvv/rtl.dat
TECHMAP__iopad_dsvv = $(LIB_TECHMAP)/iopad_dsvv/_primary.dat
TECHMAP__iopad_dsv__rtl = $(LIB_TECHMAP)/iopad_dsv/rtl.dat
TECHMAP__iopad_dsv = $(LIB_TECHMAP)/iopad_dsv/_primary.dat
TECHMAP__iopad_ds__rtl = $(LIB_TECHMAP)/iopad_ds/rtl.dat
TECHMAP__iopad_ds = $(LIB_TECHMAP)/iopad_ds/_primary.dat
TECHMAP__iopad_ddrvv__rtl = $(LIB_TECHMAP)/iopad_ddrvv/rtl.dat
TECHMAP__iopad_ddrvv = $(LIB_TECHMAP)/iopad_ddrvv/_primary.dat
TECHMAP__iopad_ddrv__rtl = $(LIB_TECHMAP)/iopad_ddrv/rtl.dat
TECHMAP__iopad_ddrv = $(LIB_TECHMAP)/iopad_ddrv/_primary.dat
TECHMAP__iopad_ddr__rtl = $(LIB_TECHMAP)/iopad_ddr/rtl.dat
TECHMAP__iopad_ddr = $(LIB_TECHMAP)/iopad_ddr/_primary.dat
TECHMAP__iopad__rtl = $(LIB_TECHMAP)/iopad/rtl.dat
TECHMAP__iopad = $(LIB_TECHMAP)/iopad/_primary.dat
TECHMAP__iodpadv__rtl = $(LIB_TECHMAP)/iodpadv/rtl.dat
TECHMAP__iodpadv = $(LIB_TECHMAP)/iodpadv/_primary.dat
TECHMAP__iodpad__rtl = $(LIB_TECHMAP)/iodpad/rtl.dat
TECHMAP__iodpad = $(LIB_TECHMAP)/iodpad/_primary.dat
TECHMAP__inpadv__rtl = $(LIB_TECHMAP)/inpadv/rtl.dat
TECHMAP__inpadv = $(LIB_TECHMAP)/inpadv/_primary.dat
TECHMAP__inpad_dsv__rtl = $(LIB_TECHMAP)/inpad_dsv/rtl.dat
TECHMAP__inpad_dsv = $(LIB_TECHMAP)/inpad_dsv/_primary.dat
TECHMAP__inpad_ds__rtl = $(LIB_TECHMAP)/inpad_ds/rtl.dat
TECHMAP__inpad_ds = $(LIB_TECHMAP)/inpad_ds/_primary.dat
TECHMAP__inpad_ddrv__rtl = $(LIB_TECHMAP)/inpad_ddrv/rtl.dat
TECHMAP__inpad_ddrv = $(LIB_TECHMAP)/inpad_ddrv/_primary.dat
TECHMAP__inpad_ddr__rtl = $(LIB_TECHMAP)/inpad_ddr/rtl.dat
TECHMAP__inpad_ddr = $(LIB_TECHMAP)/inpad_ddr/_primary.dat
TECHMAP__inpad__rtl = $(LIB_TECHMAP)/inpad/rtl.dat
TECHMAP__inpad = $(LIB_TECHMAP)/inpad/_primary.dat
TECHMAP__grusbhc_unisim__rtl = $(LIB_TECHMAP)/grusbhc_unisim/rtl.dat
TECHMAP__grusbhc_unisim = $(LIB_TECHMAP)/grusbhc_unisim/_primary.dat
TECHMAP__grspwc_unisim__rtl = $(LIB_TECHMAP)/grspwc_unisim/rtl.dat
TECHMAP__grspwc_unisim = $(LIB_TECHMAP)/grspwc_unisim/_primary.dat
TECHMAP__grspwc_net__rtl = $(LIB_TECHMAP)/grspwc_net/rtl.dat
TECHMAP__grspwc_net = $(LIB_TECHMAP)/grspwc_net/_primary.dat
TECHMAP__grspwc2_unisim__rtl = $(LIB_TECHMAP)/grspwc2_unisim/rtl.dat
TECHMAP__grspwc2_unisim = $(LIB_TECHMAP)/grspwc2_unisim/_primary.dat
TECHMAP__grspwc2_net__rtl = $(LIB_TECHMAP)/grspwc2_net/rtl.dat
TECHMAP__grspwc2_net = $(LIB_TECHMAP)/grspwc2_net/_primary.dat
TECHMAP__grmux2__rtl = $(LIB_TECHMAP)/grmux2/rtl.dat
TECHMAP__grmux2 = $(LIB_TECHMAP)/grmux2/_primary.dat
TECHMAP__grlfpw_net__rtl = $(LIB_TECHMAP)/grlfpw_net/rtl.dat
TECHMAP__grlfpw_net = $(LIB_TECHMAP)/grlfpw_net/_primary.dat
TECHMAP__grfpw_net__rtl = $(LIB_TECHMAP)/grfpw_net/rtl.dat
TECHMAP__grfpw_net = $(LIB_TECHMAP)/grfpw_net/_primary.dat
TECHMAP__generic_syncram_reg__behavioral = $(LIB_TECHMAP)/generic_syncram_reg/behavioral.dat
TECHMAP__generic_syncram_reg = $(LIB_TECHMAP)/generic_syncram_reg/_primary.dat
TECHMAP__generic_syncram_2p_reg__behav = $(LIB_TECHMAP)/generic_syncram_2p_reg/behav.dat
TECHMAP__generic_syncram_2p_reg = $(LIB_TECHMAP)/generic_syncram_2p_reg/_primary.dat
TECHMAP__generic_syncram_2p__behav = $(LIB_TECHMAP)/generic_syncram_2p/behav.dat
TECHMAP__generic_syncram_2p = $(LIB_TECHMAP)/generic_syncram_2p/_primary.dat
TECHMAP__generic_syncram__behavioral = $(LIB_TECHMAP)/generic_syncram/behavioral.dat
TECHMAP__generic_syncram = $(LIB_TECHMAP)/generic_syncram/_primary.dat
TECHMAP__generic_regfile_4p__rtl = $(LIB_TECHMAP)/generic_regfile_4p/rtl.dat
TECHMAP__generic_regfile_4p = $(LIB_TECHMAP)/generic_regfile_4p/_primary.dat
TECHMAP__generic_regfile_3p__rtl = $(LIB_TECHMAP)/generic_regfile_3p/rtl.dat
TECHMAP__generic_regfile_3p = $(LIB_TECHMAP)/generic_regfile_3p/_primary.dat
TECHMAP__generic_ddr_phy__rtl = $(LIB_TECHMAP)/generic_ddr_phy/rtl.dat
TECHMAP__generic_ddr_phy = $(LIB_TECHMAP)/generic_ddr_phy/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
TECHMAP__gen_mul_61x61__rtl = $(LIB_TECHMAP)/gen_mul_61x61/rtl.dat
TECHMAP__gen_mul_61x61 = $(LIB_TECHMAP)/gen_mul_61x61/_primary.dat
TECHMAP__gen_iddr_reg__rtl = $(LIB_TECHMAP)/gen_iddr_reg/rtl.dat
TECHMAP__gen_iddr_reg = $(LIB_TECHMAP)/gen_iddr_reg/_primary.dat
TECHMAP__gen_ddr_phy_reg__rtl = $(LIB_TECHMAP)/gen_ddr_phy_reg/rtl.dat
TECHMAP__gen_ddr_phy_reg = $(LIB_TECHMAP)/gen_ddr_phy_reg/_primary.dat
TECHMAP__gen_ddr_phy_oreg__rtl = $(LIB_TECHMAP)/gen_ddr_phy_oreg/rtl.dat
TECHMAP__gen_ddr_phy_oreg = $(LIB_TECHMAP)/gen_ddr_phy_oreg/_primary.dat
TECHMAP__gen_ddr_phy_ireg__rtl = $(LIB_TECHMAP)/gen_ddr_phy_ireg/rtl.dat
TECHMAP__gen_ddr_phy_ireg = $(LIB_TECHMAP)/gen_ddr_phy_ireg/_primary.dat
TECHMAP__fpu_disas_net__behav = $(LIB_TECHMAP)/fpu_disas_net/behav.dat
TECHMAP__fpu_disas_net = $(LIB_TECHMAP)/fpu_disas_net/_primary.dat
TECHMAP__dw_mul_61x61__rtl = $(LIB_TECHMAP)/dw_mul_61x61/rtl.dat
TECHMAP__dw_mul_61x61 = $(LIB_TECHMAP)/dw_mul_61x61/_primary.dat
TECHMAP__ddrphy__rtl = $(LIB_TECHMAP)/ddrphy/rtl.dat
TECHMAP__ddrphy = $(LIB_TECHMAP)/ddrphy/_primary.dat
TECHMAP__ddr_oreg__rtl = $(LIB_TECHMAP)/ddr_oreg/rtl.dat
TECHMAP__ddr_oreg = $(LIB_TECHMAP)/ddr_oreg/_primary.dat
TECHMAP__ddr_ireg__rtl = $(LIB_TECHMAP)/ddr_ireg/rtl.dat
TECHMAP__ddr_ireg = $(LIB_TECHMAP)/ddr_ireg/_primary.dat
TECHMAP__ddr2phy__rtl = $(LIB_TECHMAP)/ddr2phy/rtl.dat
TECHMAP__ddr2phy = $(LIB_TECHMAP)/ddr2phy/_primary.dat
TECHMAP__cpu_disas_net__behav = $(LIB_TECHMAP)/cpu_disas_net/behav.dat
TECHMAP__cpu_disas_net = $(LIB_TECHMAP)/cpu_disas_net/_primary.dat
TECHMAP__clkpad_ds__rtl = $(LIB_TECHMAP)/clkpad_ds/rtl.dat
TECHMAP__clkpad_ds = $(LIB_TECHMAP)/clkpad_ds/_primary.dat
TECHMAP__clkpad__rtl = $(LIB_TECHMAP)/clkpad/rtl.dat
TECHMAP__clkpad = $(LIB_TECHMAP)/clkpad/_primary.dat
TECHMAP__clkmux_xilinx__rtl = $(LIB_TECHMAP)/clkmux_xilinx/rtl.dat
TECHMAP__clkmux_xilinx = $(LIB_TECHMAP)/clkmux_xilinx/_primary.dat
TECHMAP__clkmux_unisim__rtl = $(LIB_TECHMAP)/clkmux_unisim/rtl.dat
TECHMAP__clkmux_unisim = $(LIB_TECHMAP)/clkmux_unisim/_primary.dat
TECHMAP__clkmux__rtl = $(LIB_TECHMAP)/clkmux/rtl.dat
TECHMAP__clkmux = $(LIB_TECHMAP)/clkmux/_primary.dat
TECHMAP__clkmul_virtex2__struct = $(LIB_TECHMAP)/clkmul_virtex2/struct.dat
TECHMAP__clkmul_virtex2 = $(LIB_TECHMAP)/clkmul_virtex2/_primary.dat
TECHMAP__clkgen_virtex5__struct = $(LIB_TECHMAP)/clkgen_virtex5/struct.dat
TECHMAP__clkgen_virtex5 = $(LIB_TECHMAP)/clkgen_virtex5/_primary.dat
TECHMAP__clkgen_virtex2__struct = $(LIB_TECHMAP)/clkgen_virtex2/struct.dat
TECHMAP__clkgen_virtex2 = $(LIB_TECHMAP)/clkgen_virtex2/_primary.dat
TECHMAP__clkgen_virtex__rtl = $(LIB_TECHMAP)/clkgen_virtex/rtl.dat
TECHMAP__clkgen_virtex = $(LIB_TECHMAP)/clkgen_virtex/_primary.dat
TECHMAP__clkgen_spartan3__struct = $(LIB_TECHMAP)/clkgen_spartan3/struct.dat
TECHMAP__clkgen_spartan3 = $(LIB_TECHMAP)/clkgen_spartan3/_primary.dat
TECHMAP__clkgen__struct = $(LIB_TECHMAP)/clkgen/struct.dat
TECHMAP__clkgen = $(LIB_TECHMAP)/clkgen/_primary.dat
TECHMAP__clkbuf_xilinx__rtl = $(LIB_TECHMAP)/clkbuf_xilinx/rtl.dat
TECHMAP__clkbuf_xilinx = $(LIB_TECHMAP)/clkbuf_xilinx/_primary.dat
TECHMAP__clkand_unisim__rtl = $(LIB_TECHMAP)/clkand_unisim/rtl.dat
TECHMAP__clkand_unisim = $(LIB_TECHMAP)/clkand_unisim/_primary.dat
TECHMAP__clkand__rtl = $(LIB_TECHMAP)/clkand/rtl.dat
TECHMAP__clkand = $(LIB_TECHMAP)/clkand/_primary.dat
TECHMAP__alltap = $(LIB_TECHMAP)/alltap/_primary.dat
TECHMAP__allpads = $(LIB_TECHMAP)/allpads/_primary.dat
TECHMAP__allmem = $(LIB_TECHMAP)/allmem/_primary.dat
TECHMAP__allddr = $(LIB_TECHMAP)/allddr/_primary.dat
TECHMAP__allclkgen = $(LIB_TECHMAP)/allclkgen/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(TECHMAP__virtex_tap__rtl) \
    $(TECHMAP__virtex_tap) \
    $(TECHMAP__virtex_syncram_dp__behav) \
    $(TECHMAP__virtex_syncram_dp) \
    $(TECHMAP__virtex_syncram__behav) \
    $(TECHMAP__virtex_syncram) \
    $(TECHMAP__virtex6_tap__rtl) \
    $(TECHMAP__virtex6_tap) \
    $(TECHMAP__virtex5_tap__rtl) \
    $(TECHMAP__virtex5_tap) \
    $(TECHMAP__virtex5_ddr2_phy__rtl) \
    $(TECHMAP__virtex5_ddr2_phy) \
    $(TECHMAP__virtex4_tap__rtl) \
    $(TECHMAP__virtex4_tap) \
    $(TECHMAP__virtex4_mul_61x61__beh) \
    $(TECHMAP__virtex4_mul_61x61) \
    $(TECHMAP__virtex4_inpad_ds__rtl) \
    $(TECHMAP__virtex4_inpad_ds) \
    $(TECHMAP__virtex4_ddr_phy__rtl) \
    $(TECHMAP__virtex4_ddr_phy) \
    $(TECHMAP__virtex4_clkpad_ds__rtl) \
    $(TECHMAP__virtex4_clkpad_ds) \
    $(TECHMAP__virtex2_tap__rtl) \
    $(TECHMAP__virtex2_tap) \
    $(TECHMAP__virtex2_ddr_phy__rtl) \
    $(TECHMAP__virtex2_ddr_phy) \
    $(TECHMAP__unisim_toutpad__rtl) \
    $(TECHMAP__unisim_toutpad) \
    $(TECHMAP__unisim_syncram_dp__behav) \
    $(TECHMAP__unisim_syncram_dp) \
    $(TECHMAP__unisim_syncram_2p__behav) \
    $(TECHMAP__unisim_syncram_2p) \
    $(TECHMAP__unisim_syncram64__behav) \
    $(TECHMAP__unisim_syncram64) \
    $(TECHMAP__unisim_syncram128bw__behav) \
    $(TECHMAP__unisim_syncram128bw) \
    $(TECHMAP__unisim_syncram128__behav) \
    $(TECHMAP__unisim_syncram128) \
    $(TECHMAP__unisim_syncram__behav) \
    $(TECHMAP__unisim_syncram) \
    $(TECHMAP__unisim_skew_outpad__rtl) \
    $(TECHMAP__unisim_skew_outpad) \
    $(TECHMAP__unisim_outpad_ds__rtl) \
    $(TECHMAP__unisim_outpad_ds) \
    $(TECHMAP__unisim_outpad__rtl) \
    $(TECHMAP__unisim_outpad) \
    $(TECHMAP__unisim_oddr_reg__rtl) \
    $(TECHMAP__unisim_oddr_reg) \
    $(TECHMAP__unisim_iopad_ds__rtl) \
    $(TECHMAP__unisim_iopad_ds) \
    $(TECHMAP__unisim_iopad__rtl) \
    $(TECHMAP__unisim_iopad) \
    $(TECHMAP__unisim_inpad_ds__rtl) \
    $(TECHMAP__unisim_inpad_ds) \
    $(TECHMAP__unisim_inpad__rtl) \
    $(TECHMAP__unisim_inpad) \
    $(TECHMAP__unisim_iddr_reg__rtl) \
    $(TECHMAP__unisim_iddr_reg) \
    $(TECHMAP__unisim_clkpad_ds__rtl) \
    $(TECHMAP__unisim_clkpad_ds) \
    $(TECHMAP__unisim_clkpad__rtl) \
    $(TECHMAP__unisim_clkpad) \
    $(TECHMAP__toutpadvv__rtl) \
    $(TECHMAP__toutpadvv) \
    $(TECHMAP__toutpadv__rtl) \
    $(TECHMAP__toutpadv) \
    $(TECHMAP__toutpad__rtl) \
    $(TECHMAP__toutpad) \
    $(TECHMAP__techbuf__rtl) \
    $(TECHMAP__techbuf) \
    $(TECHMAP__tap__rtl) \
    $(TECHMAP__tap) \
    $(TECHMAP__system_monitor__struct) \
    $(TECHMAP__system_monitor) \
    $(TECHMAP__sysmon_virtex5__struct) \
    $(TECHMAP__sysmon_virtex5) \
    $(TECHMAP__syncram_dp__rtl) \
    $(TECHMAP__syncram_dp) \
    $(TECHMAP__syncram_2p__rtl) \
    $(TECHMAP__syncram_2p) \
    $(TECHMAP__syncram64__rtl) \
    $(TECHMAP__syncram64) \
    $(TECHMAP__syncram156bw__rtl) \
    $(TECHMAP__syncram156bw) \
    $(TECHMAP__syncram128bw__rtl) \
    $(TECHMAP__syncram128bw) \
    $(TECHMAP__syncram128__rtl) \
    $(TECHMAP__syncram128) \
    $(TECHMAP__syncram__rtl) \
    $(TECHMAP__syncram) \
    $(TECHMAP__syncfifo__rtl) \
    $(TECHMAP__syncfifo) \
    $(TECHMAP__ssrctrl_unisim_netlist__beh) \
    $(TECHMAP__ssrctrl_unisim_netlist) \
    $(TECHMAP__ssrctrl_unisim__beh) \
    $(TECHMAP__ssrctrl_unisim) \
    $(TECHMAP__spartan6_tap__rtl) \
    $(TECHMAP__spartan6_tap) \
    $(TECHMAP__spartan6_ddr2_phy__rtl) \
    $(TECHMAP__spartan6_ddr2_phy) \
    $(TECHMAP__spartan3e_ddr_phy__rtl) \
    $(TECHMAP__spartan3e_ddr_phy) \
    $(TECHMAP__spartan3a_ddr2_phy__rtl) \
    $(TECHMAP__spartan3a_ddr2_phy) \
    $(TECHMAP__spartan3_tap__rtl) \
    $(TECHMAP__spartan3_tap) \
    $(TECHMAP__skew_outpad__rtl) \
    $(TECHMAP__skew_outpad) \
    $(TECHMAP__ringosc__rtl) \
    $(TECHMAP__ringosc) \
    $(TECHMAP__regfile_3p__rtl) \
    $(TECHMAP__regfile_3p) \
    $(TECHMAP__outpadv__rtl) \
    $(TECHMAP__outpadv) \
    $(TECHMAP__outpad_dsv__rtl) \
    $(TECHMAP__outpad_dsv) \
    $(TECHMAP__outpad_ds__rtl) \
    $(TECHMAP__outpad_ds) \
    $(TECHMAP__outpad_ddrv__rtl) \
    $(TECHMAP__outpad_ddrv) \
    $(TECHMAP__outpad_ddr__rtl) \
    $(TECHMAP__outpad_ddr) \
    $(TECHMAP__outpad__rtl) \
    $(TECHMAP__outpad) \
    $(TECHMAP__odpadv__rtl) \
    $(TECHMAP__odpadv) \
    $(TECHMAP__odpad__rtl) \
    $(TECHMAP__odpad) \
    $(TECHMAP__oddrv2__rtl) \
    $(TECHMAP__oddrv2) \
    $(TECHMAP__oddrc3e__rtl) \
    $(TECHMAP__oddrc3e) \
    $(TECHMAP__netcomp) \
    $(TECHMAP__nandtree__rtl) \
    $(TECHMAP__nandtree) \
    $(TECHMAP__mul_61x61__rtl) \
    $(TECHMAP__mul_61x61) \
    $(TECHMAP__lvds_combo__rtl) \
    $(TECHMAP__lvds_combo) \
    $(TECHMAP__iopadvv__rtl) \
    $(TECHMAP__iopadvv) \
    $(TECHMAP__iopadv__rtl) \
    $(TECHMAP__iopadv) \
    $(TECHMAP__iopad_dsvv__rtl) \
    $(TECHMAP__iopad_dsvv) \
    $(TECHMAP__iopad_dsv__rtl) \
    $(TECHMAP__iopad_dsv) \
    $(TECHMAP__iopad_ds__rtl) \
    $(TECHMAP__iopad_ds) \
    $(TECHMAP__iopad_ddrvv__rtl) \
    $(TECHMAP__iopad_ddrvv) \
    $(TECHMAP__iopad_ddrv__rtl) \
    $(TECHMAP__iopad_ddrv) \
    $(TECHMAP__iopad_ddr__rtl) \
    $(TECHMAP__iopad_ddr) \
    $(TECHMAP__iopad__rtl) \
    $(TECHMAP__iopad) \
    $(TECHMAP__iodpadv__rtl) \
    $(TECHMAP__iodpadv) \
    $(TECHMAP__iodpad__rtl) \
    $(TECHMAP__iodpad) \
    $(TECHMAP__inpadv__rtl) \
    $(TECHMAP__inpadv) \
    $(TECHMAP__inpad_dsv__rtl) \
    $(TECHMAP__inpad_dsv) \
    $(TECHMAP__inpad_ds__rtl) \
    $(TECHMAP__inpad_ds) \
    $(TECHMAP__inpad_ddrv__rtl) \
    $(TECHMAP__inpad_ddrv) \
    $(TECHMAP__inpad_ddr__rtl) \
    $(TECHMAP__inpad_ddr) \
    $(TECHMAP__inpad__rtl) \
    $(TECHMAP__inpad) \
    $(TECHMAP__grusbhc_unisim__rtl) \
    $(TECHMAP__grusbhc_unisim) \
    $(TECHMAP__grspwc_unisim__rtl) \
    $(TECHMAP__grspwc_unisim) \
    $(TECHMAP__grspwc_net__rtl) \
    $(TECHMAP__grspwc_net) \
    $(TECHMAP__grspwc2_unisim__rtl) \
    $(TECHMAP__grspwc2_unisim) \
    $(TECHMAP__grspwc2_net__rtl) \
    $(TECHMAP__grspwc2_net) \
    $(TECHMAP__grmux2__rtl) \
    $(TECHMAP__grmux2) \
    $(TECHMAP__grlfpw_net__rtl) \
    $(TECHMAP__grlfpw_net) \
    $(TECHMAP__grfpw_net__rtl) \
    $(TECHMAP__grfpw_net) \
    $(TECHMAP__generic_syncram_reg__behavioral) \
    $(TECHMAP__generic_syncram_reg) \
    $(TECHMAP__generic_syncram_2p_reg__behav) \
    $(TECHMAP__generic_syncram_2p_reg) \
    $(TECHMAP__generic_syncram_2p__behav) \
    $(TECHMAP__generic_syncram_2p) \
    $(TECHMAP__generic_syncram__behavioral) \
    $(TECHMAP__generic_syncram) \
    $(TECHMAP__generic_regfile_4p__rtl) \
    $(TECHMAP__generic_regfile_4p) \
    $(TECHMAP__generic_regfile_3p__rtl) \
    $(TECHMAP__generic_regfile_3p) \
    $(TECHMAP__generic_ddr_phy__rtl) \
    $(TECHMAP__generic_ddr_phy) \
    $(TECHMAP__gencomp) \
    $(TECHMAP__gen_mul_61x61__rtl) \
    $(TECHMAP__gen_mul_61x61) \
    $(TECHMAP__gen_iddr_reg__rtl) \
    $(TECHMAP__gen_iddr_reg) \
    $(TECHMAP__gen_ddr_phy_reg__rtl) \
    $(TECHMAP__gen_ddr_phy_reg) \
    $(TECHMAP__gen_ddr_phy_oreg__rtl) \
    $(TECHMAP__gen_ddr_phy_oreg) \
    $(TECHMAP__gen_ddr_phy_ireg__rtl) \
    $(TECHMAP__gen_ddr_phy_ireg) \
    $(TECHMAP__fpu_disas_net__behav) \
    $(TECHMAP__fpu_disas_net) \
    $(TECHMAP__dw_mul_61x61__rtl) \
    $(TECHMAP__dw_mul_61x61) \
    $(TECHMAP__ddrphy__rtl) \
    $(TECHMAP__ddrphy) \
    $(TECHMAP__ddr_oreg__rtl) \
    $(TECHMAP__ddr_oreg) \
    $(TECHMAP__ddr_ireg__rtl) \
    $(TECHMAP__ddr_ireg) \
    $(TECHMAP__ddr2phy__rtl) \
    $(TECHMAP__ddr2phy) \
    $(TECHMAP__cpu_disas_net__behav) \
    $(TECHMAP__cpu_disas_net) \
    $(TECHMAP__clkpad_ds__rtl) \
    $(TECHMAP__clkpad_ds) \
    $(TECHMAP__clkpad__rtl) \
    $(TECHMAP__clkpad) \
    $(TECHMAP__clkmux_xilinx__rtl) \
    $(TECHMAP__clkmux_xilinx) \
    $(TECHMAP__clkmux_unisim__rtl) \
    $(TECHMAP__clkmux_unisim) \
    $(TECHMAP__clkmux__rtl) \
    $(TECHMAP__clkmux) \
    $(TECHMAP__clkmul_virtex2__struct) \
    $(TECHMAP__clkmul_virtex2) \
    $(TECHMAP__clkgen_virtex5__struct) \
    $(TECHMAP__clkgen_virtex5) \
    $(TECHMAP__clkgen_virtex2__struct) \
    $(TECHMAP__clkgen_virtex2) \
    $(TECHMAP__clkgen_virtex__rtl) \
    $(TECHMAP__clkgen_virtex) \
    $(TECHMAP__clkgen_spartan3__struct) \
    $(TECHMAP__clkgen_spartan3) \
    $(TECHMAP__clkgen__struct) \
    $(TECHMAP__clkgen) \
    $(TECHMAP__clkbuf_xilinx__rtl) \
    $(TECHMAP__clkbuf_xilinx) \
    $(TECHMAP__clkand_unisim__rtl) \
    $(TECHMAP__clkand_unisim) \
    $(TECHMAP__clkand__rtl) \
    $(TECHMAP__clkand) \
    $(TECHMAP__alltap) \
    $(TECHMAP__allpads) \
    $(TECHMAP__allmem) \
    $(TECHMAP__allddr) \
    $(TECHMAP__allclkgen)

$(TECHMAP__allclkgen) : ../../lib/techmap/maps/allclkgen.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allclkgen.vhd

$(TECHMAP__allddr) : ../../lib/techmap/maps/allddr.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allddr.vhd

$(TECHMAP__allmem) : ../../lib/techmap/maps/allmem.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allmem.vhd

$(TECHMAP__allpads) : ../../lib/techmap/maps/allpads.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allpads.vhd

$(TECHMAP__alltap) : ../../lib/techmap/maps/alltap.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/alltap.vhd

$(TECHMAP__clkand) \
$(TECHMAP__clkand__rtl) : ../../lib/techmap/maps/clkand.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkand.vhd

$(TECHMAP__clkgen) \
$(TECHMAP__clkgen__struct) : ../../lib/techmap/maps/clkgen.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkgen.vhd

$(TECHMAP__clkmux) \
$(TECHMAP__clkmux__rtl) : ../../lib/techmap/maps/clkmux.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkmux.vhd

$(TECHMAP__clkand_unisim) \
$(TECHMAP__clkand_unisim__rtl) \
$(TECHMAP__clkgen_spartan3) \
$(TECHMAP__clkgen_spartan3__struct) \
$(TECHMAP__clkgen_virtex) \
$(TECHMAP__clkgen_virtex__rtl) \
$(TECHMAP__clkgen_virtex2) \
$(TECHMAP__clkgen_virtex2__struct) \
$(TECHMAP__clkgen_virtex5) \
$(TECHMAP__clkgen_virtex5__struct) \
$(TECHMAP__clkmul_virtex2) \
$(TECHMAP__clkmul_virtex2__struct) \
$(TECHMAP__clkmux_unisim) \
$(TECHMAP__clkmux_unisim__rtl) : ../../lib/techmap/unisim/clkgen_unisim.vhd \
		$(UNISIM__clkdll) \
		$(UNISIM__vpkg) \
		$(IEEE__vital_timing) \
		$(IEEE__vital_primitives) \
		$(UNISIM__ibufg) \
		$(UNISIM__bufgdll) \
		$(UNISIM__dcm) \
		$(UNISIM__bufg) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(UNISIM__bufgmux) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/clkgen_unisim.vhd

$(TECHMAP__clkbuf_xilinx) \
$(TECHMAP__clkbuf_xilinx__rtl) \
$(TECHMAP__clkmux_xilinx) \
$(TECHMAP__clkmux_xilinx__rtl) : ../../lib/techmap/unisim/buffer_unisim.vhd \
		$(UNISIM__bufgdll) \
		$(UNISIM__bufg) \
		$(UNISIM__bufgmux) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/buffer_unisim.vhd

$(TECHMAP__clkpad) \
$(TECHMAP__clkpad__rtl) : ../../lib/techmap/maps/clkpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkpad.vhd

$(TECHMAP__clkpad_ds) \
$(TECHMAP__clkpad_ds__rtl) : ../../lib/techmap/maps/clkpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkpad_ds.vhd

$(TECHMAP__ddr_ireg) \
$(TECHMAP__ddr_ireg__rtl) : ../../lib/techmap/maps/ddr_ireg.vhd \
		$(TECHMAP__allddr) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddr_ireg.vhd

$(TECHMAP__ddr_oreg) \
$(TECHMAP__ddr_oreg__rtl) : ../../lib/techmap/maps/ddr_oreg.vhd \
		$(TECHMAP__allddr) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddr_oreg.vhd

$(TECHMAP__ddr2phy) \
$(TECHMAP__ddr2phy__rtl) \
$(TECHMAP__ddrphy) \
$(TECHMAP__ddrphy__rtl) : ../../lib/techmap/maps/ddrphy.vhd \
		$(TECHMAP__allddr) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddrphy.vhd

$(TECHMAP__dw_mul_61x61) \
$(TECHMAP__dw_mul_61x61__rtl) : ../../lib/techmap/dw02/mul_dw_gen.vhd \
		$(IEEE__std_logic_arith) \
		$(DW02__dw02_components) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/dw02/mul_dw_gen.vhd

$(TECHMAP__cpu_disas_net) \
$(TECHMAP__cpu_disas_net__behav) \
$(TECHMAP__fpu_disas_net) \
$(TECHMAP__fpu_disas_net__behav) : ../../lib/techmap/maps/cpu_disas_net.vhd \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/cpu_disas_net.vhd

$(TECHMAP__gen_iddr_reg) \
$(TECHMAP__gen_iddr_reg__rtl) : ../../lib/techmap/inferred/ddr_inferred.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/ddr_inferred.vhd

$(TECHMAP__gen_mul_61x61) \
$(TECHMAP__gen_mul_61x61__rtl) : ../../lib/techmap/inferred/mul_inferred.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/mul_inferred.vhd

$(TECHMAP__gencomp) : ../../lib/techmap/gencomp/gencomp.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/gencomp/gencomp.vhd

$(TECHMAP__gen_ddr_phy_ireg) \
$(TECHMAP__gen_ddr_phy_ireg__rtl) \
$(TECHMAP__gen_ddr_phy_oreg) \
$(TECHMAP__gen_ddr_phy_oreg__rtl) \
$(TECHMAP__gen_ddr_phy_reg) \
$(TECHMAP__gen_ddr_phy_reg__rtl) \
$(TECHMAP__generic_ddr_phy) \
$(TECHMAP__generic_ddr_phy__rtl) : ../../lib/techmap/inferred/ddr_phy_inferred.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/ddr_phy_inferred.vhd

$(TECHMAP__generic_regfile_3p) \
$(TECHMAP__generic_regfile_3p__rtl) \
$(TECHMAP__generic_regfile_4p) \
$(TECHMAP__generic_regfile_4p__rtl) \
$(TECHMAP__generic_syncram) \
$(TECHMAP__generic_syncram__behavioral) \
$(TECHMAP__generic_syncram_2p) \
$(TECHMAP__generic_syncram_2p__behav) \
$(TECHMAP__generic_syncram_2p_reg) \
$(TECHMAP__generic_syncram_2p_reg__behav) \
$(TECHMAP__generic_syncram_reg) \
$(TECHMAP__generic_syncram_reg__behavioral) : ../../lib/techmap/inferred/memory_inferred.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/memory_inferred.vhd

$(TECHMAP__grfpw_net) \
$(TECHMAP__grfpw_net__rtl) : ../../lib/techmap/maps/grfpw_net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grfpw_net.vhd

$(TECHMAP__grlfpw_net) \
$(TECHMAP__grlfpw_net__rtl) : ../../lib/techmap/maps/grlfpw_net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grlfpw_net.vhd

$(TECHMAP__grmux2) \
$(TECHMAP__grmux2__rtl) : ../../lib/techmap/maps/grgates.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grgates.vhd

$(TECHMAP__grspwc2_net) \
$(TECHMAP__grspwc2_net__rtl) : ../../lib/techmap/maps/grspwc2_net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grspwc2_net.vhd

$(TECHMAP__grspwc2_unisim) \
$(TECHMAP__grspwc2_unisim__rtl) : ../../lib/techmap/unisim/grspwc2_unisim.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/grspwc2_unisim.vhd

$(TECHMAP__grspwc_net) \
$(TECHMAP__grspwc_net__rtl) : ../../lib/techmap/maps/grspwc_net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grspwc_net.vhd

$(TECHMAP__grspwc_unisim) \
$(TECHMAP__grspwc_unisim__rtl) : ../../lib/techmap/unisim/grspwc_unisim.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/grspwc_unisim.vhd

$(TECHMAP__grusbhc_unisim) \
$(TECHMAP__grusbhc_unisim__rtl) : ../../lib/techmap/unisim/grusbhc_unisim.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/grusbhc_unisim.vhd

$(TECHMAP__inpad_ddr) \
$(TECHMAP__inpad_ddr__rtl) \
$(TECHMAP__inpad_ddrv) \
$(TECHMAP__inpad_ddrv__rtl) : ../../lib/techmap/maps/inpad_ddr.vhd \
		$(TECHMAP__allpads) \
		$(TECHMAP__allddr) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad_ddr.vhd

$(TECHMAP__inpad_ds) \
$(TECHMAP__inpad_ds__rtl) \
$(TECHMAP__inpad_dsv) \
$(TECHMAP__inpad_dsv__rtl) : ../../lib/techmap/maps/inpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad_ds.vhd

$(TECHMAP__inpad) \
$(TECHMAP__inpad__rtl) \
$(TECHMAP__inpadv) \
$(TECHMAP__inpadv__rtl) : ../../lib/techmap/maps/inpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad.vhd

$(TECHMAP__iodpad) \
$(TECHMAP__iodpad__rtl) \
$(TECHMAP__iodpadv) \
$(TECHMAP__iodpadv__rtl) : ../../lib/techmap/maps/iodpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iodpad.vhd

$(TECHMAP__iopad_ddr) \
$(TECHMAP__iopad_ddr__rtl) \
$(TECHMAP__iopad_ddrv) \
$(TECHMAP__iopad_ddrv__rtl) \
$(TECHMAP__iopad_ddrvv) \
$(TECHMAP__iopad_ddrvv__rtl) : ../../lib/techmap/maps/iopad_ddr.vhd \
		$(TECHMAP__allpads) \
		$(TECHMAP__allddr) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad_ddr.vhd

$(TECHMAP__iopad_ds) \
$(TECHMAP__iopad_ds__rtl) \
$(TECHMAP__iopad_dsv) \
$(TECHMAP__iopad_dsv__rtl) \
$(TECHMAP__iopad_dsvv) \
$(TECHMAP__iopad_dsvv__rtl) : ../../lib/techmap/maps/iopad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad_ds.vhd

$(TECHMAP__iopad) \
$(TECHMAP__iopad__rtl) \
$(TECHMAP__iopadv) \
$(TECHMAP__iopadv__rtl) \
$(TECHMAP__iopadvv) \
$(TECHMAP__iopadvv__rtl) : ../../lib/techmap/maps/iopad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad.vhd

$(TECHMAP__lvds_combo) \
$(TECHMAP__lvds_combo__rtl) : ../../lib/techmap/maps/lvds_combo.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/lvds_combo.vhd

$(TECHMAP__mul_61x61) \
$(TECHMAP__mul_61x61__rtl) : ../../lib/techmap/maps/mul_61x61.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/mul_61x61.vhd

$(TECHMAP__nandtree) \
$(TECHMAP__nandtree__rtl) : ../../lib/techmap/maps/nandtree.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/nandtree.vhd

$(TECHMAP__netcomp) : ../../lib/techmap/gencomp/netcomp.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/gencomp/netcomp.vhd

$(TECHMAP__odpad) \
$(TECHMAP__odpad__rtl) \
$(TECHMAP__odpadv) \
$(TECHMAP__odpadv__rtl) : ../../lib/techmap/maps/odpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/odpad.vhd

$(TECHMAP__outpad_ddr) \
$(TECHMAP__outpad_ddr__rtl) \
$(TECHMAP__outpad_ddrv) \
$(TECHMAP__outpad_ddrv__rtl) : ../../lib/techmap/maps/outpad_ddr.vhd \
		$(TECHMAP__allpads) \
		$(TECHMAP__allddr) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad_ddr.vhd

$(TECHMAP__outpad_ds) \
$(TECHMAP__outpad_ds__rtl) \
$(TECHMAP__outpad_dsv) \
$(TECHMAP__outpad_dsv__rtl) : ../../lib/techmap/maps/outpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad_ds.vhd

$(TECHMAP__outpad) \
$(TECHMAP__outpad__rtl) \
$(TECHMAP__outpadv) \
$(TECHMAP__outpadv__rtl) : ../../lib/techmap/maps/outpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad.vhd

$(TECHMAP__regfile_3p) \
$(TECHMAP__regfile_3p__rtl) : ../../lib/techmap/maps/regfile_3p.vhd \
		$(TECHMAP__allmem) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/regfile_3p.vhd

$(TECHMAP__ringosc) \
$(TECHMAP__ringosc__rtl) : ../../lib/techmap/maps/ringosc.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ringosc.vhd

$(TECHMAP__skew_outpad) \
$(TECHMAP__skew_outpad__rtl) : ../../lib/techmap/maps/skew_outpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/skew_outpad.vhd

$(TECHMAP__ssrctrl_unisim) \
$(TECHMAP__ssrctrl_unisim__beh) \
$(TECHMAP__ssrctrl_unisim_netlist) \
$(TECHMAP__ssrctrl_unisim_netlist__beh) : ../../lib/techmap/unisim/ssrctrl_unisim.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/ssrctrl_unisim.vhd

$(TECHMAP__syncfifo) \
$(TECHMAP__syncfifo__rtl) : ../../lib/techmap/maps/syncfifo.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncfifo.vhd

$(TECHMAP__syncram) \
$(TECHMAP__syncram__rtl) : ../../lib/techmap/maps/syncram.vhd \
		$(TECHMAP__allmem) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram.vhd

$(TECHMAP__syncram128) \
$(TECHMAP__syncram128__rtl) : ../../lib/techmap/maps/syncram128.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram128.vhd

$(TECHMAP__syncram128bw) \
$(TECHMAP__syncram128bw__rtl) : ../../lib/techmap/maps/syncram128bw.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram128bw.vhd

$(TECHMAP__syncram156bw) \
$(TECHMAP__syncram156bw__rtl) : ../../lib/techmap/maps/syncram156bw.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram156bw.vhd

$(TECHMAP__syncram64) \
$(TECHMAP__syncram64__rtl) : ../../lib/techmap/maps/syncram64.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram64.vhd

$(TECHMAP__syncram_2p) \
$(TECHMAP__syncram_2p__rtl) : ../../lib/techmap/maps/syncram_2p.vhd \
		$(TECHMAP__allmem) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram_2p.vhd

$(TECHMAP__syncram_dp) \
$(TECHMAP__syncram_dp__rtl) : ../../lib/techmap/maps/syncram_dp.vhd \
		$(TECHMAP__allmem) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram_dp.vhd

$(TECHMAP__sysmon_virtex5) \
$(TECHMAP__sysmon_virtex5__struct) : ../../lib/techmap/unisim/sysmon_unisim.vhd \
		$(UNISIM__sysmon) \
		$(UNISIM__vpkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/sysmon_unisim.vhd

$(TECHMAP__system_monitor) \
$(TECHMAP__system_monitor__struct) : ../../lib/techmap/maps/system_monitor.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/system_monitor.vhd

$(TECHMAP__tap) \
$(TECHMAP__tap__rtl) : ../../lib/techmap/maps/tap.vhd \
		$(TECHMAP__alltap) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/tap.vhd

$(TECHMAP__techbuf) \
$(TECHMAP__techbuf__rtl) : ../../lib/techmap/maps/techbuf.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/techbuf.vhd

$(TECHMAP__toutpad) \
$(TECHMAP__toutpad__rtl) \
$(TECHMAP__toutpadv) \
$(TECHMAP__toutpadv__rtl) \
$(TECHMAP__toutpadvv) \
$(TECHMAP__toutpadvv__rtl) : ../../lib/techmap/maps/toutpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/toutpad.vhd

$(TECHMAP__oddrc3e) \
$(TECHMAP__oddrc3e__rtl) \
$(TECHMAP__oddrv2) \
$(TECHMAP__oddrv2__rtl) \
$(TECHMAP__unisim_iddr_reg) \
$(TECHMAP__unisim_iddr_reg__rtl) \
$(TECHMAP__unisim_oddr_reg) \
$(TECHMAP__unisim_oddr_reg__rtl) : ../../lib/techmap/unisim/ddr_unisim.vhd \
		$(UNISIM__oddr2) \
		$(UNISIM__fd) \
		$(UNISIM__iddr) \
		$(UNISIM__fddrrse) \
		$(UNISIM__oddr) \
		$(UNISIM__vpkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/ddr_unisim.vhd

$(TECHMAP__unisim_clkpad) \
$(TECHMAP__unisim_clkpad__rtl) \
$(TECHMAP__unisim_clkpad_ds) \
$(TECHMAP__unisim_clkpad_ds__rtl) \
$(TECHMAP__unisim_inpad) \
$(TECHMAP__unisim_inpad__rtl) \
$(TECHMAP__unisim_inpad_ds) \
$(TECHMAP__unisim_inpad_ds__rtl) \
$(TECHMAP__unisim_iopad) \
$(TECHMAP__unisim_iopad__rtl) \
$(TECHMAP__unisim_iopad_ds) \
$(TECHMAP__unisim_iopad_ds__rtl) \
$(TECHMAP__unisim_outpad) \
$(TECHMAP__unisim_outpad__rtl) \
$(TECHMAP__unisim_outpad_ds) \
$(TECHMAP__unisim_outpad_ds__rtl) \
$(TECHMAP__unisim_skew_outpad) \
$(TECHMAP__unisim_skew_outpad__rtl) \
$(TECHMAP__unisim_toutpad) \
$(TECHMAP__unisim_toutpad__rtl) \
$(TECHMAP__virtex4_clkpad_ds) \
$(TECHMAP__virtex4_clkpad_ds__rtl) \
$(TECHMAP__virtex4_inpad_ds) \
$(TECHMAP__virtex4_inpad_ds__rtl) : ../../lib/techmap/unisim/pads_unisim.vhd \
		$(UNISIM__bufgmux) \
		$(UNISIM__ibufg) \
		$(UNISIM__ibufgds_lvds_33) \
		$(UNISIM__ibufgds_lvds_25) \
		$(UNISIM__ibuf) \
		$(UNISIM__ibufds_lvds_33) \
		$(UNISIM__ibufds_lvds_25) \
		$(UNISIM__iobuf) \
		$(UNISIM__iobufds) \
		$(UNISIM__obufds) \
		$(UNISIM__dcm) \
		$(UNISIM__bufg) \
		$(UNISIM__obuf) \
		$(UNISIM__obuft) \
		$(UNISIM__ibufgds) \
		$(UNISIM__ibufds) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/pads_unisim.vhd

$(TECHMAP__virtex4_mul_61x61) \
$(TECHMAP__virtex4_mul_61x61__beh) : ../../lib/techmap/unisim/mul_unisim.vhd \
		$(UNISIM__vcomponents) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/mul_unisim.vhd

$(TECHMAP__spartan3a_ddr2_phy) \
$(TECHMAP__spartan3a_ddr2_phy__rtl) \
$(TECHMAP__spartan3e_ddr_phy) \
$(TECHMAP__spartan3e_ddr_phy__rtl) \
$(TECHMAP__spartan6_ddr2_phy) \
$(TECHMAP__spartan6_ddr2_phy__rtl) \
$(TECHMAP__virtex2_ddr_phy) \
$(TECHMAP__virtex2_ddr_phy__rtl) \
$(TECHMAP__virtex4_ddr_phy) \
$(TECHMAP__virtex4_ddr_phy__rtl) \
$(TECHMAP__virtex5_ddr2_phy) \
$(TECHMAP__virtex5_ddr2_phy__rtl) : ../../lib/techmap/unisim/ddr_phy_unisim.vhd \
		$(TECHMAP__oddrc3e) \
		$(UNISIM__oddr2) \
		$(UNISIM__iddr2) \
		$(TECHMAP__oddrv2) \
		$(UNISIM__ifddrrse) \
		$(UNISIM__fddrrse) \
		$(UNISIM__iddr) \
		$(UNISIM__idelayctrl) \
		$(UNISIM__bufio) \
		$(UNISIM__iserdes) \
		$(UNISIM__idelay) \
		$(UNISIM__fd) \
		$(UNISIM__oddr) \
		$(UNISIM__dcm) \
		$(UNISIM__bufg) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_arith) \
		$(UNISIM__vpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/ddr_phy_unisim.vhd

$(TECHMAP__unisim_syncram) \
$(TECHMAP__unisim_syncram__behav) \
$(TECHMAP__unisim_syncram128) \
$(TECHMAP__unisim_syncram128__behav) \
$(TECHMAP__unisim_syncram128bw) \
$(TECHMAP__unisim_syncram128bw__behav) \
$(TECHMAP__unisim_syncram64) \
$(TECHMAP__unisim_syncram64__behav) \
$(TECHMAP__unisim_syncram_2p) \
$(TECHMAP__unisim_syncram_2p__behav) \
$(TECHMAP__unisim_syncram_dp) \
$(TECHMAP__unisim_syncram_dp__behav) \
$(TECHMAP__virtex_syncram) \
$(TECHMAP__virtex_syncram__behav) \
$(TECHMAP__virtex_syncram_dp) \
$(TECHMAP__virtex_syncram_dp__behav) : ../../lib/techmap/unisim/memory_unisim.vhd \
		$(UNISIM__ramb16_s1) \
		$(UNISIM__ramb16_s2) \
		$(UNISIM__ramb16_s4) \
		$(UNISIM__ramb16_s9) \
		$(UNISIM__ramb16_s18) \
		$(UNISIM__ramb16_s36) \
		$(UNISIM__ramb16_s1_s1) \
		$(UNISIM__ramb16_s2_s2) \
		$(UNISIM__ramb16_s4_s4) \
		$(UNISIM__ramb16_s9_s9) \
		$(UNISIM__ramb16_s18_s18) \
		$(UNISIM__ramb16_s36_s36) \
		$(UNISIM__ramb4_s16) \
		$(UNISIM__ramb4_s8) \
		$(UNISIM__ramb4_s4) \
		$(UNISIM__ramb4_s2) \
		$(UNISIM__ramb4_s1) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(UNISIM__ramb4_s16_s16) \
		$(UNISIM__ramb4_s8_s8) \
		$(UNISIM__ramb4_s4_s4) \
		$(UNISIM__ramb4_s2_s2) \
		$(UNISIM__ramb4_s1_s1) \
		$(UNISIM__simple_simprim) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/memory_unisim.vhd

$(TECHMAP__spartan3_tap) \
$(TECHMAP__spartan3_tap__rtl) \
$(TECHMAP__spartan6_tap) \
$(TECHMAP__spartan6_tap__rtl) \
$(TECHMAP__virtex2_tap) \
$(TECHMAP__virtex2_tap__rtl) \
$(TECHMAP__virtex4_tap) \
$(TECHMAP__virtex4_tap__rtl) \
$(TECHMAP__virtex5_tap) \
$(TECHMAP__virtex5_tap__rtl) \
$(TECHMAP__virtex6_tap) \
$(TECHMAP__virtex6_tap__rtl) \
$(TECHMAP__virtex_tap) \
$(TECHMAP__virtex_tap__rtl) : ../../lib/techmap/unisim/tap_unisim.vhd \
		$(UNISIM__bscan_spartan3) \
		$(UNISIM__bscan_virtex4) \
		$(UNISIM__bscan_virtex5) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/tap_unisim.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = modelsim/spw
LIB_TECHMAP = modelsim/techmap
LIB_GRLIB = modelsim/grlib
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_SPW = modelsim/spw

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
SPW__spwcomp = $(LIB_SPW)/spwcomp/_primary.dat
SPW__grspw_gen__rtl = $(LIB_SPW)/grspw_gen/rtl.dat
SPW__grspw_gen = $(LIB_SPW)/grspw_gen/_primary.dat
SPW__grspw2_gen__rtl = $(LIB_SPW)/grspw2_gen/rtl.dat
SPW__grspw2_gen = $(LIB_SPW)/grspw2_gen/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(SPW__spwcomp) \
    $(SPW__grspw_gen__rtl) \
    $(SPW__grspw_gen) \
    $(SPW__grspw2_gen__rtl) \
    $(SPW__grspw2_gen)

$(SPW__grspw2_gen) \
$(SPW__grspw2_gen__rtl) : ../../lib/spw/wrapper/grspw2_gen.vhd \
		$(SPW__spwcomp) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work spw ../../lib/spw/wrapper/grspw2_gen.vhd

$(SPW__grspw_gen) \
$(SPW__grspw_gen__rtl) : ../../lib/spw/wrapper/grspw_gen.vhd \
		$(SPW__spwcomp) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work spw ../../lib/spw/wrapper/grspw_gen.vhd

$(SPW__spwcomp) : ../../lib/spw/comp/spwcomp.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work spw ../../lib/spw/comp/spwcomp.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_TECHMAP = modelsim/techmap
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/eth
LIB_ETH = modelsim/eth

# Define path to each design unit
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
ETH__grethpkg__body = $(LIB_ETH)/grethpkg/body.dat
ETH__grethpkg = $(LIB_ETH)/grethpkg/_primary.dat
ETH__grethc__rtl = $(LIB_ETH)/grethc/rtl.dat
ETH__grethc = $(LIB_ETH)/grethc/_primary.dat
ETH__greth_tx__rtl = $(LIB_ETH)/greth_tx/rtl.dat
ETH__greth_tx = $(LIB_ETH)/greth_tx/_primary.dat
ETH__greth_rx__rtl = $(LIB_ETH)/greth_rx/rtl.dat
ETH__greth_rx = $(LIB_ETH)/greth_rx/_primary.dat
ETH__greth_gen__rtl = $(LIB_ETH)/greth_gen/rtl.dat
ETH__greth_gen = $(LIB_ETH)/greth_gen/_primary.dat
ETH__greth_gbit_gen__rtl = $(LIB_ETH)/greth_gbit_gen/rtl.dat
ETH__greth_gbit_gen = $(LIB_ETH)/greth_gbit_gen/_primary.dat
ETH__ethcomp = $(LIB_ETH)/ethcomp/_primary.dat
ETH__eth_rstgen__rtl = $(LIB_ETH)/eth_rstgen/rtl.dat
ETH__eth_rstgen = $(LIB_ETH)/eth_rstgen/_primary.dat
ETH__eth_ahb_mst__rtl = $(LIB_ETH)/eth_ahb_mst/rtl.dat
ETH__eth_ahb_mst = $(LIB_ETH)/eth_ahb_mst/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(ETH__grethpkg__body) \
    $(ETH__grethpkg) \
    $(ETH__grethc__rtl) \
    $(ETH__grethc) \
    $(ETH__greth_tx__rtl) \
    $(ETH__greth_tx) \
    $(ETH__greth_rx__rtl) \
    $(ETH__greth_rx) \
    $(ETH__greth_gen__rtl) \
    $(ETH__greth_gen) \
    $(ETH__greth_gbit_gen__rtl) \
    $(ETH__greth_gbit_gen) \
    $(ETH__ethcomp) \
    $(ETH__eth_rstgen__rtl) \
    $(ETH__eth_rstgen) \
    $(ETH__eth_ahb_mst__rtl) \
    $(ETH__eth_ahb_mst)

$(ETH__eth_ahb_mst) \
$(ETH__eth_ahb_mst__rtl) : ../../lib/eth/core/eth_ahb_mst.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/eth_ahb_mst.vhd

$(ETH__eth_rstgen) \
$(ETH__eth_rstgen__rtl) : ../../lib/eth/core/eth_rstgen.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/eth_rstgen.vhd

$(ETH__ethcomp) : ../../lib/eth/comp/ethcomp.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/comp/ethcomp.vhd

$(ETH__greth_gbit_gen) \
$(ETH__greth_gbit_gen__rtl) : ../../lib/eth/wrapper/greth_gbit_gen.vhd \
		$(ETH__ethcomp) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/wrapper/greth_gbit_gen.vhd

$(ETH__greth_gen) \
$(ETH__greth_gen__rtl) : ../../lib/eth/wrapper/greth_gen.vhd \
		$(ETH__ethcomp) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/wrapper/greth_gen.vhd

$(ETH__greth_rx) \
$(ETH__greth_rx__rtl) : ../../lib/eth/core/greth_rx.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_rx.vhd

$(ETH__greth_tx) \
$(ETH__greth_tx__rtl) : ../../lib/eth/core/greth_tx.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_tx.vhd

$(ETH__grethc) \
$(ETH__grethc__rtl) : ../../lib/eth/core/grethc.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/grethc.vhd

$(ETH__grethpkg) \
$(ETH__grethpkg__body) : ../../lib/eth/core/greth_pkg.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_pkg.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_TECHMAP = modelsim/techmap
LIB_WORK = modelsim/opencores
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_OPENCORES = modelsim/opencores

# Define path to each design unit
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
OPENCORES__ud_cnt__structural = $(LIB_OPENCORES)/ud_cnt/structural.dat
OPENCORES__ud_cnt = $(LIB_OPENCORES)/ud_cnt/_primary.dat
OPENCORES__ro_cnt__structural = $(LIB_OPENCORES)/ro_cnt/structural.dat
OPENCORES__ro_cnt = $(LIB_OPENCORES)/ro_cnt/_primary.dat
OPENCORES__ocidec2_controller__structural = $(LIB_OPENCORES)/ocidec2_controller/structural.dat
OPENCORES__ocidec2_controller = $(LIB_OPENCORES)/ocidec2_controller/_primary.dat
OPENCORES__occomp = $(LIB_OPENCORES)/occomp/_primary.dat
OPENCORES__i2coc = $(LIB_OPENCORES)/i2coc/_primary.dat
OPENCORES__i2c_master_byte_ctrl__structural = $(LIB_OPENCORES)/i2c_master_byte_ctrl/structural.dat
OPENCORES__i2c_master_byte_ctrl = $(LIB_OPENCORES)/i2c_master_byte_ctrl/_primary.dat
OPENCORES__i2c_master_bit_ctrl__structural = $(LIB_OPENCORES)/i2c_master_bit_ctrl/structural.dat
OPENCORES__i2c_master_bit_ctrl = $(LIB_OPENCORES)/i2c_master_bit_ctrl/_primary.dat
OPENCORES__atahost_pio_tctrl__structural = $(LIB_OPENCORES)/atahost_pio_tctrl/structural.dat
OPENCORES__atahost_pio_tctrl = $(LIB_OPENCORES)/atahost_pio_tctrl/_primary.dat
OPENCORES__atahost_pio_controller__structural = $(LIB_OPENCORES)/atahost_pio_controller/structural.dat
OPENCORES__atahost_pio_controller = $(LIB_OPENCORES)/atahost_pio_controller/_primary.dat
OPENCORES__atahost_pio_actrl__structural = $(LIB_OPENCORES)/atahost_pio_actrl/structural.dat
OPENCORES__atahost_pio_actrl = $(LIB_OPENCORES)/atahost_pio_actrl/_primary.dat
OPENCORES__atahost_dma_tctrl__structural = $(LIB_OPENCORES)/atahost_dma_tctrl/structural.dat
OPENCORES__atahost_dma_tctrl = $(LIB_OPENCORES)/atahost_dma_tctrl/_primary.dat
OPENCORES__atahost_dma_fifo__rtl = $(LIB_OPENCORES)/atahost_dma_fifo/rtl.dat
OPENCORES__atahost_dma_fifo = $(LIB_OPENCORES)/atahost_dma_fifo/_primary.dat
OPENCORES__atahost_dma_actrl__structural = $(LIB_OPENCORES)/atahost_dma_actrl/structural.dat
OPENCORES__atahost_dma_actrl = $(LIB_OPENCORES)/atahost_dma_actrl/_primary.dat
OPENCORES__atahost_controller__structural = $(LIB_OPENCORES)/atahost_controller/structural.dat
OPENCORES__atahost_controller = $(LIB_OPENCORES)/atahost_controller/_primary.dat
OPENCORES__ata_device_oc = $(LIB_OPENCORES)/ata_device_oc/_primary.dat
OPENCORES__ac97_wb_if = $(LIB_OPENCORES)/ac97_wb_if/_primary.dat
OPENCORES__ac97_top = $(LIB_OPENCORES)/ac97_top/_primary.dat
OPENCORES__ac97_sout = $(LIB_OPENCORES)/ac97_sout/_primary.dat
OPENCORES__ac97_soc = $(LIB_OPENCORES)/ac97_soc/_primary.dat
OPENCORES__ac97_sin = $(LIB_OPENCORES)/ac97_sin/_primary.dat
OPENCORES__ac97_rst = $(LIB_OPENCORES)/ac97_rst/_primary.dat
OPENCORES__ac97_rf = $(LIB_OPENCORES)/ac97_rf/_primary.dat
OPENCORES__ac97_prc = $(LIB_OPENCORES)/ac97_prc/_primary.dat
OPENCORES__ac97_out_fifo = $(LIB_OPENCORES)/ac97_out_fifo/_primary.dat
OPENCORES__ac97_int = $(LIB_OPENCORES)/ac97_int/_primary.dat
OPENCORES__ac97_in_fifo = $(LIB_OPENCORES)/ac97_in_fifo/_primary.dat
OPENCORES__ac97_fifo_ctrl = $(LIB_OPENCORES)/ac97_fifo_ctrl/_primary.dat
OPENCORES__ac97_dma_req = $(LIB_OPENCORES)/ac97_dma_req/_primary.dat
OPENCORES__ac97_dma_if = $(LIB_OPENCORES)/ac97_dma_if/_primary.dat
OPENCORES__ac97_cra = $(LIB_OPENCORES)/ac97_cra/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(OPENCORES__ud_cnt__structural) \
    $(OPENCORES__ud_cnt) \
    $(OPENCORES__ro_cnt__structural) \
    $(OPENCORES__ro_cnt) \
    $(OPENCORES__ocidec2_controller__structural) \
    $(OPENCORES__ocidec2_controller) \
    $(OPENCORES__occomp) \
    $(OPENCORES__i2coc) \
    $(OPENCORES__i2c_master_byte_ctrl__structural) \
    $(OPENCORES__i2c_master_byte_ctrl) \
    $(OPENCORES__i2c_master_bit_ctrl__structural) \
    $(OPENCORES__i2c_master_bit_ctrl) \
    $(OPENCORES__atahost_pio_tctrl__structural) \
    $(OPENCORES__atahost_pio_tctrl) \
    $(OPENCORES__atahost_pio_controller__structural) \
    $(OPENCORES__atahost_pio_controller) \
    $(OPENCORES__atahost_pio_actrl__structural) \
    $(OPENCORES__atahost_pio_actrl) \
    $(OPENCORES__atahost_dma_tctrl__structural) \
    $(OPENCORES__atahost_dma_tctrl) \
    $(OPENCORES__atahost_dma_fifo__rtl) \
    $(OPENCORES__atahost_dma_fifo) \
    $(OPENCORES__atahost_dma_actrl__structural) \
    $(OPENCORES__atahost_dma_actrl) \
    $(OPENCORES__atahost_controller__structural) \
    $(OPENCORES__atahost_controller) \
    $(OPENCORES__ata_device_oc) \
    $(OPENCORES__ac97_wb_if) \
    $(OPENCORES__ac97_top) \
    $(OPENCORES__ac97_sout) \
    $(OPENCORES__ac97_soc) \
    $(OPENCORES__ac97_sin) \
    $(OPENCORES__ac97_rst) \
    $(OPENCORES__ac97_rf) \
    $(OPENCORES__ac97_prc) \
    $(OPENCORES__ac97_out_fifo) \
    $(OPENCORES__ac97_int) \
    $(OPENCORES__ac97_in_fifo) \
    $(OPENCORES__ac97_fifo_ctrl) \
    $(OPENCORES__ac97_dma_req) \
    $(OPENCORES__ac97_dma_if) \
    $(OPENCORES__ac97_cra)

$(OPENCORES__ac97_cra) \
$(OPENCORES__ac97_dma_if) \
$(OPENCORES__ac97_dma_req) \
$(OPENCORES__ac97_fifo_ctrl) \
$(OPENCORES__ac97_in_fifo) \
$(OPENCORES__ac97_int) \
$(OPENCORES__ac97_out_fifo) \
$(OPENCORES__ac97_prc) \
$(OPENCORES__ac97_rf) \
$(OPENCORES__ac97_rst) \
$(OPENCORES__ac97_sin) \
$(OPENCORES__ac97_soc) \
$(OPENCORES__ac97_sout) \
$(OPENCORES__ac97_top) \
$(OPENCORES__ac97_wb_if) : ../../lib/opencores/ac97/ac97_top.v
	$(VLOG) -quiet -work opencores +incdir+../../lib/opencores/ac97 \
		 ../../lib/opencores/ac97/ac97_top.v

$(OPENCORES__ata_device_oc) : ../../lib/opencores/ata/ata_device_oc.v
	$(VLOG) -quiet -work opencores ../../lib/opencores/ata/ata_device_oc.v

$(OPENCORES__atahost_controller) \
$(OPENCORES__atahost_controller__structural) : ../../lib/opencores/ata/atahost_controller.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/ata/atahost_controller.vhd

$(OPENCORES__atahost_dma_actrl) \
$(OPENCORES__atahost_dma_actrl__structural) : ../../lib/opencores/ata/atahost_dma_actrl.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/ata/atahost_dma_actrl.vhd

$(OPENCORES__atahost_dma_fifo) \
$(OPENCORES__atahost_dma_fifo__rtl) : ../../lib/opencores/ata/atahost_dma_fifo.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/ata/atahost_dma_fifo.vhd

$(OPENCORES__atahost_dma_tctrl) \
$(OPENCORES__atahost_dma_tctrl__structural) : ../../lib/opencores/ata/atahost_dma_tctrl.vhd \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/ata/atahost_dma_tctrl.vhd

$(OPENCORES__atahost_pio_actrl) \
$(OPENCORES__atahost_pio_actrl__structural) : ../../lib/opencores/ata/atahost_pio_actrl.vhd \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/ata/atahost_pio_actrl.vhd

$(OPENCORES__atahost_pio_controller) \
$(OPENCORES__atahost_pio_controller__structural) : ../../lib/opencores/ata/atahost_pio_controller.vhd \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/ata/atahost_pio_controller.vhd

$(OPENCORES__atahost_pio_tctrl) \
$(OPENCORES__atahost_pio_tctrl__structural) : ../../lib/opencores/ata/atahost_pio_tctrl.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/ata/atahost_pio_tctrl.vhd

$(OPENCORES__i2c_master_bit_ctrl) \
$(OPENCORES__i2c_master_bit_ctrl__structural) : ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd

$(OPENCORES__i2c_master_byte_ctrl) \
$(OPENCORES__i2c_master_byte_ctrl__structural) : ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd

$(OPENCORES__i2coc) : ../../lib/opencores/i2c/i2coc.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/i2c/i2coc.vhd

$(OPENCORES__occomp) : ../../lib/opencores/occomp/occomp.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/occomp/occomp.vhd

$(OPENCORES__ocidec2_controller) \
$(OPENCORES__ocidec2_controller__structural) : ../../lib/opencores/ata/ocidec2_controller.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/ata/ocidec2_controller.vhd

$(OPENCORES__ro_cnt) \
$(OPENCORES__ro_cnt__structural) : ../../lib/opencores/ata/ro_cnt.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/ata/ro_cnt.vhd

$(OPENCORES__ud_cnt) \
$(OPENCORES__ud_cnt__structural) : ../../lib/opencores/ata/ud_cnt.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/ata/ud_cnt.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_ETH = modelsim/eth
LIB_SPW = modelsim/spw
LIB_OPENCORES = modelsim/opencores
LIB_TECHMAP = modelsim/techmap
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/gaisler
LIB_GAISLER = modelsim/gaisler

# Define path to each design unit
OPENCORES__occomp = $(LIB_OPENCORES)/occomp/_primary.dat
GRLIB__cpu_disas = $(LIB_GRLIB)/cpu_disas/_primary.dat
ETH__ethcomp = $(LIB_ETH)/ethcomp/_primary.dat
TECHMAP__netcomp = $(LIB_TECHMAP)/netcomp/_primary.dat
SPW__spwcomp = $(LIB_SPW)/spwcomp/_primary.dat
OPENCORES__i2coc = $(LIB_OPENCORES)/i2coc/_primary.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__multlib = $(LIB_GRLIB)/multlib/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
GRLIB__dma2ahb_package = $(LIB_GRLIB)/dma2ahb_package/_primary.dat
GAISLER__wild2ahb__rtl = $(LIB_GAISLER)/wild2ahb/rtl.dat
GAISLER__wild2ahb = $(LIB_GAISLER)/wild2ahb/_primary.dat
GAISLER__wild = $(LIB_GAISLER)/wild/_primary.dat
GAISLER__usbsim__body = $(LIB_GAISLER)/usbsim/body.dat
GAISLER__usbsim = $(LIB_GAISLER)/usbsim/_primary.dat
GAISLER__uart = $(LIB_GAISLER)/uart/_primary.dat
GAISLER__tbufmem__rtl = $(LIB_GAISLER)/tbufmem/rtl.dat
GAISLER__tbufmem = $(LIB_GAISLER)/tbufmem/_primary.dat
GAISLER__t3to2compressor__rtl = $(LIB_GAISLER)/t3to2compressor/rtl.dat
GAISLER__t3to2compressor = $(LIB_GAISLER)/t3to2compressor/_primary.dat
GAISLER__svgactrl__rtl = $(LIB_GAISLER)/svgactrl/rtl.dat
GAISLER__svgactrl = $(LIB_GAISLER)/svgactrl/_primary.dat
GAISLER__srctrl__rtl = $(LIB_GAISLER)/srctrl/rtl.dat
GAISLER__srctrl = $(LIB_GAISLER)/srctrl/_primary.dat
GAISLER__sram16__sim = $(LIB_GAISLER)/sram16/sim.dat
GAISLER__sram16 = $(LIB_GAISLER)/sram16/_primary.dat
GAISLER__sram__sim = $(LIB_GAISLER)/sram/sim.dat
GAISLER__sram = $(LIB_GAISLER)/sram/_primary.dat
GAISLER__spimctrl__rtl = $(LIB_GAISLER)/spimctrl/rtl.dat
GAISLER__spimctrl = $(LIB_GAISLER)/spimctrl/_primary.dat
GAISLER__spictrl__rtl = $(LIB_GAISLER)/spictrl/rtl.dat
GAISLER__spictrl = $(LIB_GAISLER)/spictrl/_primary.dat
GAISLER__spi_flash__sim = $(LIB_GAISLER)/spi_flash/sim.dat
GAISLER__spi_flash = $(LIB_GAISLER)/spi_flash/_primary.dat
GAISLER__spacewire = $(LIB_GAISLER)/spacewire/_primary.dat
GAISLER__sim__body = $(LIB_GAISLER)/sim/body.dat
GAISLER__sim = $(LIB_GAISLER)/sim/_primary.dat
GAISLER__sdmctrl__rtl = $(LIB_GAISLER)/sdmctrl/rtl.dat
GAISLER__sdmctrl = $(LIB_GAISLER)/sdmctrl/_primary.dat
GAISLER__sdctrl64__rtl = $(LIB_GAISLER)/sdctrl64/rtl.dat
GAISLER__sdctrl64 = $(LIB_GAISLER)/sdctrl64/_primary.dat
GAISLER__sdctrl__rtl = $(LIB_GAISLER)/sdctrl/rtl.dat
GAISLER__sdctrl = $(LIB_GAISLER)/sdctrl/_primary.dat
GAISLER__rstgen__rtl = $(LIB_GAISLER)/rstgen/rtl.dat
GAISLER__rstgen = $(LIB_GAISLER)/rstgen/_primary.dat
GAISLER__qselector__rtl = $(LIB_GAISLER)/qselector/rtl.dat
GAISLER__qselector = $(LIB_GAISLER)/qselector/_primary.dat
GAISLER__pwm_check__sim = $(LIB_GAISLER)/pwm_check/sim.dat
GAISLER__pwm_check = $(LIB_GAISLER)/pwm_check/_primary.dat
GAISLER__proc3__rtl = $(LIB_GAISLER)/proc3/rtl.dat
GAISLER__proc3 = $(LIB_GAISLER)/proc3/_primary.dat
GAISLER__phy__behavioral = $(LIB_GAISLER)/phy/behavioral.dat
GAISLER__phy = $(LIB_GAISLER)/phy/_primary.dat
GAISLER__ocidec2_amba_slave__rtl = $(LIB_GAISLER)/ocidec2_amba_slave/rtl.dat
GAISLER__ocidec2_amba_slave = $(LIB_GAISLER)/ocidec2_amba_slave/_primary.dat
GAISLER__net = $(LIB_GAISLER)/net/_primary.dat
GAISLER__mul32original__rtl = $(LIB_GAISLER)/mul32original/rtl.dat
GAISLER__mul32original = $(LIB_GAISLER)/mul32original/_primary.dat
GAISLER__mul32__rtl = $(LIB_GAISLER)/mul32/rtl.dat
GAISLER__mul32__behavioral = $(LIB_GAISLER)/mul32/behavioral.dat
GAISLER__mul32 = $(LIB_GAISLER)/mul32/_primary.dat
GAISLER__mmutw__rtl = $(LIB_GAISLER)/mmutw/rtl.dat
GAISLER__mmutw = $(LIB_GAISLER)/mmutw/_primary.dat
GAISLER__mmutlbcam__rtl = $(LIB_GAISLER)/mmutlbcam/rtl.dat
GAISLER__mmutlbcam = $(LIB_GAISLER)/mmutlbcam/_primary.dat
GAISLER__mmutlb__rtl = $(LIB_GAISLER)/mmutlb/rtl.dat
GAISLER__mmutlb = $(LIB_GAISLER)/mmutlb/_primary.dat
GAISLER__mmulrue__rtl = $(LIB_GAISLER)/mmulrue/rtl.dat
GAISLER__mmulrue = $(LIB_GAISLER)/mmulrue/_primary.dat
GAISLER__mmulru__rtl = $(LIB_GAISLER)/mmulru/rtl.dat
GAISLER__mmulru = $(LIB_GAISLER)/mmulru/_primary.dat
GAISLER__mmuiface = $(LIB_GAISLER)/mmuiface/_primary.dat
GAISLER__mmuconfig = $(LIB_GAISLER)/mmuconfig/_primary.dat
GAISLER__mmu_icache__rtl = $(LIB_GAISLER)/mmu_icache/rtl.dat
GAISLER__mmu_icache = $(LIB_GAISLER)/mmu_icache/_primary.dat
GAISLER__mmu_dcache__rtl = $(LIB_GAISLER)/mmu_dcache/rtl.dat
GAISLER__mmu_dcache = $(LIB_GAISLER)/mmu_dcache/_primary.dat
GAISLER__mmu_cache__rtl = $(LIB_GAISLER)/mmu_cache/rtl.dat
GAISLER__mmu_cache = $(LIB_GAISLER)/mmu_cache/_primary.dat
GAISLER__mmu_acache__rtl = $(LIB_GAISLER)/mmu_acache/rtl.dat
GAISLER__mmu_acache = $(LIB_GAISLER)/mmu_acache/_primary.dat
GAISLER__mmu__rtl = $(LIB_GAISLER)/mmu/rtl.dat
GAISLER__mmu = $(LIB_GAISLER)/mmu/_primary.dat
GAISLER__misc__body = $(LIB_GAISLER)/misc/body.dat
GAISLER__misc = $(LIB_GAISLER)/misc/_primary.dat
GAISLER__mfpwx__rtl = $(LIB_GAISLER)/mfpwx/rtl.dat
GAISLER__mfpwx = $(LIB_GAISLER)/mfpwx/_primary.dat
GAISLER__memctrl = $(LIB_GAISLER)/memctrl/_primary.dat
GAISLER__logan__rtl = $(LIB_GAISLER)/logan/rtl.dat
GAISLER__logan = $(LIB_GAISLER)/logan/_primary.dat
GAISLER__libproc3 = $(LIB_GAISLER)/libproc3/_primary.dat
GAISLER__libmmu__body = $(LIB_GAISLER)/libmmu/body.dat
GAISLER__libmmu = $(LIB_GAISLER)/libmmu/_primary.dat
GAISLER__libjtagcom = $(LIB_GAISLER)/libjtagcom/_primary.dat
GAISLER__libiu = $(LIB_GAISLER)/libiu/_primary.dat
GAISLER__libdcom__body = $(LIB_GAISLER)/libdcom/body.dat
GAISLER__libdcom = $(LIB_GAISLER)/libdcom/_primary.dat
GAISLER__libcache__body = $(LIB_GAISLER)/libcache/body.dat
GAISLER__libcache = $(LIB_GAISLER)/libcache/_primary.dat
GAISLER__leon3sh__rtl = $(LIB_GAISLER)/leon3sh/rtl.dat
GAISLER__leon3sh = $(LIB_GAISLER)/leon3sh/_primary.dat
GAISLER__leon3s__rtl = $(LIB_GAISLER)/leon3s/rtl.dat
GAISLER__leon3s = $(LIB_GAISLER)/leon3s/_primary.dat
GAISLER__leon3cg__rtl = $(LIB_GAISLER)/leon3cg/rtl.dat
GAISLER__leon3cg = $(LIB_GAISLER)/leon3cg/_primary.dat
GAISLER__leon3 = $(LIB_GAISLER)/leon3/_primary.dat
GAISLER__jtagtst__body = $(LIB_GAISLER)/jtagtst/body.dat
GAISLER__jtagtst = $(LIB_GAISLER)/jtagtst/_primary.dat
GAISLER__jtagcom__rtl = $(LIB_GAISLER)/jtagcom/rtl.dat
GAISLER__jtagcom = $(LIB_GAISLER)/jtagcom/_primary.dat
GAISLER__jtag = $(LIB_GAISLER)/jtag/_primary.dat
GAISLER__iu3__rtl = $(LIB_GAISLER)/iu3/rtl.dat
GAISLER__iu3 = $(LIB_GAISLER)/iu3/_primary.dat
GAISLER__irqmp__rtl = $(LIB_GAISLER)/irqmp/rtl.dat
GAISLER__irqmp = $(LIB_GAISLER)/irqmp/_primary.dat
GAISLER__i2cslv__rtl = $(LIB_GAISLER)/i2cslv/rtl.dat
GAISLER__i2cslv = $(LIB_GAISLER)/i2cslv/_primary.dat
GAISLER__i2cmst_gen__rtl = $(LIB_GAISLER)/i2cmst_gen/rtl.dat
GAISLER__i2cmst_gen = $(LIB_GAISLER)/i2cmst_gen/_primary.dat
GAISLER__i2cmst__rtl = $(LIB_GAISLER)/i2cmst/rtl.dat
GAISLER__i2cmst = $(LIB_GAISLER)/i2cmst/_primary.dat
GAISLER__i2c_slave_model = $(LIB_GAISLER)/i2c_slave_model/_primary.dat
GAISLER__ha__rtl = $(LIB_GAISLER)/ha/rtl.dat
GAISLER__ha = $(LIB_GAISLER)/ha/_primary.dat
GAISLER__grusbdcsim__behav = $(LIB_GAISLER)/grusbdcsim/behav.dat
GAISLER__grusbdcsim = $(LIB_GAISLER)/grusbdcsim/_primary.dat
GAISLER__grusb_dclsim__behav = $(LIB_GAISLER)/grusb_dclsim/behav.dat
GAISLER__grusb_dclsim = $(LIB_GAISLER)/grusb_dclsim/_primary.dat
GAISLER__grsysmon__rtl = $(LIB_GAISLER)/grsysmon/rtl.dat
GAISLER__grsysmon = $(LIB_GAISLER)/grsysmon/_primary.dat
GAISLER__grspwm__rtl = $(LIB_GAISLER)/grspwm/rtl.dat
GAISLER__grspwm = $(LIB_GAISLER)/grspwm/_primary.dat
GAISLER__grspw2__rtl = $(LIB_GAISLER)/grspw2/rtl.dat
GAISLER__grspw2 = $(LIB_GAISLER)/grspw2/_primary.dat
GAISLER__grspw__rtl = $(LIB_GAISLER)/grspw/rtl.dat
GAISLER__grspw = $(LIB_GAISLER)/grspw/_primary.dat
GAISLER__grlfpwx__rtl = $(LIB_GAISLER)/grlfpwx/rtl.dat
GAISLER__grlfpwx = $(LIB_GAISLER)/grlfpwx/_primary.dat
GAISLER__grgpreg__rtl = $(LIB_GAISLER)/grgpreg/rtl.dat
GAISLER__grgpreg = $(LIB_GAISLER)/grgpreg/_primary.dat
GAISLER__grgpio__rtl = $(LIB_GAISLER)/grgpio/rtl.dat
GAISLER__grgpio = $(LIB_GAISLER)/grgpio/_primary.dat
GAISLER__grfpwxsh__rtl = $(LIB_GAISLER)/grfpwxsh/rtl.dat
GAISLER__grfpwxsh = $(LIB_GAISLER)/grfpwxsh/_primary.dat
GAISLER__grfpwx__rtl = $(LIB_GAISLER)/grfpwx/rtl.dat
GAISLER__grfpwx = $(LIB_GAISLER)/grfpwx/_primary.dat
GAISLER__grfpushwx__rtl = $(LIB_GAISLER)/grfpushwx/rtl.dat
GAISLER__grfpushwx = $(LIB_GAISLER)/grfpushwx/_primary.dat
GAISLER__grethm__rtl = $(LIB_GAISLER)/grethm/rtl.dat
GAISLER__grethm = $(LIB_GAISLER)/grethm/_primary.dat
GAISLER__greth_gbit__rtl = $(LIB_GAISLER)/greth_gbit/rtl.dat
GAISLER__greth_gbit = $(LIB_GAISLER)/greth_gbit/_primary.dat
GAISLER__greth__rtl = $(LIB_GAISLER)/greth/rtl.dat
GAISLER__greth = $(LIB_GAISLER)/greth/_primary.dat
GAISLER__gracectrl__rtl = $(LIB_GAISLER)/gracectrl/rtl.dat
GAISLER__gracectrl = $(LIB_GAISLER)/gracectrl/_primary.dat
GAISLER__gptimer__rtl = $(LIB_GAISLER)/gptimer/rtl.dat
GAISLER__gptimer = $(LIB_GAISLER)/gptimer/_primary.dat
GAISLER__fa__rtl = $(LIB_GAISLER)/fa/rtl.dat
GAISLER__fa = $(LIB_GAISLER)/fa/_primary.dat
GAISLER__ethernet_mac = $(LIB_GAISLER)/ethernet_mac/_primary.dat
GAISLER__dsu3x__rtl = $(LIB_GAISLER)/dsu3x/rtl.dat
GAISLER__dsu3x = $(LIB_GAISLER)/dsu3x/_primary.dat
GAISLER__dsu3__rtl = $(LIB_GAISLER)/dsu3/rtl.dat
GAISLER__dsu3 = $(LIB_GAISLER)/dsu3/_primary.dat
GAISLER__div32__rtl = $(LIB_GAISLER)/div32/rtl.dat
GAISLER__div32 = $(LIB_GAISLER)/div32/_primary.dat
GAISLER__delay_wire__rtl = $(LIB_GAISLER)/delay_wire/rtl.dat
GAISLER__delay_wire = $(LIB_GAISLER)/delay_wire/_primary.dat
GAISLER__ddrspa__rtl = $(LIB_GAISLER)/ddrspa/rtl.dat
GAISLER__ddrspa = $(LIB_GAISLER)/ddrspa/_primary.dat
GAISLER__ddrsp64a__rtl = $(LIB_GAISLER)/ddrsp64a/rtl.dat
GAISLER__ddrsp64a = $(LIB_GAISLER)/ddrsp64a/_primary.dat
GAISLER__ddrsp32a__rtl = $(LIB_GAISLER)/ddrsp32a/rtl.dat
GAISLER__ddrsp32a = $(LIB_GAISLER)/ddrsp32a/_primary.dat
GAISLER__ddrsp16a__rtl = $(LIB_GAISLER)/ddrsp16a/rtl.dat
GAISLER__ddrsp16a = $(LIB_GAISLER)/ddrsp16a/_primary.dat
GAISLER__ddr_phy__rtl = $(LIB_GAISLER)/ddr_phy/rtl.dat
GAISLER__ddr_phy = $(LIB_GAISLER)/ddr_phy/_primary.dat
GAISLER__ddr2spax_ddr__rtl = $(LIB_GAISLER)/ddr2spax_ddr/rtl.dat
GAISLER__ddr2spax_ddr = $(LIB_GAISLER)/ddr2spax_ddr/_primary.dat
GAISLER__ddr2spax_ahb__rtl = $(LIB_GAISLER)/ddr2spax_ahb/rtl.dat
GAISLER__ddr2spax_ahb = $(LIB_GAISLER)/ddr2spax_ahb/_primary.dat
GAISLER__ddr2spax__rtl = $(LIB_GAISLER)/ddr2spax/rtl.dat
GAISLER__ddr2spax = $(LIB_GAISLER)/ddr2spax/_primary.dat
GAISLER__ddr2spa__rtl = $(LIB_GAISLER)/ddr2spa/rtl.dat
GAISLER__ddr2spa = $(LIB_GAISLER)/ddr2spa/_primary.dat
GAISLER__ddr2buf__rtl = $(LIB_GAISLER)/ddr2buf/rtl.dat
GAISLER__ddr2buf = $(LIB_GAISLER)/ddr2buf/_primary.dat
GAISLER__ddr2_phy__rtl = $(LIB_GAISLER)/ddr2_phy/rtl.dat
GAISLER__ddr2_phy = $(LIB_GAISLER)/ddr2_phy/_primary.dat
GAISLER__dcom_uart__rtl = $(LIB_GAISLER)/dcom_uart/rtl.dat
GAISLER__dcom_uart = $(LIB_GAISLER)/dcom_uart/_primary.dat
GAISLER__dcom__struct = $(LIB_GAISLER)/dcom/struct.dat
GAISLER__dcom = $(LIB_GAISLER)/dcom/_primary.dat
GAISLER__cpu_disasx__behav = $(LIB_GAISLER)/cpu_disasx/behav.dat
GAISLER__cpu_disasx = $(LIB_GAISLER)/cpu_disasx/_primary.dat
GAISLER__charrom_package = $(LIB_GAISLER)/charrom_package/_primary.dat
GAISLER__charrom__rtl = $(LIB_GAISLER)/charrom/rtl.dat
GAISLER__charrom = $(LIB_GAISLER)/charrom/_primary.dat
GAISLER__cachemem__rtl = $(LIB_GAISLER)/cachemem/rtl.dat
GAISLER__cachemem = $(LIB_GAISLER)/cachemem/_primary.dat
GAISLER__atahost_amba_slave__rtl = $(LIB_GAISLER)/atahost_amba_slave/rtl.dat
GAISLER__atahost_amba_slave = $(LIB_GAISLER)/atahost_amba_slave/_primary.dat
GAISLER__atahost_ahbmst__rtl = $(LIB_GAISLER)/atahost_ahbmst/rtl.dat
GAISLER__atahost_ahbmst = $(LIB_GAISLER)/atahost_ahbmst/_primary.dat
GAISLER__atactrl_nodma__rtl = $(LIB_GAISLER)/atactrl_nodma/rtl.dat
GAISLER__atactrl_nodma = $(LIB_GAISLER)/atactrl_nodma/_primary.dat
GAISLER__atactrl_dma__rtl = $(LIB_GAISLER)/atactrl_dma/rtl.dat
GAISLER__atactrl_dma = $(LIB_GAISLER)/atactrl_dma/_primary.dat
GAISLER__atactrl__rtl = $(LIB_GAISLER)/atactrl/rtl.dat
GAISLER__atactrl = $(LIB_GAISLER)/atactrl/_primary.dat
GAISLER__ata_inf = $(LIB_GAISLER)/ata_inf/_primary.dat
GAISLER__ata_device__behaveioral = $(LIB_GAISLER)/ata_device/behaveioral.dat
GAISLER__ata_device = $(LIB_GAISLER)/ata_device/_primary.dat
GAISLER__ata = $(LIB_GAISLER)/ata/_primary.dat
GAISLER__arith__body = $(LIB_GAISLER)/arith/body.dat
GAISLER__arith = $(LIB_GAISLER)/arith/_primary.dat
GAISLER__apbvga__rtl = $(LIB_GAISLER)/apbvga/rtl.dat
GAISLER__apbvga = $(LIB_GAISLER)/apbvga/_primary.dat
GAISLER__apbuart__rtl = $(LIB_GAISLER)/apbuart/rtl.dat
GAISLER__apbuart = $(LIB_GAISLER)/apbuart/_primary.dat
GAISLER__apbps2__rtl = $(LIB_GAISLER)/apbps2/rtl.dat
GAISLER__apbps2 = $(LIB_GAISLER)/apbps2/_primary.dat
GAISLER__ahbuart__struct = $(LIB_GAISLER)/ahbuart/struct.dat
GAISLER__ahbuart = $(LIB_GAISLER)/ahbuart/_primary.dat
GAISLER__ahbtrace_mb__rtl = $(LIB_GAISLER)/ahbtrace_mb/rtl.dat
GAISLER__ahbtrace_mb = $(LIB_GAISLER)/ahbtrace_mb/_primary.dat
GAISLER__ahbtrace__rtl = $(LIB_GAISLER)/ahbtrace/rtl.dat
GAISLER__ahbtrace = $(LIB_GAISLER)/ahbtrace/_primary.dat
GAISLER__ahbstat__rtl = $(LIB_GAISLER)/ahbstat/rtl.dat
GAISLER__ahbstat = $(LIB_GAISLER)/ahbstat/_primary.dat
GAISLER__ahbrep__rtl = $(LIB_GAISLER)/ahbrep/rtl.dat
GAISLER__ahbrep = $(LIB_GAISLER)/ahbrep/_primary.dat
GAISLER__ahbram__rtl = $(LIB_GAISLER)/ahbram/rtl.dat
GAISLER__ahbram = $(LIB_GAISLER)/ahbram/_primary.dat
GAISLER__ahbmst2__rtl = $(LIB_GAISLER)/ahbmst2/rtl.dat
GAISLER__ahbmst2 = $(LIB_GAISLER)/ahbmst2/_primary.dat
GAISLER__ahbmst__rtl = $(LIB_GAISLER)/ahbmst/rtl.dat
GAISLER__ahbmst = $(LIB_GAISLER)/ahbmst/_primary.dat
GAISLER__ahbjtag_bsd__struct = $(LIB_GAISLER)/ahbjtag_bsd/struct.dat
GAISLER__ahbjtag_bsd = $(LIB_GAISLER)/ahbjtag_bsd/_primary.dat
GAISLER__ahbjtag__struct = $(LIB_GAISLER)/ahbjtag/struct.dat
GAISLER__ahbjtag = $(LIB_GAISLER)/ahbjtag/_primary.dat
GAISLER__ahbdpram__rtl = $(LIB_GAISLER)/ahbdpram/rtl.dat
GAISLER__ahbdpram = $(LIB_GAISLER)/ahbdpram/_primary.dat
GAISLER__ahb_mst_iface__rtl = $(LIB_GAISLER)/ahb_mst_iface/rtl.dat
GAISLER__ahb_mst_iface = $(LIB_GAISLER)/ahb_mst_iface/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(GAISLER__wild2ahb__rtl) \
    $(GAISLER__wild2ahb) \
    $(GAISLER__wild) \
    $(GAISLER__usbsim__body) \
    $(GAISLER__usbsim) \
    $(GAISLER__uart) \
    $(GAISLER__tbufmem__rtl) \
    $(GAISLER__tbufmem) \
    $(GAISLER__t3to2compressor__rtl) \
    $(GAISLER__t3to2compressor) \
    $(GAISLER__svgactrl__rtl) \
    $(GAISLER__svgactrl) \
    $(GAISLER__srctrl__rtl) \
    $(GAISLER__srctrl) \
    $(GAISLER__sram16__sim) \
    $(GAISLER__sram16) \
    $(GAISLER__sram__sim) \
    $(GAISLER__sram) \
    $(GAISLER__spimctrl__rtl) \
    $(GAISLER__spimctrl) \
    $(GAISLER__spictrl__rtl) \
    $(GAISLER__spictrl) \
    $(GAISLER__spi_flash__sim) \
    $(GAISLER__spi_flash) \
    $(GAISLER__spacewire) \
    $(GAISLER__sim__body) \
    $(GAISLER__sim) \
    $(GAISLER__sdmctrl__rtl) \
    $(GAISLER__sdmctrl) \
    $(GAISLER__sdctrl64__rtl) \
    $(GAISLER__sdctrl64) \
    $(GAISLER__sdctrl__rtl) \
    $(GAISLER__sdctrl) \
    $(GAISLER__rstgen__rtl) \
    $(GAISLER__rstgen) \
    $(GAISLER__qselector__rtl) \
    $(GAISLER__qselector) \
    $(GAISLER__pwm_check__sim) \
    $(GAISLER__pwm_check) \
    $(GAISLER__proc3__rtl) \
    $(GAISLER__proc3) \
    $(GAISLER__phy__behavioral) \
    $(GAISLER__phy) \
    $(GAISLER__ocidec2_amba_slave__rtl) \
    $(GAISLER__ocidec2_amba_slave) \
    $(GAISLER__net) \
    $(GAISLER__mul32original__rtl) \
    $(GAISLER__mul32original) \
    $(GAISLER__mul32__rtl) \
    $(GAISLER__mul32__behavioral) \
    $(GAISLER__mul32) \
    $(GAISLER__mmutw__rtl) \
    $(GAISLER__mmutw) \
    $(GAISLER__mmutlbcam__rtl) \
    $(GAISLER__mmutlbcam) \
    $(GAISLER__mmutlb__rtl) \
    $(GAISLER__mmutlb) \
    $(GAISLER__mmulrue__rtl) \
    $(GAISLER__mmulrue) \
    $(GAISLER__mmulru__rtl) \
    $(GAISLER__mmulru) \
    $(GAISLER__mmuiface) \
    $(GAISLER__mmuconfig) \
    $(GAISLER__mmu_icache__rtl) \
    $(GAISLER__mmu_icache) \
    $(GAISLER__mmu_dcache__rtl) \
    $(GAISLER__mmu_dcache) \
    $(GAISLER__mmu_cache__rtl) \
    $(GAISLER__mmu_cache) \
    $(GAISLER__mmu_acache__rtl) \
    $(GAISLER__mmu_acache) \
    $(GAISLER__mmu__rtl) \
    $(GAISLER__mmu) \
    $(GAISLER__misc__body) \
    $(GAISLER__misc) \
    $(GAISLER__mfpwx__rtl) \
    $(GAISLER__mfpwx) \
    $(GAISLER__memctrl) \
    $(GAISLER__logan__rtl) \
    $(GAISLER__logan) \
    $(GAISLER__libproc3) \
    $(GAISLER__libmmu__body) \
    $(GAISLER__libmmu) \
    $(GAISLER__libjtagcom) \
    $(GAISLER__libiu) \
    $(GAISLER__libdcom__body) \
    $(GAISLER__libdcom) \
    $(GAISLER__libcache__body) \
    $(GAISLER__libcache) \
    $(GAISLER__leon3sh__rtl) \
    $(GAISLER__leon3sh) \
    $(GAISLER__leon3s__rtl) \
    $(GAISLER__leon3s) \
    $(GAISLER__leon3cg__rtl) \
    $(GAISLER__leon3cg) \
    $(GAISLER__leon3) \
    $(GAISLER__jtagtst__body) \
    $(GAISLER__jtagtst) \
    $(GAISLER__jtagcom__rtl) \
    $(GAISLER__jtagcom) \
    $(GAISLER__jtag) \
    $(GAISLER__iu3__rtl) \
    $(GAISLER__iu3) \
    $(GAISLER__irqmp__rtl) \
    $(GAISLER__irqmp) \
    $(GAISLER__i2cslv__rtl) \
    $(GAISLER__i2cslv) \
    $(GAISLER__i2cmst_gen__rtl) \
    $(GAISLER__i2cmst_gen) \
    $(GAISLER__i2cmst__rtl) \
    $(GAISLER__i2cmst) \
    $(GAISLER__i2c_slave_model) \
    $(GAISLER__ha__rtl) \
    $(GAISLER__ha) \
    $(GAISLER__grusbdcsim__behav) \
    $(GAISLER__grusbdcsim) \
    $(GAISLER__grusb_dclsim__behav) \
    $(GAISLER__grusb_dclsim) \
    $(GAISLER__grsysmon__rtl) \
    $(GAISLER__grsysmon) \
    $(GAISLER__grspwm__rtl) \
    $(GAISLER__grspwm) \
    $(GAISLER__grspw2__rtl) \
    $(GAISLER__grspw2) \
    $(GAISLER__grspw__rtl) \
    $(GAISLER__grspw) \
    $(GAISLER__grlfpwx__rtl) \
    $(GAISLER__grlfpwx) \
    $(GAISLER__grgpreg__rtl) \
    $(GAISLER__grgpreg) \
    $(GAISLER__grgpio__rtl) \
    $(GAISLER__grgpio) \
    $(GAISLER__grfpwxsh__rtl) \
    $(GAISLER__grfpwxsh) \
    $(GAISLER__grfpwx__rtl) \
    $(GAISLER__grfpwx) \
    $(GAISLER__grfpushwx__rtl) \
    $(GAISLER__grfpushwx) \
    $(GAISLER__grethm__rtl) \
    $(GAISLER__grethm) \
    $(GAISLER__greth_gbit__rtl) \
    $(GAISLER__greth_gbit) \
    $(GAISLER__greth__rtl) \
    $(GAISLER__greth) \
    $(GAISLER__gracectrl__rtl) \
    $(GAISLER__gracectrl) \
    $(GAISLER__gptimer__rtl) \
    $(GAISLER__gptimer) \
    $(GAISLER__fa__rtl) \
    $(GAISLER__fa) \
    $(GAISLER__ethernet_mac) \
    $(GAISLER__dsu3x__rtl) \
    $(GAISLER__dsu3x) \
    $(GAISLER__dsu3__rtl) \
    $(GAISLER__dsu3) \
    $(GAISLER__div32__rtl) \
    $(GAISLER__div32) \
    $(GAISLER__delay_wire__rtl) \
    $(GAISLER__delay_wire) \
    $(GAISLER__ddrspa__rtl) \
    $(GAISLER__ddrspa) \
    $(GAISLER__ddrsp64a__rtl) \
    $(GAISLER__ddrsp64a) \
    $(GAISLER__ddrsp32a__rtl) \
    $(GAISLER__ddrsp32a) \
    $(GAISLER__ddrsp16a__rtl) \
    $(GAISLER__ddrsp16a) \
    $(GAISLER__ddr_phy__rtl) \
    $(GAISLER__ddr_phy) \
    $(GAISLER__ddr2spax_ddr__rtl) \
    $(GAISLER__ddr2spax_ddr) \
    $(GAISLER__ddr2spax_ahb__rtl) \
    $(GAISLER__ddr2spax_ahb) \
    $(GAISLER__ddr2spax__rtl) \
    $(GAISLER__ddr2spax) \
    $(GAISLER__ddr2spa__rtl) \
    $(GAISLER__ddr2spa) \
    $(GAISLER__ddr2buf__rtl) \
    $(GAISLER__ddr2buf) \
    $(GAISLER__ddr2_phy__rtl) \
    $(GAISLER__ddr2_phy) \
    $(GAISLER__dcom_uart__rtl) \
    $(GAISLER__dcom_uart) \
    $(GAISLER__dcom__struct) \
    $(GAISLER__dcom) \
    $(GAISLER__cpu_disasx__behav) \
    $(GAISLER__cpu_disasx) \
    $(GAISLER__charrom_package) \
    $(GAISLER__charrom__rtl) \
    $(GAISLER__charrom) \
    $(GAISLER__cachemem__rtl) \
    $(GAISLER__cachemem) \
    $(GAISLER__atahost_amba_slave__rtl) \
    $(GAISLER__atahost_amba_slave) \
    $(GAISLER__atahost_ahbmst__rtl) \
    $(GAISLER__atahost_ahbmst) \
    $(GAISLER__atactrl_nodma__rtl) \
    $(GAISLER__atactrl_nodma) \
    $(GAISLER__atactrl_dma__rtl) \
    $(GAISLER__atactrl_dma) \
    $(GAISLER__atactrl__rtl) \
    $(GAISLER__atactrl) \
    $(GAISLER__ata_inf) \
    $(GAISLER__ata_device__behaveioral) \
    $(GAISLER__ata_device) \
    $(GAISLER__ata) \
    $(GAISLER__arith__body) \
    $(GAISLER__arith) \
    $(GAISLER__apbvga__rtl) \
    $(GAISLER__apbvga) \
    $(GAISLER__apbuart__rtl) \
    $(GAISLER__apbuart) \
    $(GAISLER__apbps2__rtl) \
    $(GAISLER__apbps2) \
    $(GAISLER__ahbuart__struct) \
    $(GAISLER__ahbuart) \
    $(GAISLER__ahbtrace_mb__rtl) \
    $(GAISLER__ahbtrace_mb) \
    $(GAISLER__ahbtrace__rtl) \
    $(GAISLER__ahbtrace) \
    $(GAISLER__ahbstat__rtl) \
    $(GAISLER__ahbstat) \
    $(GAISLER__ahbrep__rtl) \
    $(GAISLER__ahbrep) \
    $(GAISLER__ahbram__rtl) \
    $(GAISLER__ahbram) \
    $(GAISLER__ahbmst2__rtl) \
    $(GAISLER__ahbmst2) \
    $(GAISLER__ahbmst__rtl) \
    $(GAISLER__ahbmst) \
    $(GAISLER__ahbjtag_bsd__struct) \
    $(GAISLER__ahbjtag_bsd) \
    $(GAISLER__ahbjtag__struct) \
    $(GAISLER__ahbjtag) \
    $(GAISLER__ahbdpram__rtl) \
    $(GAISLER__ahbdpram) \
    $(GAISLER__ahb_mst_iface__rtl) \
    $(GAISLER__ahb_mst_iface)

$(GAISLER__ahb_mst_iface) \
$(GAISLER__ahb_mst_iface__rtl) : ../../lib/gaisler/misc/ahb_mst_iface.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahb_mst_iface.vhd

$(GAISLER__ahbdpram) \
$(GAISLER__ahbdpram__rtl) : ../../lib/gaisler/misc/ahbdpram.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbdpram.vhd

$(GAISLER__ahbjtag) \
$(GAISLER__ahbjtag__struct) : ../../lib/gaisler/jtag/ahbjtag.vhd \
		$(GAISLER__jtag) \
		$(GAISLER__libjtagcom) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/ahbjtag.vhd

$(GAISLER__ahbjtag_bsd) \
$(GAISLER__ahbjtag_bsd__struct) : ../../lib/gaisler/jtag/ahbjtag_bsd.vhd \
		$(GAISLER__jtag) \
		$(GAISLER__libjtagcom) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/ahbjtag_bsd.vhd

$(GAISLER__ahbmst) \
$(GAISLER__ahbmst__rtl) : ../../lib/gaisler/misc/ahbmst.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbmst.vhd

$(GAISLER__ahbmst2) \
$(GAISLER__ahbmst2__rtl) : ../../lib/gaisler/misc/ahbmst2.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbmst2.vhd

$(GAISLER__ahbram) \
$(GAISLER__ahbram__rtl) : ../../lib/gaisler/misc/ahbram.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbram.vhd

$(GAISLER__ahbrep) \
$(GAISLER__ahbrep__rtl) : ../../lib/gaisler/sim/ahbrep.vhd \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/ahbrep.vhd

$(GAISLER__ahbstat) \
$(GAISLER__ahbstat__rtl) : ../../lib/gaisler/misc/ahbstat.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbstat.vhd

$(GAISLER__ahbtrace) \
$(GAISLER__ahbtrace__rtl) : ../../lib/gaisler/misc/ahbtrace.vhd \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbtrace.vhd

$(GAISLER__ahbtrace_mb) \
$(GAISLER__ahbtrace_mb__rtl) : ../../lib/gaisler/misc/ahbtrace_mb.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbtrace_mb.vhd

$(GAISLER__ahbuart) \
$(GAISLER__ahbuart__struct) : ../../lib/gaisler/uart/ahbuart.vhd \
		$(GAISLER__libdcom) \
		$(GAISLER__uart) \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/ahbuart.vhd

$(GAISLER__apbps2) \
$(GAISLER__apbps2__rtl) : ../../lib/gaisler/misc/apbps2.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/apbps2.vhd

$(GAISLER__apbuart) \
$(GAISLER__apbuart__rtl) : ../../lib/gaisler/uart/apbuart.vhd \
		$(GAISLER__uart) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/apbuart.vhd

$(GAISLER__apbvga) \
$(GAISLER__apbvga__rtl) : ../../lib/gaisler/misc/apbvga.vhd \
		$(GAISLER__charrom_package) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/apbvga.vhd

$(GAISLER__arith) \
$(GAISLER__arith__body) : ../../lib/gaisler/arith/arith.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/arith.vhd

$(GAISLER__ata) : ../../lib/gaisler/ata/ata.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ata/ata.vhd

$(GAISLER__ata_device) \
$(GAISLER__ata_device__behaveioral) : ../../lib/gaisler/sim/ata_device.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/ata_device.vhd

$(GAISLER__ata_inf) : ../../lib/gaisler/ata/ata_inf.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__ata) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ata/ata_inf.vhd

$(GAISLER__atactrl) \
$(GAISLER__atactrl__rtl) : ../../lib/gaisler/ata/atactrl.vhd \
		$(GAISLER__atactrl_nodma) \
		$(OPENCORES__occomp) \
		$(GAISLER__ata_inf) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GAISLER__atactrl_dma) \
		$(GAISLER__ata) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ata/atactrl.vhd

$(GAISLER__atactrl_dma) \
$(GAISLER__atactrl_dma__rtl) : ../../lib/gaisler/ata/atactrl_dma.vhd \
		$(OPENCORES__occomp) \
		$(GAISLER__ata_inf) \
		$(GAISLER__misc) \
		$(GAISLER__ata) \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ata/atactrl_dma.vhd

$(GAISLER__atactrl_nodma) \
$(GAISLER__atactrl_nodma__rtl) : ../../lib/gaisler/ata/atactrl_nodma.vhd \
		$(OPENCORES__occomp) \
		$(GAISLER__ata) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ata/atactrl_nodma.vhd

$(GAISLER__atahost_ahbmst) \
$(GAISLER__atahost_ahbmst__rtl) : ../../lib/gaisler/ata/atahost_ahbmst.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__ata) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__ata_inf) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ata/atahost_ahbmst.vhd

$(GAISLER__atahost_amba_slave) \
$(GAISLER__atahost_amba_slave__rtl) : ../../lib/gaisler/ata/atahost_amba_slave.vhd \
		$(GAISLER__misc) \
		$(GAISLER__ata_inf) \
		$(GAISLER__ata) \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ata/atahost_amba_slave.vhd

$(GAISLER__cachemem) \
$(GAISLER__cachemem__rtl) : ../../lib/gaisler/leon3/cachemem.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/cachemem.vhd

$(GAISLER__charrom) \
$(GAISLER__charrom__rtl) : ../../lib/gaisler/misc/charrom.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/charrom.vhd

$(GAISLER__charrom_package) : ../../lib/gaisler/misc/charrom_package.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/charrom_package.vhd

$(GAISLER__cpu_disasx) \
$(GAISLER__cpu_disasx__behav) : ../../lib/gaisler/leon3/cpu_disasx.vhd \
		$(GRLIB__cpu_disas) \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/cpu_disasx.vhd

$(GAISLER__dcom) \
$(GAISLER__dcom__struct) : ../../lib/gaisler/uart/dcom.vhd \
		$(GAISLER__uart) \
		$(GAISLER__libdcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/dcom.vhd

$(GAISLER__dcom_uart) \
$(GAISLER__dcom_uart__rtl) : ../../lib/gaisler/uart/dcom_uart.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GAISLER__libdcom) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/dcom_uart.vhd

$(GAISLER__ddr2buf) \
$(GAISLER__ddr2buf__rtl) : ../../lib/gaisler/ddr/ddr2buf.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2buf.vhd

$(GAISLER__ddr2spa) \
$(GAISLER__ddr2spa__rtl) : ../../lib/gaisler/ddr/ddr2spa.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spa.vhd

$(GAISLER__ddr2spax) \
$(GAISLER__ddr2spax__rtl) : ../../lib/gaisler/ddr/ddr2spax.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spax.vhd

$(GAISLER__ddr2spax_ahb) \
$(GAISLER__ddr2spax_ahb__rtl) : ../../lib/gaisler/ddr/ddr2spax_ahb.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spax_ahb.vhd

$(GAISLER__ddr2spax_ddr) \
$(GAISLER__ddr2spax_ddr__rtl) : ../../lib/gaisler/ddr/ddr2spax_ddr.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spax_ddr.vhd

$(GAISLER__ddr2_phy) \
$(GAISLER__ddr2_phy__rtl) \
$(GAISLER__ddr_phy) \
$(GAISLER__ddr_phy__rtl) : ../../lib/gaisler/ddr/ddr_phy.vhd \
		$(GAISLER__memctrl) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr_phy.vhd

$(GAISLER__ddrsp16a) \
$(GAISLER__ddrsp16a__rtl) : ../../lib/gaisler/ddr/ddrsp16a.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrsp16a.vhd

$(GAISLER__ddrsp32a) \
$(GAISLER__ddrsp32a__rtl) : ../../lib/gaisler/ddr/ddrsp32a.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrsp32a.vhd

$(GAISLER__ddrsp64a) \
$(GAISLER__ddrsp64a__rtl) : ../../lib/gaisler/ddr/ddrsp64a.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrsp64a.vhd

$(GAISLER__ddrspa) \
$(GAISLER__ddrspa__rtl) : ../../lib/gaisler/ddr/ddrspa.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrspa.vhd

$(GAISLER__delay_wire) \
$(GAISLER__delay_wire__rtl) : ../../lib/gaisler/sim/delay_wire.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/delay_wire.vhd

$(GAISLER__div32) \
$(GAISLER__div32__rtl) : ../../lib/gaisler/arith/div32.vhd \
		$(GAISLER__arith) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/div32.vhd

$(GAISLER__dsu3) \
$(GAISLER__dsu3__rtl) : ../../lib/gaisler/leon3/dsu3.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/dsu3.vhd

$(GAISLER__dsu3x) \
$(GAISLER__dsu3x__rtl) : ../../lib/gaisler/leon3/dsu3x.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/dsu3x.vhd

$(GAISLER__ethernet_mac) : ../../lib/gaisler/greth/ethernet_mac.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/ethernet_mac.vhd

$(GAISLER__fa) \
$(GAISLER__fa__rtl) : ../../lib/gaisler/arith/FA.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/FA.vhd

$(GAISLER__gptimer) \
$(GAISLER__gptimer__rtl) : ../../lib/gaisler/misc/gptimer.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/gptimer.vhd

$(GAISLER__gracectrl) \
$(GAISLER__gracectrl__rtl) : ../../lib/gaisler/misc/gracectrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/gracectrl.vhd

$(GAISLER__greth) \
$(GAISLER__greth__rtl) : ../../lib/gaisler/greth/greth.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__misc) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth.vhd

$(GAISLER__greth_gbit) \
$(GAISLER__greth_gbit__rtl) : ../../lib/gaisler/greth/greth_gbit.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__misc) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth_gbit.vhd

$(GAISLER__grethm) \
$(GAISLER__grethm__rtl) : ../../lib/gaisler/greth/grethm.vhd \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/grethm.vhd

$(GAISLER__grfpushwx) \
$(GAISLER__grfpushwx__rtl) : ../../lib/gaisler/leon3/grfpushwx.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grfpushwx.vhd

$(GAISLER__grfpwx) \
$(GAISLER__grfpwx__rtl) : ../../lib/gaisler/leon3/grfpwx.vhd \
		$(TECHMAP__netcomp) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grfpwx.vhd

$(GAISLER__grfpwxsh) \
$(GAISLER__grfpwxsh__rtl) : ../../lib/gaisler/leon3/grfpwxsh.vhd \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grfpwxsh.vhd

$(GAISLER__grgpio) \
$(GAISLER__grgpio__rtl) : ../../lib/gaisler/misc/grgpio.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grgpio.vhd

$(GAISLER__grgpreg) \
$(GAISLER__grgpreg__rtl) : ../../lib/gaisler/misc/grgpreg.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grgpreg.vhd

$(GAISLER__grlfpwx) \
$(GAISLER__grlfpwx__rtl) : ../../lib/gaisler/leon3/grlfpwx.vhd \
		$(TECHMAP__netcomp) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grlfpwx.vhd

$(GAISLER__grspw) \
$(GAISLER__grspw__rtl) : ../../lib/gaisler/spacewire/grspw.vhd \
		$(SPW__spwcomp) \
		$(GAISLER__spacewire) \
		$(GRLIB__devices) \
		$(TECHMAP__netcomp) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spacewire/grspw.vhd

$(GAISLER__grspw2) \
$(GAISLER__grspw2__rtl) : ../../lib/gaisler/spacewire/grspw2.vhd \
		$(SPW__spwcomp) \
		$(GAISLER__spacewire) \
		$(GRLIB__devices) \
		$(TECHMAP__netcomp) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spacewire/grspw2.vhd

$(GAISLER__grspwm) \
$(GAISLER__grspwm__rtl) : ../../lib/gaisler/spacewire/grspwm.vhd \
		$(GAISLER__spacewire) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spacewire/grspwm.vhd

$(GAISLER__grsysmon) \
$(GAISLER__grsysmon__rtl) : ../../lib/gaisler/misc/grsysmon.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grsysmon.vhd

$(GAISLER__grusb_dclsim) \
$(GAISLER__grusb_dclsim__behav) : ../../lib/gaisler/sim/grusb_dclsim.vhd \
		$(GAISLER__usbsim) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/grusb_dclsim.vhd

$(GAISLER__grusbdcsim) \
$(GAISLER__grusbdcsim__behav) : ../../lib/gaisler/sim/grusbdcsim.vhd \
		$(GAISLER__usbsim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/grusbdcsim.vhd

$(GAISLER__ha) \
$(GAISLER__ha__rtl) : ../../lib/gaisler/arith/HA.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/HA.vhd

$(GAISLER__i2c_slave_model) : ../../lib/gaisler/sim/i2c_slave_model.v
	$(VLOG) -quiet -work gaisler ../../lib/gaisler/sim/i2c_slave_model.v

$(GAISLER__i2cmst) \
$(GAISLER__i2cmst__rtl) : ../../lib/gaisler/misc/i2cmst.vhd \
		$(OPENCORES__i2coc) \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/i2cmst.vhd

$(GAISLER__i2cmst_gen) \
$(GAISLER__i2cmst_gen__rtl) : ../../lib/gaisler/misc/i2cmst_gen.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/i2cmst_gen.vhd

$(GAISLER__i2cslv) \
$(GAISLER__i2cslv__rtl) : ../../lib/gaisler/misc/i2cslv.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__misc) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/i2cslv.vhd

$(GAISLER__irqmp) \
$(GAISLER__irqmp__rtl) : ../../lib/gaisler/leon3/irqmp.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/irqmp.vhd

$(GAISLER__iu3) \
$(GAISLER__iu3__rtl) : ../../lib/gaisler/leon3/iu3.vhd \
		$(GRLIB__sparc_disas) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__sparc) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/iu3.vhd

$(GAISLER__jtag) : ../../lib/gaisler/jtag/jtag.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtag.vhd

$(GAISLER__jtagcom) \
$(GAISLER__jtagcom__rtl) : ../../lib/gaisler/jtag/jtagcom.vhd \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__libjtagcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtagcom.vhd

$(GAISLER__jtagtst) \
$(GAISLER__jtagtst__body) : ../../lib/gaisler/jtag/jtagtst.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtagtst.vhd

$(GAISLER__leon3) : ../../lib/gaisler/leon3/leon3.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3.vhd

$(GAISLER__leon3cg) \
$(GAISLER__leon3cg__rtl) : ../../lib/gaisler/leon3/leon3cg.vhd \
		$(GAISLER__libproc3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3cg.vhd

$(GAISLER__leon3s) \
$(GAISLER__leon3s__rtl) : ../../lib/gaisler/leon3/leon3s.vhd \
		$(GAISLER__libproc3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3s.vhd

$(GAISLER__leon3sh) \
$(GAISLER__leon3sh__rtl) : ../../lib/gaisler/leon3/leon3sh.vhd \
		$(GAISLER__libproc3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3sh.vhd

$(GAISLER__libcache) \
$(GAISLER__libcache__body) : ../../lib/gaisler/leon3/libcache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libcache.vhd

$(GAISLER__libdcom) \
$(GAISLER__libdcom__body) : ../../lib/gaisler/uart/libdcom.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/libdcom.vhd

$(GAISLER__libiu) : ../../lib/gaisler/leon3/libiu.vhd \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libiu.vhd

$(GAISLER__libjtagcom) : ../../lib/gaisler/jtag/libjtagcom.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/libjtagcom.vhd

$(GAISLER__libmmu) \
$(GAISLER__libmmu__body) : ../../lib/gaisler/leon3/libmmu.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libmmu.vhd

$(GAISLER__libproc3) : ../../lib/gaisler/leon3/libproc3.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__libcache) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libproc3.vhd

$(GAISLER__logan) \
$(GAISLER__logan__rtl) : ../../lib/gaisler/misc/logan.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/logan.vhd

$(GAISLER__memctrl) : ../../lib/gaisler/memctrl/memctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/memctrl.vhd

$(GAISLER__mfpwx) \
$(GAISLER__mfpwx__rtl) : ../../lib/gaisler/leon3/mfpwx.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mfpwx.vhd

$(GAISLER__misc) \
$(GAISLER__misc__body) : ../../lib/gaisler/misc/misc.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/misc.vhd

$(GAISLER__mmu) \
$(GAISLER__mmu__rtl) : ../../lib/gaisler/leon3/mmu.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu.vhd

$(GAISLER__mmu_acache) \
$(GAISLER__mmu_acache__rtl) : ../../lib/gaisler/leon3/mmu_acache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_acache.vhd

$(GAISLER__mmu_cache) \
$(GAISLER__mmu_cache__rtl) : ../../lib/gaisler/leon3/mmu_cache.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_cache.vhd

$(GAISLER__mmu_dcache) \
$(GAISLER__mmu_dcache__rtl) : ../../lib/gaisler/leon3/mmu_dcache.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_dcache.vhd

$(GAISLER__mmu_icache) \
$(GAISLER__mmu_icache__rtl) : ../../lib/gaisler/leon3/mmu_icache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_icache.vhd

$(GAISLER__mmuconfig) : ../../lib/gaisler/leon3/mmuconfig.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmuconfig.vhd

$(GAISLER__mmuiface) : ../../lib/gaisler/leon3/mmuiface.vhd \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmuiface.vhd

$(GAISLER__mmulru) \
$(GAISLER__mmulru__rtl) : ../../lib/gaisler/leon3/mmulru.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmulru.vhd

$(GAISLER__mmulrue) \
$(GAISLER__mmulrue__rtl) : ../../lib/gaisler/leon3/mmulrue.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmulrue.vhd

$(GAISLER__mmutlb) \
$(GAISLER__mmutlb__rtl) : ../../lib/gaisler/leon3/mmutlb.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmutlb.vhd

$(GAISLER__mmutlbcam) \
$(GAISLER__mmutlbcam__rtl) : ../../lib/gaisler/leon3/mmutlbcam.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmutlbcam.vhd

$(GAISLER__mmutw) \
$(GAISLER__mmutw__rtl) : ../../lib/gaisler/leon3/mmutw.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmutw.vhd

$(GAISLER__mul32) \
$(GAISLER__mul32__behavioral) : ../../lib/gaisler/arith/mul32.vhd \
		$(GAISLER__arith) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/mul32.vhd

$(GAISLER__mul32__rtl) : /home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/mul32.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GAISLER__arith) \
		$(GRLIB__multlib) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(GAISLER__mul32)
	$(VCOM) -work gaisler -93 -source -nowarn \
		 1 -nowarn 5 -cover s /home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/mul32.vhd

$(GAISLER__mul32original) \
$(GAISLER__mul32original__rtl) : /home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/mul32Original.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GAISLER__arith) \
		$(GRLIB__multlib) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -work gaisler -93 -explicit \
		 -quiet -source -nowarn 1 -nowarn 5 /home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/mul32Original.vhd

$(GAISLER__net) : ../../lib/gaisler/net/net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/net/net.vhd

$(GAISLER__ocidec2_amba_slave) \
$(GAISLER__ocidec2_amba_slave__rtl) : ../../lib/gaisler/ata/ocidec2_amba_slave.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ata/ocidec2_amba_slave.vhd

$(GAISLER__phy) \
$(GAISLER__phy__behavioral) : ../../lib/gaisler/sim/phy.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/phy.vhd

$(GAISLER__proc3) \
$(GAISLER__proc3__rtl) : ../../lib/gaisler/leon3/proc3.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/proc3.vhd

$(GAISLER__pwm_check) \
$(GAISLER__pwm_check__sim) : ../../lib/gaisler/sim/pwm_check.vhd \
		$(GAISLER__sim) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__devices) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/pwm_check.vhd

$(GAISLER__qselector) \
$(GAISLER__qselector__rtl) : ../../lib/gaisler/arith/qSelector.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/qSelector.vhd

$(GAISLER__rstgen) \
$(GAISLER__rstgen__rtl) : ../../lib/gaisler/misc/rstgen.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/rstgen.vhd

$(GAISLER__sdctrl) \
$(GAISLER__sdctrl__rtl) : ../../lib/gaisler/memctrl/sdctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdctrl.vhd

$(GAISLER__sdctrl64) \
$(GAISLER__sdctrl64__rtl) : ../../lib/gaisler/memctrl/sdctrl64.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdctrl64.vhd

$(GAISLER__sdmctrl) \
$(GAISLER__sdmctrl__rtl) : ../../lib/gaisler/memctrl/sdmctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdmctrl.vhd

$(GAISLER__sim) \
$(GAISLER__sim__body) : ../../lib/gaisler/sim/sim.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sim.vhd

$(GAISLER__spacewire) : ../../lib/gaisler/spacewire/spacewire.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/spacewire/spacewire.vhd

$(GAISLER__spi_flash) \
$(GAISLER__spi_flash__sim) : ../../lib/gaisler/sim/spi_flash.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/spi_flash.vhd

$(GAISLER__spictrl) \
$(GAISLER__spictrl__rtl) : ../../lib/gaisler/misc/spictrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/spictrl.vhd

$(GAISLER__spimctrl) \
$(GAISLER__spimctrl__rtl) : ../../lib/gaisler/memctrl/spimctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/spimctrl.vhd

$(GAISLER__sram) \
$(GAISLER__sram__sim) : ../../lib/gaisler/sim/sram.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sram.vhd

$(GAISLER__sram16) \
$(GAISLER__sram16__sim) : ../../lib/gaisler/sim/sram16.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sram16.vhd

$(GAISLER__srctrl) \
$(GAISLER__srctrl__rtl) : ../../lib/gaisler/memctrl/srctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/srctrl.vhd

$(GAISLER__svgactrl) \
$(GAISLER__svgactrl__rtl) : ../../lib/gaisler/misc/svgactrl.vhd \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/svgactrl.vhd

$(GAISLER__t3to2compressor) \
$(GAISLER__t3to2compressor__rtl) : ../../lib/gaisler/arith/t3to2compressor.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/t3to2compressor.vhd

$(GAISLER__tbufmem) \
$(GAISLER__tbufmem__rtl) : ../../lib/gaisler/leon3/tbufmem.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/tbufmem.vhd

$(GAISLER__uart) : ../../lib/gaisler/uart/uart.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/uart.vhd

$(GAISLER__usbsim) \
$(GAISLER__usbsim__body) : ../../lib/gaisler/sim/usbsim.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/usbsim.vhd

$(GAISLER__wild) : ../../lib/gaisler/misc/wild.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/wild.vhd

$(GAISLER__wild2ahb) \
$(GAISLER__wild2ahb__rtl) : ../../lib/gaisler/misc/wild2ahb.vhd \
		$(GAISLER__wild) \
		$(GRLIB__dma2ahb_package) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/wild2ahb.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = modelsim/esa
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_GAISLER = modelsim/gaisler
LIB_TECHMAP = modelsim/techmap
LIB_ESA = modelsim/esa

# Define path to each design unit
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GAISLER__memctrl = $(LIB_GAISLER)/memctrl/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
ESA__memoryctrl = $(LIB_ESA)/memoryctrl/_primary.dat
ESA__mctrl__rtl = $(LIB_ESA)/mctrl/rtl.dat
ESA__mctrl = $(LIB_ESA)/mctrl/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(ESA__memoryctrl) \
    $(ESA__mctrl__rtl) \
    $(ESA__mctrl)

$(ESA__mctrl) \
$(ESA__mctrl__rtl) : ../../lib/esa/memoryctrl/mctrl.vhd \
		$(ESA__memoryctrl) \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/memoryctrl/mctrl.vhd

$(ESA__memoryctrl) : ../../lib/esa/memoryctrl/memoryctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/memoryctrl/memoryctrl.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = modelsim/fmf
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_FMF = modelsim/fmf

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__vital_timing = $(LIB_IEEE)/vital_timing/_primary.dat
IEEE__vital_primitives = $(LIB_IEEE)/vital_primitives/_primary.dat
FMF__s25fl064a__vhdl_behavioral = $(LIB_FMF)/s25fl064a/vhdl_behavioral.dat
FMF__s25fl064a = $(LIB_FMF)/s25fl064a/_primary.dat
FMF__m25p80__vhdl_behavioral = $(LIB_FMF)/m25p80/vhdl_behavioral.dat
FMF__m25p80 = $(LIB_FMF)/m25p80/_primary.dat
FMF__idt7202__vhdl_behavioral = $(LIB_FMF)/idt7202/vhdl_behavioral.dat
FMF__idt7202 = $(LIB_FMF)/idt7202/_primary.dat
FMF__gen_utils__body = $(LIB_FMF)/gen_utils/body.dat
FMF__gen_utils = $(LIB_FMF)/gen_utils/_primary.dat
FMF__flash = $(LIB_FMF)/flash/_primary.dat
FMF__conversions__body = $(LIB_FMF)/conversions/body.dat
FMF__conversions = $(LIB_FMF)/conversions/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(FMF__s25fl064a__vhdl_behavioral) \
    $(FMF__s25fl064a) \
    $(FMF__m25p80__vhdl_behavioral) \
    $(FMF__m25p80) \
    $(FMF__idt7202__vhdl_behavioral) \
    $(FMF__idt7202) \
    $(FMF__gen_utils__body) \
    $(FMF__gen_utils) \
    $(FMF__flash) \
    $(FMF__conversions__body) \
    $(FMF__conversions)

$(FMF__conversions) \
$(FMF__conversions__body) : ../../lib/fmf/utilities/conversions.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/utilities/conversions.vhd

$(FMF__flash) : ../../lib/fmf/flash/flash.vhd \
		$(FMF__conversions) \
		$(FMF__gen_utils) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/flash/flash.vhd

$(FMF__gen_utils) \
$(FMF__gen_utils__body) : ../../lib/fmf/utilities/gen_utils.vhd \
		$(IEEE__vital_timing) \
		$(IEEE__vital_primitives) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/utilities/gen_utils.vhd

$(FMF__idt7202) \
$(FMF__idt7202__vhdl_behavioral) : ../../lib/fmf/fifo/idt7202.vhd \
		$(FMF__conversions) \
		$(FMF__gen_utils) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/fifo/idt7202.vhd

$(FMF__m25p80) \
$(FMF__m25p80__vhdl_behavioral) : ../../lib/fmf/flash/m25p80.vhd \
		$(FMF__conversions) \
		$(FMF__gen_utils) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/flash/m25p80.vhd

$(FMF__s25fl064a) \
$(FMF__s25fl064a__vhdl_behavioral) : ../../lib/fmf/flash/s25fl064a.vhd \
		$(FMF__conversions) \
		$(FMF__gen_utils) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/flash/s25fl064a.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_SPANSION = modelsim/spansion

# Define path to each design unit
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : 
# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = modelsim/gsi
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_GAISLER = modelsim/gaisler
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_GSI = modelsim/gsi

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GAISLER__sim = $(LIB_GAISLER)/sim/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GSI__vhdl_burst_core__gsi_burst_core = $(LIB_GSI)/vhdl_burst_core/gsi_burst_core.dat
GSI__vhdl_burst_core = $(LIB_GSI)/vhdl_burst_core/_primary.dat
GSI__g880e18bt__burst_8meg_x18 = $(LIB_GSI)/g880e18bt/burst_8meg_x18.dat
GSI__g880e18bt = $(LIB_GSI)/g880e18bt/_primary.dat
GSI__functions__body = $(LIB_GSI)/functions/body.dat
GSI__functions = $(LIB_GSI)/functions/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(GSI__vhdl_burst_core__gsi_burst_core) \
    $(GSI__vhdl_burst_core) \
    $(GSI__g880e18bt__burst_8meg_x18) \
    $(GSI__g880e18bt) \
    $(GSI__functions__body) \
    $(GSI__functions)

$(GSI__functions) \
$(GSI__functions__body) : ../../lib/gsi/ssram/functions.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gsi ../../lib/gsi/ssram/functions.vhd

$(GSI__g880e18bt) \
$(GSI__g880e18bt__burst_8meg_x18) : ../../lib/gsi/ssram/g880e18bt.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GSI__functions) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gsi ../../lib/gsi/ssram/g880e18bt.vhd

$(GSI__vhdl_burst_core) \
$(GSI__vhdl_burst_core__gsi_burst_core) : ../../lib/gsi/ssram/core_burst.vhd \
		$(GSI__functions) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gsi ../../lib/gsi/ssram/core_burst.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_GAISLER = modelsim/gaisler
LIB_GRLIB = modelsim/grlib
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_WORK = modelsim/cypress
LIB_CYPRESS = modelsim/cypress

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GAISLER__sim = $(LIB_GAISLER)/sim/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
CYPRESS__package_utility__body = $(LIB_CYPRESS)/package_utility/body.dat
CYPRESS__package_utility = $(LIB_CYPRESS)/package_utility/_primary.dat
CYPRESS__cy7c1380d__cy7c1380d_arch = $(LIB_CYPRESS)/cy7c1380d/cy7c1380d_arch.dat
CYPRESS__cy7c1380d = $(LIB_CYPRESS)/cy7c1380d/_primary.dat
CYPRESS__cy7c1354__behave = $(LIB_CYPRESS)/cy7c1354/behave.dat
CYPRESS__cy7c1354 = $(LIB_CYPRESS)/cy7c1354/_primary.dat
CYPRESS__components = $(LIB_CYPRESS)/components/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(CYPRESS__package_utility__body) \
    $(CYPRESS__package_utility) \
    $(CYPRESS__cy7c1380d__cy7c1380d_arch) \
    $(CYPRESS__cy7c1380d) \
    $(CYPRESS__cy7c1354__behave) \
    $(CYPRESS__cy7c1354) \
    $(CYPRESS__components)

$(CYPRESS__components) : ../../lib/cypress/ssram/components.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/components.vhd

$(CYPRESS__cy7c1354) \
$(CYPRESS__cy7c1354__behave) : ../../lib/cypress/ssram/cy7c1354b.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(CYPRESS__package_utility) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/cy7c1354b.vhd

$(CYPRESS__cy7c1380d) \
$(CYPRESS__cy7c1380d__cy7c1380d_arch) : ../../lib/cypress/ssram/cy7c1380d.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(CYPRESS__package_utility) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/cy7c1380d.vhd

$(CYPRESS__package_utility) \
$(CYPRESS__package_utility__body) : ../../lib/cypress/ssram/package_utility.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/package_utility.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_GAISLER = modelsim/gaisler
LIB_GRLIB = modelsim/grlib
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_WORK = modelsim/micron
LIB_MICRON = modelsim/micron

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GAISLER__sim = $(LIB_GAISLER)/sim/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
MICRON__mti_pkg__body = $(LIB_MICRON)/mti_pkg/body.dat
MICRON__mti_pkg = $(LIB_MICRON)/mti_pkg/_primary.dat
MICRON__mt48lc16m16a2__behave = $(LIB_MICRON)/mt48lc16m16a2/behave.dat
MICRON__mt48lc16m16a2 = $(LIB_MICRON)/mt48lc16m16a2/_primary.dat
MICRON__mt46v16m16__behave = $(LIB_MICRON)/mt46v16m16/behave.dat
MICRON__mt46v16m16 = $(LIB_MICRON)/mt46v16m16/_primary.dat
MICRON__mobile_sdr = $(LIB_MICRON)/mobile_sdr/_primary.dat
MICRON__mobile_ddr = $(LIB_MICRON)/mobile_ddr/_primary.dat
MICRON__ddr2 = $(LIB_MICRON)/ddr2/_primary.dat
MICRON__components = $(LIB_MICRON)/components/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(MICRON__mti_pkg__body) \
    $(MICRON__mti_pkg) \
    $(MICRON__mt48lc16m16a2__behave) \
    $(MICRON__mt48lc16m16a2) \
    $(MICRON__mt46v16m16__behave) \
    $(MICRON__mt46v16m16) \
    $(MICRON__mobile_sdr) \
    $(MICRON__mobile_ddr) \
    $(MICRON__ddr2) \
    $(MICRON__components)

$(MICRON__components) : ../../lib/micron/sdram/components.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work micron ../../lib/micron/sdram/components.vhd

$(MICRON__ddr2) \
$(MICRON__mobile_ddr) \
$(MICRON__mobile_sdr) : ../../lib/micron/sdram/mobile_sdr.v ../../lib/micron/ddr/mobile_ddr.v \
		 ../../lib/micron/ddr/ddr2.v
	$(VLOG) -quiet -work micron ../../lib/micron/sdram/mobile_sdr.v \
		 ../../lib/micron/ddr/mobile_ddr.v ../../lib/micron/ddr/ddr2.v

$(MICRON__mt46v16m16) \
$(MICRON__mt46v16m16__behave) : ../../lib/micron/ddr/mt46v16m16.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(MICRON__mti_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work micron ../../lib/micron/ddr/mt46v16m16.vhd

$(MICRON__mt48lc16m16a2) \
$(MICRON__mt48lc16m16a2__behave) \
$(MICRON__mti_pkg) \
$(MICRON__mti_pkg__body) : ../../lib/micron/sdram/mt48lc16m16a2.vhd \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work micron ../../lib/micron/sdram/mt48lc16m16a2.vhd

# Generated by vmake version 2.2

# Define path to each library
LIB_MYPACKAGE = mypackage
LIB_STD = /usr/local/Questa/questasim/linux_x86_64/../std
LIB_IEEE = /usr/local/Questa/questasim/linux_x86_64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_MICRON = modelsim/micron
LIB_CYPRESS = modelsim/cypress
LIB_TECHMAP = modelsim/techmap
LIB_GAISLER = modelsim/gaisler
LIB_ESA = modelsim/esa
LIB_WORK = modelsim/work

# Define path to each design unit
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GAISLER__arith = $(LIB_GAISLER)/arith/_primary.dat
MYPACKAGE__mypackage = $(LIB_MYPACKAGE)/mypackage/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
GAISLER__libdcom = $(LIB_GAISLER)/libdcom/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GAISLER__uart = $(LIB_GAISLER)/uart/_primary.dat
GAISLER__misc = $(LIB_GAISLER)/misc/_primary.dat
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
GAISLER__sim = $(LIB_GAISLER)/sim/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
MICRON__components = $(LIB_MICRON)/components/_primary.dat
CYPRESS__components = $(LIB_CYPRESS)/components/_primary.dat
TECHMAP__allclkgen = $(LIB_TECHMAP)/allclkgen/_primary.dat
GAISLER__memctrl = $(LIB_GAISLER)/memctrl/_primary.dat
GAISLER__leon3 = $(LIB_GAISLER)/leon3/_primary.dat
GAISLER__net = $(LIB_GAISLER)/net/_primary.dat
GAISLER__jtag = $(LIB_GAISLER)/jtag/_primary.dat
GAISLER__spacewire = $(LIB_GAISLER)/spacewire/_primary.dat
ESA__memoryctrl = $(LIB_ESA)/memoryctrl/_primary.dat
WORK__testbench__behav = $(LIB_WORK)/testbench/behav.dat
WORK__testbench = $(LIB_WORK)/testbench/_primary.dat
WORK__mul32_tb__tb = $(LIB_WORK)/mul32_tb/tb.dat
WORK__mul32_tb = $(LIB_WORK)/mul32_tb/_primary.dat
WORK__leon3mp__rtl = $(LIB_WORK)/leon3mp/rtl.dat
WORK__leon3mp = $(LIB_WORK)/leon3mp/_primary.dat
WORK__grtestmod__sim = $(LIB_WORK)/grtestmod/sim.dat
WORK__grtestmod = $(LIB_WORK)/grtestmod/_primary.dat
WORK__gaisler_cpu_disas__behav = $(LIB_WORK)/gaisler_cpu_disas/behav.dat
WORK__gaisler_cpu_disas = $(LIB_WORK)/gaisler_cpu_disas/_primary.dat
WORK__debug = $(LIB_WORK)/debug/_primary.dat
WORK__cpu_disas__behav = $(LIB_WORK)/cpu_disas/behav.dat
WORK__cpu_disas = $(LIB_WORK)/cpu_disas/_primary.dat
WORK__config = $(LIB_WORK)/config/_primary.dat
WORK__ahbrom__rtl = $(LIB_WORK)/ahbrom/rtl.dat
WORK__ahbrom = $(LIB_WORK)/ahbrom/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__testbench__behav) \
    $(WORK__testbench) \
    $(WORK__mul32_tb__tb) \
    $(WORK__mul32_tb) \
    $(WORK__leon3mp__rtl) \
    $(WORK__leon3mp) \
    $(WORK__grtestmod__sim) \
    $(WORK__grtestmod) \
    $(WORK__gaisler_cpu_disas__behav) \
    $(WORK__gaisler_cpu_disas) \
    $(WORK__debug) \
    $(WORK__cpu_disas__behav) \
    $(WORK__cpu_disas) \
    $(WORK__config) \
    $(WORK__ahbrom__rtl) \
    $(WORK__ahbrom)

$(WORK__ahbrom) \
$(WORK__ahbrom__rtl) : ahbrom.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ahbrom.vhd

$(WORK__config) : config.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(TECHMAP__gencomp)
	$(VCOM) -quiet -93 -work work config.vhd

$(WORK__debug) : ../../lib/work/debug/debug.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/debug.vhd

$(WORK__cpu_disas) \
$(WORK__cpu_disas__behav) \
$(WORK__gaisler_cpu_disas) \
$(WORK__gaisler_cpu_disas__behav) : ../../lib/work/debug/cpu_disas.vhd \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/cpu_disas.vhd

$(WORK__grtestmod) \
$(WORK__grtestmod__sim) : ../../lib/work/debug/grtestmod.vhd \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/grtestmod.vhd

$(WORK__leon3mp) \
$(WORK__leon3mp__rtl) : leon3mp.vhd \
		$(WORK__ahbrom) \
		$(WORK__config) \
		$(ESA__memoryctrl) \
		$(GAISLER__spacewire) \
		$(GAISLER__jtag) \
		$(GAISLER__net) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GAISLER__leon3) \
		$(GAISLER__memctrl) \
		$(TECHMAP__allclkgen) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work leon3mp.vhd

$(WORK__mul32_tb) \
$(WORK__mul32_tb__tb) : /home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/mul32_tb.vhd \
		$(MYPACKAGE__mypackage) \
		$(GAISLER__arith) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -work work -93 -explicit -quiet \
		 -source -nowarn 1 -nowarn 5 /home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/mul32_tb.vhd

$(WORK__testbench) \
$(WORK__testbench__behav) : testbench.vhd \
		$(ESA__memoryctrl) \
		$(GAISLER__spacewire) \
		$(GAISLER__jtag) \
		$(GAISLER__net) \
		$(GAISLER__leon3) \
		$(GAISLER__memctrl) \
		$(TECHMAP__allclkgen) \
		$(WORK__leon3mp) \
		$(WORK__config) \
		$(WORK__debug) \
		$(CYPRESS__components) \
		$(MICRON__components) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__libdcom) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work testbench.vhd

