<stg><name>write_raw_data</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %dat_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %dat)

]]></Node>
<StgValue><ssdm name="dat_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16">
<![CDATA[
:1  %mem_load = load i16* @mem, align 2

]]></Node>
<StgValue><ssdm name="mem_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16">
<![CDATA[
:2  %pos_load = load i16* @pos_r, align 2

]]></Node>
<StgValue><ssdm name="pos_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
:3  switch i16 %mem_load, label %._crit_edge [
    i16 0, label %1
    i16 1, label %2
    i16 2, label %3
    i16 3, label %4
    i16 4, label %5
    i16 5, label %6
    i16 6, label %7
    i16 7, label %8
    i16 8, label %9
    i16 9, label %10
    i16 10, label %11
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="mem_load" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_10 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="mem_load" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat10_addr = getelementptr [1024 x i8]* %r_dat10, i32 0, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="r_dat10_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="mem_load" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat10_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="mem_load" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="mem_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_s = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="mem_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat9_addr = getelementptr [1024 x i8]* %r_dat9, i32 0, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="r_dat9_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="mem_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat9_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="mem_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="mem_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_9 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="mem_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat8_addr = getelementptr [1024 x i8]* %r_dat8, i32 0, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="r_dat8_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="mem_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat8_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="mem_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="mem_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_8 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="mem_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat7_addr = getelementptr [1024 x i8]* %r_dat7, i32 0, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="r_dat7_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="mem_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat7_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="mem_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_7 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat6_addr = getelementptr [1024 x i8]* %r_dat6, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="r_dat6_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat6_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="mem_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="mem_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_6 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="mem_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat5_addr = getelementptr [1024 x i8]* %r_dat5, i32 0, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="r_dat5_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="mem_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="mem_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="mem_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_5 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="mem_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat4_addr = getelementptr [1024 x i8]* %r_dat4, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="r_dat4_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="mem_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="mem_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="mem_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_4 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="mem_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat3_addr = getelementptr [2048 x i8]* %r_dat3, i32 0, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="r_dat3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="mem_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="mem_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="mem_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_3 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="mem_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat2_addr = getelementptr [2048 x i8]* %r_dat2, i32 0, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="r_dat2_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="mem_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="mem_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="mem_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_2 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="mem_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat1_addr = getelementptr [2048 x i8]* %r_dat1, i32 0, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="r_dat1_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="mem_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="mem_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="mem_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_1 = sext i16 %pos_load to i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="mem_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %r_dat0_addr = getelementptr [2048 x i8]* %r_dat0, i32 0, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="r_dat0_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="mem_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:2  store i8 %dat_read, i8* %r_dat0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="mem_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:0  %tmp_11 = add i16 %pos_load, 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12">
<![CDATA[
._crit_edge:1  %trig_load = load i12* @trig, align 2

]]></Node>
<StgValue><ssdm name="trig_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge:2  %extLd = zext i12 %trig_load to i16

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:3  %tmp_12 = icmp eq i16 %tmp_11, %extLd

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4  br i1 %tmp_12, label %12, label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_13 = add i16 %mem_load, 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_13, i16* @mem, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
mergeST:0  %pos_new = phi i16 [ 0, %12 ], [ %tmp_11, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="pos_new"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
mergeST:1  store i16 %pos_new, i16* @pos_r, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
mergeST:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="62" name="dat" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dat"/></StgValue>
</port>
<port id="63" name="r_dat0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="r_dat1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="r_dat2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="r_dat3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="r_dat4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="r_dat5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="r_dat6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="r_dat7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="r_dat8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="r_dat9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="r_dat10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_dat10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="mem" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="75" name="pos_r" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="pos_r"/></StgValue>
</port>
<port id="76" name="trig" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trig"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i8" to="dat_read" fromId="77" toId="2">
</dataflow>
<dataflow id="79" from="dat" to="dat_read" fromId="62" toId="2">
</dataflow>
<dataflow id="80" from="mem" to="mem_load" fromId="74" toId="3">
</dataflow>
<dataflow id="81" from="pos_r" to="pos_load" fromId="75" toId="4">
</dataflow>
<dataflow id="82" from="mem_load" to="StgValue_5" fromId="3" toId="5">
</dataflow>
<dataflow id="84" from="StgValue_83" to="StgValue_5" fromId="83" toId="5">
</dataflow>
<dataflow id="86" from="StgValue_85" to="StgValue_5" fromId="85" toId="5">
</dataflow>
<dataflow id="88" from="StgValue_87" to="StgValue_5" fromId="87" toId="5">
</dataflow>
<dataflow id="90" from="StgValue_89" to="StgValue_5" fromId="89" toId="5">
</dataflow>
<dataflow id="92" from="StgValue_91" to="StgValue_5" fromId="91" toId="5">
</dataflow>
<dataflow id="94" from="StgValue_93" to="StgValue_5" fromId="93" toId="5">
</dataflow>
<dataflow id="96" from="StgValue_95" to="StgValue_5" fromId="95" toId="5">
</dataflow>
<dataflow id="98" from="StgValue_97" to="StgValue_5" fromId="97" toId="5">
</dataflow>
<dataflow id="100" from="StgValue_99" to="StgValue_5" fromId="99" toId="5">
</dataflow>
<dataflow id="102" from="StgValue_101" to="StgValue_5" fromId="101" toId="5">
</dataflow>
<dataflow id="104" from="StgValue_103" to="StgValue_5" fromId="103" toId="5">
</dataflow>
<dataflow id="105" from="pos_load" to="tmp_10" fromId="4" toId="6">
</dataflow>
<dataflow id="106" from="r_dat10" to="r_dat10_addr" fromId="73" toId="7">
</dataflow>
<dataflow id="108" from="StgValue_107" to="r_dat10_addr" fromId="107" toId="7">
</dataflow>
<dataflow id="109" from="tmp_10" to="r_dat10_addr" fromId="6" toId="7">
</dataflow>
<dataflow id="110" from="dat_read" to="StgValue_8" fromId="2" toId="8">
</dataflow>
<dataflow id="111" from="r_dat10_addr" to="StgValue_8" fromId="7" toId="8">
</dataflow>
<dataflow id="112" from="pos_load" to="tmp_s" fromId="4" toId="10">
</dataflow>
<dataflow id="113" from="r_dat9" to="r_dat9_addr" fromId="72" toId="11">
</dataflow>
<dataflow id="114" from="StgValue_107" to="r_dat9_addr" fromId="107" toId="11">
</dataflow>
<dataflow id="115" from="tmp_s" to="r_dat9_addr" fromId="10" toId="11">
</dataflow>
<dataflow id="116" from="dat_read" to="StgValue_12" fromId="2" toId="12">
</dataflow>
<dataflow id="117" from="r_dat9_addr" to="StgValue_12" fromId="11" toId="12">
</dataflow>
<dataflow id="118" from="pos_load" to="tmp_9" fromId="4" toId="14">
</dataflow>
<dataflow id="119" from="r_dat8" to="r_dat8_addr" fromId="71" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_107" to="r_dat8_addr" fromId="107" toId="15">
</dataflow>
<dataflow id="121" from="tmp_9" to="r_dat8_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="122" from="dat_read" to="StgValue_16" fromId="2" toId="16">
</dataflow>
<dataflow id="123" from="r_dat8_addr" to="StgValue_16" fromId="15" toId="16">
</dataflow>
<dataflow id="124" from="pos_load" to="tmp_8" fromId="4" toId="18">
</dataflow>
<dataflow id="125" from="r_dat7" to="r_dat7_addr" fromId="70" toId="19">
</dataflow>
<dataflow id="126" from="StgValue_107" to="r_dat7_addr" fromId="107" toId="19">
</dataflow>
<dataflow id="127" from="tmp_8" to="r_dat7_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="128" from="dat_read" to="StgValue_20" fromId="2" toId="20">
</dataflow>
<dataflow id="129" from="r_dat7_addr" to="StgValue_20" fromId="19" toId="20">
</dataflow>
<dataflow id="130" from="pos_load" to="tmp_7" fromId="4" toId="22">
</dataflow>
<dataflow id="131" from="r_dat6" to="r_dat6_addr" fromId="69" toId="23">
</dataflow>
<dataflow id="132" from="StgValue_107" to="r_dat6_addr" fromId="107" toId="23">
</dataflow>
<dataflow id="133" from="tmp_7" to="r_dat6_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="134" from="dat_read" to="StgValue_24" fromId="2" toId="24">
</dataflow>
<dataflow id="135" from="r_dat6_addr" to="StgValue_24" fromId="23" toId="24">
</dataflow>
<dataflow id="136" from="pos_load" to="tmp_6" fromId="4" toId="26">
</dataflow>
<dataflow id="137" from="r_dat5" to="r_dat5_addr" fromId="68" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_107" to="r_dat5_addr" fromId="107" toId="27">
</dataflow>
<dataflow id="139" from="tmp_6" to="r_dat5_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="140" from="dat_read" to="StgValue_28" fromId="2" toId="28">
</dataflow>
<dataflow id="141" from="r_dat5_addr" to="StgValue_28" fromId="27" toId="28">
</dataflow>
<dataflow id="142" from="pos_load" to="tmp_5" fromId="4" toId="30">
</dataflow>
<dataflow id="143" from="r_dat4" to="r_dat4_addr" fromId="67" toId="31">
</dataflow>
<dataflow id="144" from="StgValue_107" to="r_dat4_addr" fromId="107" toId="31">
</dataflow>
<dataflow id="145" from="tmp_5" to="r_dat4_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="146" from="dat_read" to="StgValue_32" fromId="2" toId="32">
</dataflow>
<dataflow id="147" from="r_dat4_addr" to="StgValue_32" fromId="31" toId="32">
</dataflow>
<dataflow id="148" from="pos_load" to="tmp_4" fromId="4" toId="34">
</dataflow>
<dataflow id="149" from="r_dat3" to="r_dat3_addr" fromId="66" toId="35">
</dataflow>
<dataflow id="150" from="StgValue_107" to="r_dat3_addr" fromId="107" toId="35">
</dataflow>
<dataflow id="151" from="tmp_4" to="r_dat3_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="152" from="dat_read" to="StgValue_36" fromId="2" toId="36">
</dataflow>
<dataflow id="153" from="r_dat3_addr" to="StgValue_36" fromId="35" toId="36">
</dataflow>
<dataflow id="154" from="pos_load" to="tmp_3" fromId="4" toId="38">
</dataflow>
<dataflow id="155" from="r_dat2" to="r_dat2_addr" fromId="65" toId="39">
</dataflow>
<dataflow id="156" from="StgValue_107" to="r_dat2_addr" fromId="107" toId="39">
</dataflow>
<dataflow id="157" from="tmp_3" to="r_dat2_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="158" from="dat_read" to="StgValue_40" fromId="2" toId="40">
</dataflow>
<dataflow id="159" from="r_dat2_addr" to="StgValue_40" fromId="39" toId="40">
</dataflow>
<dataflow id="160" from="pos_load" to="tmp_2" fromId="4" toId="42">
</dataflow>
<dataflow id="161" from="r_dat1" to="r_dat1_addr" fromId="64" toId="43">
</dataflow>
<dataflow id="162" from="StgValue_107" to="r_dat1_addr" fromId="107" toId="43">
</dataflow>
<dataflow id="163" from="tmp_2" to="r_dat1_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="164" from="dat_read" to="StgValue_44" fromId="2" toId="44">
</dataflow>
<dataflow id="165" from="r_dat1_addr" to="StgValue_44" fromId="43" toId="44">
</dataflow>
<dataflow id="166" from="pos_load" to="tmp_1" fromId="4" toId="46">
</dataflow>
<dataflow id="167" from="r_dat0" to="r_dat0_addr" fromId="63" toId="47">
</dataflow>
<dataflow id="168" from="StgValue_107" to="r_dat0_addr" fromId="107" toId="47">
</dataflow>
<dataflow id="169" from="tmp_1" to="r_dat0_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="170" from="dat_read" to="StgValue_48" fromId="2" toId="48">
</dataflow>
<dataflow id="171" from="r_dat0_addr" to="StgValue_48" fromId="47" toId="48">
</dataflow>
<dataflow id="172" from="pos_load" to="tmp_11" fromId="4" toId="50">
</dataflow>
<dataflow id="173" from="StgValue_85" to="tmp_11" fromId="85" toId="50">
</dataflow>
<dataflow id="174" from="trig" to="trig_load" fromId="76" toId="51">
</dataflow>
<dataflow id="175" from="trig_load" to="extLd" fromId="51" toId="52">
</dataflow>
<dataflow id="176" from="tmp_11" to="tmp_12" fromId="50" toId="53">
</dataflow>
<dataflow id="177" from="extLd" to="tmp_12" fromId="52" toId="53">
</dataflow>
<dataflow id="178" from="tmp_12" to="StgValue_54" fromId="53" toId="54">
</dataflow>
<dataflow id="179" from="mem_load" to="tmp_13" fromId="3" toId="55">
</dataflow>
<dataflow id="180" from="StgValue_85" to="tmp_13" fromId="85" toId="55">
</dataflow>
<dataflow id="181" from="tmp_13" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="182" from="mem" to="StgValue_56" fromId="74" toId="56">
</dataflow>
<dataflow id="183" from="StgValue_83" to="pos_new" fromId="83" toId="58">
<condition id="44">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="184" from="StgValue_57" to="pos_new" fromId="57" toId="58">
</dataflow>
<dataflow id="185" from="tmp_11" to="pos_new" fromId="50" toId="58">
<condition id="46">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="StgValue_54" to="pos_new" fromId="54" toId="58">
</dataflow>
<dataflow id="187" from="pos_new" to="StgValue_59" fromId="58" toId="59">
</dataflow>
<dataflow id="188" from="pos_r" to="StgValue_59" fromId="75" toId="59">
</dataflow>
<dataflow id="189" from="mem_load" to="StgValue_1" fromId="3" toId="1">
</dataflow>
<dataflow id="190" from="tmp_12" to="StgValue_1" fromId="53" toId="1">
</dataflow>
</dataflows>


</stg>
