\subsection{struct Architecture Reference}
\label{classddr2__phy__alt__mem__phy__seq_1_1struct}\index{struct@{struct}}


Collaboration diagram for struct\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{dc/d63/classddr2__phy__alt__mem__phy__seq_1_1struct__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Functions}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf capabilities\+\_\+override}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{capabilities\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}{\bfseries  , \textcolor{vhdlchar}{sim\+\_\+time\+\_\+reductions\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf decode\+\_\+cl}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{mr0\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector( 12 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf decode\+\_\+al}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{mr1\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector( 12 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf decode\+\_\+cwl}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{mr0\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector( 12 downto  0)}}{\bfseries  , \textcolor{vhdlchar}{mr2\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector( 12 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} {\bf set\+\_\+inc\+\_\+dec}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{offset\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf pass\+\_\+or\+\_\+fail\+\_\+report}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{cal\+\_\+success\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic}}{\bfseries  , \textcolor{vhdlchar}{cal\+\_\+fail\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf is\+\_\+stage\+\_\+disabled}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{stage\+\_\+name\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in string}}{\bfseries  , \textcolor{vhdlchar}{stage\+\_\+dis\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf disabled\+\_\+stages}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{capabilities\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf ac\+\_\+nt\+\_\+report}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{ac\+\_\+nt\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic}}\\*
{\bfseries \textcolor{vhdlchar}{preset\+\_\+cal\+\_\+setup\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+preset\+\_\+cal}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf read\+\_\+resync\+\_\+report}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{codvw\+\_\+phase\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{codvw\+\_\+size\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{ctl\+\_\+rlat\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{ctl\+\_\+wlat\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{preset\+\_\+cal\+\_\+setup\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+preset\+\_\+cal}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf poa\+\_\+rdv\+\_\+adjust\+\_\+report}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{poa\+\_\+adjust\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{rdv\+\_\+adjust\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{preset\+\_\+cal\+\_\+setup\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+preset\+\_\+cal}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf calibration\+\_\+report}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{capabilities\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{cal\+\_\+success\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic}}\\*
{\bfseries \textcolor{vhdlchar}{cal\+\_\+fail\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic}}\\*
{\bfseries \textcolor{vhdlchar}{ctl\+\_\+rlat\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{ctl\+\_\+wlat\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{codvw\+\_\+phase\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{codvw\+\_\+size\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{ac\+\_\+nt\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic}}\\*
{\bfseries \textcolor{vhdlchar}{preset\+\_\+cal\+\_\+setup\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+preset\+\_\+cal}}\\*
{\bfseries \textcolor{vhdlchar}{poa\+\_\+adjust\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{rdv\+\_\+adjust\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries  )} 
\end{DoxyCompactItemize}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+54}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+55}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+56}{\bfseries  ( {\bfseries {\bfseries {\bf mmi\+\_\+regs}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+57}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf oct\+\_\+delay\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+58}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+59}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+60}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+61}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+62}{\bfseries  ( {\bfseries {\bfseries {\bf dgrb\+\_\+ac\+\_\+access\+\_\+req}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf dgwb\+\_\+ac\+\_\+access\+\_\+req}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+63}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+64}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+65}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+66}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+67}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+68}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+69}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+70}{\bfseries  ( {\bfseries {\bfseries {\bf dgwb\+\_\+wdp\+\_\+override}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf dgrb\+\_\+wdp\+\_\+override}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf ctl\+\_\+init\+\_\+success\+\_\+int}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf ctl\+\_\+init\+\_\+fail\+\_\+int}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+71}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+72}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+73}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+74}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+75}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf work} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}   
\item 
 
\item 
 
\item 
 
\item 
 
\item 
 
\item 
 
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+1st\+\_\+sl\+\_\+vector} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+2nd\+\_\+sl\+\_\+vector} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+3rd\+\_\+sl\+\_\+vector} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+4th\+\_\+sl\+\_\+vector} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+capabilities\+\_\+override} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{capabilities\+\_\+override}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+capabilities} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+capabilities\+\_\+override}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config} {\bfseries \textcolor{vhdlchar}{t\+\_\+addr\+\_\+cmd\+\_\+config\+\_\+rec}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+config\+\_\+rec}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+odt\+\_\+settings} {\bfseries \textcolor{vhdlchar}{t\+\_\+odt\+\_\+array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+odt\+\_\+values}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+R\+A\+N\+K\+S\+\_\+\+P\+E\+R\+\_\+\+S\+L\+OT}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( top )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+iram\+\_\+addresses} {\bfseries \textcolor{vhdlchar}{t\+\_\+base\+\_\+hdr\+\_\+addresses}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{calc\+\_\+iram\+\_\+addresses}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+int\+\_\+iram\+\_\+awidth} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+iram\+\_\+addresses}} \textcolor{vhdlchar}{.}\textcolor{vhdlchar}{required\+\_\+addr\+\_\+bits}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+preset\+\_\+cal\+\_\+setup} {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{setup\+\_\+instant\+\_\+on}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+1st\+\_\+sl\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+2nd\+\_\+sl\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+3rd\+\_\+sl\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+preset\+\_\+codvw\+\_\+phase} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+preset\+\_\+cal\+\_\+setup}} \textcolor{vhdlchar}{.}\textcolor{vhdlchar}{codvw\+\_\+phase}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+preset\+\_\+codvw\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+preset\+\_\+cal\+\_\+setup}} \textcolor{vhdlchar}{.}\textcolor{vhdlchar}{codvw\+\_\+size}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+tracking\+\_\+interval\+\_\+in\+\_\+ms} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{128} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+bank} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+col} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+row} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+non\+\_\+op\+\_\+eval\+\_\+md} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+I\+N\+\_\+\+F\+I\+N\+D\+E\+R \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+capabilities\+\_\+override}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+stage\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+pll\+\_\+360\+\_\+sweeps} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rrp\+\_\+pll\+\_\+phase\+\_\+mult}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+ST} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+E\+X\+T\+E\+ND} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+mem\+\_\+clk\+\_\+disable\+\_\+pipe\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+static\+\_\+rdv\+\_\+offset} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+preset\+\_\+cal\+\_\+setup}} \textcolor{vhdlchar}{.}\textcolor{vhdlchar}{rdv\+\_\+lat}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+dly\+\_\+rdv\+\_\+set} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+static\+\_\+poa\+\_\+offset} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+preset\+\_\+cal\+\_\+setup}} \textcolor{vhdlchar}{.}\textcolor{vhdlchar}{poa\+\_\+lat}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+dly\+\_\+poa\+\_\+set} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf rsu\+\_\+multiple\+\_\+valid\+\_\+latencies\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rsu\+\_\+grt\+\_\+one\+\_\+dvw\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rsu\+\_\+no\+\_\+dvw\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rsu\+\_\+codvw\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rsu\+\_\+codvw\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rsu\+\_\+read\+\_\+latency} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+mmi} {\bfseries \textcolor{vhdlchar}{t\+\_\+dgrb\+\_\+mmi}\textcolor{vhdlchar}{ }} 
\item 
{\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec} {\bfseries \textcolor{vhdlchar}{t\+\_\+admin\+\_\+ctrl}\textcolor{vhdlchar}{ }} 
\item 
{\bf admin\+\_\+regs\+\_\+status\+\_\+rec} {\bfseries \textcolor{vhdlchar}{t\+\_\+admin\+\_\+stat}\textcolor{vhdlchar}{ }} 
\item 
{\bf enable\+\_\+odt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+status} {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+stat}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+iram} {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+push}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+idib\+\_\+top} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+active\+\_\+block} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+active\+\_\+block}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+iram\+\_\+push} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+iram}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+push\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+iram\+\_\+ihi\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+init\+\_\+success\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+init\+\_\+fail\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trefi\+\_\+failure} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+broadcast} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+command}\textcolor{vhdlchar}{ }} 
\item 
{\bf admin\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+stat}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+stat}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+stat}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+ctrl}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+mmi} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+mmi}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+wdp\+\_\+override} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+wdp\+\_\+override} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgb\+\_\+ac\+\_\+access\+\_\+gnt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgb\+\_\+ac\+\_\+access\+\_\+gnt\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgb\+\_\+ac\+\_\+access\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+ac\+\_\+access\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ac\+\_\+access\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf admin\+\_\+ac} {\bfseries \textcolor{vhdlchar}{t\+\_\+addr\+\_\+cmd\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+ac} {\bfseries \textcolor{vhdlchar}{t\+\_\+addr\+\_\+cmd\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ac} {\bfseries \textcolor{vhdlchar}{t\+\_\+addr\+\_\+cmd\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdv\+\_\+doing\+\_\+rd\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf seq\+\_\+rdv\+\_\+doing\+\_\+rd}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ctl\+\_\+wlat\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf seq\+\_\+ctl\+\_\+wlat}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ctl\+\_\+rlat\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf seq\+\_\+ctl\+\_\+rlat}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf parameterisation\+\_\+rec} {\bfseries \textcolor{vhdlchar}{t\+\_\+algm\+\_\+paramaterisation}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+pll\+\_\+start\+\_\+reconfig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+pll\+\_\+select} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+phs\+\_\+shft\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+pll\+\_\+start\+\_\+reconfig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+pll\+\_\+select} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+mmi} {\bfseries \textcolor{vhdlchar}{t\+\_\+pll\+\_\+mmi}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+pll} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+pll\+\_\+reconfig}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+ac\+\_\+nt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+setup} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+cmd\+\_\+id}\textcolor{vhdlchar}{ }} 
\item 
{\bf dgwb\+\_\+iram} {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+push}\textcolor{vhdlchar}{ }} 
\item 
{\bf poa\+\_\+adjustments} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdv\+\_\+adjustments} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+iram} {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+ctrl}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+iram\+\_\+enable\+\_\+writes} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rrp\+\_\+mem\+\_\+loc} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+int\+\_\+iram\+\_\+awidth}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf command\+\_\+req\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+broadcast\+\_\+r} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+command}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+regs} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{defaults}\textcolor{vhdlchar}{ }} 
\item 
{\bf seen\+\_\+phy\+\_\+init\+\_\+complete} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk\+\_\+disable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+mem\+\_\+clk\+\_\+disable\+\_\+pipe\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf static\+\_\+rdv\+\_\+offset} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{abs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+static\+\_\+rdv\+\_\+offset}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dly\+\_\+rdv\+\_\+inc\+\_\+dec} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdv\+\_\+set\+\_\+delay} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+dly\+\_\+rdv\+\_\+set}} \textcolor{vhdlchar}{ }} 
\item 
{\bf static\+\_\+poa\+\_\+offset} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{abs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+static\+\_\+poa\+\_\+offset}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dly\+\_\+poa\+\_\+inc\+\_\+dec} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf poa\+\_\+set\+\_\+delay} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+dly\+\_\+poa\+\_\+set}} \textcolor{vhdlchar}{ }} 
\item 
{\bf static\+\_\+rst\+\_\+offset} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }} 
\item 
{\bf phs\+\_\+shft\+\_\+busy\+\_\+1r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+set\+\_\+delay} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{100} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+pll\+\_\+active} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
{\bf altera\+\_\+attribute} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} 
\item 
{\bf altera\+\_\+attribute} {\bfseries \textcolor{vhdlchar}{struct}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} -\/name M\+E\+S\+S\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E 18010 \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf admin}  {\bfseries entity ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}   
\item 
{\bf mmi}  {\bfseries entity ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}   
\item 
{\bf iram}  {\bfseries entity ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram}   
\item 
{\bf dgrb}  {\bfseries entity ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}   
\item 
{\bf dgwb}  {\bfseries entity ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}   
\item 
{\bf ctrl}  {\bfseries entity ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 12890} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ac\+\_\+nt\+\_\+report@{ac\+\_\+nt\+\_\+report}}
\index{ac\+\_\+nt\+\_\+report@{ac\+\_\+nt\+\_\+report}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ac\+\_\+nt\+\_\+reportac\+\_\+nt,dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good,preset\+\_\+cal\+\_\+setup,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} ac\+\_\+nt\+\_\+report(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{ac\+\_\+nt}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries {\bfseries {\bf dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{preset\+\_\+cal\+\_\+setup}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ad2fdbaf1512631312de15abed15788d5}


Definition at line {\bf 14286} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!calibration\+\_\+report@{calibration\+\_\+report}}
\index{calibration\+\_\+report@{calibration\+\_\+report}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{calibration\+\_\+reportcapabilities,cal\+\_\+success,cal\+\_\+fail,ctl\+\_\+rlat,ctl\+\_\+wlat,codvw\+\_\+phase,codvw\+\_\+size,ac\+\_\+nt,dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good,preset\+\_\+cal\+\_\+setup,poa\+\_\+adjust,rdv\+\_\+adjust,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} calibration\+\_\+report(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{capabilities}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{cal\+\_\+success}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{cal\+\_\+fail}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{ctl\+\_\+rlat}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{ctl\+\_\+wlat}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{codvw\+\_\+phase}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{codvw\+\_\+size}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{ac\+\_\+nt}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries {\bfseries {\bf dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{preset\+\_\+cal\+\_\+setup}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{poa\+\_\+adjust}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{rdv\+\_\+adjust}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ae2a1cb0d650bd044bdc20fa464946f43}


Definition at line {\bf 14359} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!capabilities\+\_\+override@{capabilities\+\_\+override}}
\index{capabilities\+\_\+override@{capabilities\+\_\+override}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{capabilities\+\_\+overridecapabilities,sim\+\_\+time\+\_\+reductions,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} capabilities\+\_\+override(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{capabilities}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{sim\+\_\+time\+\_\+reductions}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a9fb4d346a6d27a5fe93a2b958a941060}


Definition at line {\bf 13011} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!decode\+\_\+al@{decode\+\_\+al}}
\index{decode\+\_\+al@{decode\+\_\+al}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{decode\+\_\+almr1,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} decode\+\_\+al(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr1}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ac829cf52472f750597054e7264e91b9c}


Definition at line {\bf 13576} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!decode\+\_\+cl@{decode\+\_\+cl}}
\index{decode\+\_\+cl@{decode\+\_\+cl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{decode\+\_\+clmr0,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} decode\+\_\+cl(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr0}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_af6e31f1ff64b0a85725f229dfd38126f}


Definition at line {\bf 13559} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!decode\+\_\+cwl@{decode\+\_\+cwl}}
\index{decode\+\_\+cwl@{decode\+\_\+cwl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{decode\+\_\+cwlmr0,mr2,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} decode\+\_\+cwl(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr0}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr2}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a01dfc9daba8fb579d19338fc8ab0489c}


Definition at line {\bf 13593} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!disabled\+\_\+stages@{disabled\+\_\+stages}}
\index{disabled\+\_\+stages@{disabled\+\_\+stages}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{disabled\+\_\+stagescapabilities,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} disabled\+\_\+stages(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{capabilities}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_afd58e5e10d7d7b3870c974e45446053f}


Definition at line {\bf 14264} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!is\+\_\+stage\+\_\+disabled@{is\+\_\+stage\+\_\+disabled}}
\index{is\+\_\+stage\+\_\+disabled@{is\+\_\+stage\+\_\+disabled}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{is\+\_\+stage\+\_\+disabledstage\+\_\+name,stage\+\_\+dis,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} is\+\_\+stage\+\_\+disabled(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{stage\+\_\+name}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{stage\+\_\+dis}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ae2e8a5b54ceca30fc24204a16cf84893}


Definition at line {\bf 14253} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!oct\+\_\+delay\+\_\+proc@{oct\+\_\+delay\+\_\+proc}}
\index{oct\+\_\+delay\+\_\+proc@{oct\+\_\+delay\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{oct\+\_\+delay\+\_\+procclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} oct\+\_\+delay\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a38883be8e02f65d1acce33cca89511d0}


Definition at line {\bf 13615} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!pass\+\_\+or\+\_\+fail\+\_\+report@{pass\+\_\+or\+\_\+fail\+\_\+report}}
\index{pass\+\_\+or\+\_\+fail\+\_\+report@{pass\+\_\+or\+\_\+fail\+\_\+report}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{pass\+\_\+or\+\_\+fail\+\_\+reportcal\+\_\+success,cal\+\_\+fail,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} pass\+\_\+or\+\_\+fail\+\_\+report(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{cal\+\_\+success}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{cal\+\_\+fail}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_adfa8ca5768e0d6324f8becea96ed04bf}


Definition at line {\bf 14237} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!poa\+\_\+rdv\+\_\+adjust\+\_\+report@{poa\+\_\+rdv\+\_\+adjust\+\_\+report}}
\index{poa\+\_\+rdv\+\_\+adjust\+\_\+report@{poa\+\_\+rdv\+\_\+adjust\+\_\+report}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{poa\+\_\+rdv\+\_\+adjust\+\_\+reportpoa\+\_\+adjust,rdv\+\_\+adjust,preset\+\_\+cal\+\_\+setup,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} poa\+\_\+rdv\+\_\+adjust\+\_\+report(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{poa\+\_\+adjust}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{rdv\+\_\+adjust}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{preset\+\_\+cal\+\_\+setup}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aa064e9b296d2944c548772efbe9ba224}


Definition at line {\bf 14343} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+54@{P\+R\+O\+C\+E\+S\+S\+\_\+54}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+54@{P\+R\+O\+C\+E\+S\+S\+\_\+54}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+54clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+54(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a505decf8f0889d0988256ae2439641d4}


Definition at line {\bf 13319} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+55@{P\+R\+O\+C\+E\+S\+S\+\_\+55}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+55@{P\+R\+O\+C\+E\+S\+S\+\_\+55}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+55clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+55 (
\begin{DoxyParamCaption}
\item[{}]{clk, }
\item[{}]{rst\+\_\+n}
\end{DoxyParamCaption}
)}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a00f4a495e60e82f25444e520998f10b4}


Definition at line {\bf 13319} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+56@{P\+R\+O\+C\+E\+S\+S\+\_\+56}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+56@{P\+R\+O\+C\+E\+S\+S\+\_\+56}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+56mmi\+\_\+regs}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+56(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf mmi\+\_\+regs}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aa24dbbf039078e335cf866d70917acb6}


Definition at line {\bf 13372} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+57@{P\+R\+O\+C\+E\+S\+S\+\_\+57}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+57@{P\+R\+O\+C\+E\+S\+S\+\_\+57}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+57rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+57 (
\begin{DoxyParamCaption}
\item[{}]{rst\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a84e1f7c95c4165bc7c8f49caba59f95d}


Definition at line {\bf 13514} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+58@{P\+R\+O\+C\+E\+S\+S\+\_\+58}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+58@{P\+R\+O\+C\+E\+S\+S\+\_\+58}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+58clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+58(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a30975a6591750151752bd59b10155a19}


Definition at line {\bf 13654} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+59@{P\+R\+O\+C\+E\+S\+S\+\_\+59}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+59@{P\+R\+O\+C\+E\+S\+S\+\_\+59}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+59clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+59(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a3deb0d4bda71ae1e456cbff91bcd1134}


Definition at line {\bf 13689} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+60@{P\+R\+O\+C\+E\+S\+S\+\_\+60}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+60@{P\+R\+O\+C\+E\+S\+S\+\_\+60}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+60clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+60(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a0578b76208e3cb5170844dc91cb6efef}


Definition at line {\bf 13699} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+61@{P\+R\+O\+C\+E\+S\+S\+\_\+61}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+61@{P\+R\+O\+C\+E\+S\+S\+\_\+61}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+61clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+61(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ade5f5e3dd825ae2c5826321612e11776}


Definition at line {\bf 13781} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+62@{P\+R\+O\+C\+E\+S\+S\+\_\+62}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+62@{P\+R\+O\+C\+E\+S\+S\+\_\+62}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+62dgrb\+\_\+ac\+\_\+access\+\_\+req,dgwb\+\_\+ac\+\_\+access\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+62(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf dgrb\+\_\+ac\+\_\+access\+\_\+req}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf dgwb\+\_\+ac\+\_\+access\+\_\+req}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a00f27e1106e014ab58e90aec6c6588ad}


Definition at line {\bf 13791} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+63@{P\+R\+O\+C\+E\+S\+S\+\_\+63}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+63@{P\+R\+O\+C\+E\+S\+S\+\_\+63}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+63clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+63(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_acbf71b832fb40fc2a35a00fec632f3c6}


Definition at line {\bf 13834} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+64@{P\+R\+O\+C\+E\+S\+S\+\_\+64}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+64@{P\+R\+O\+C\+E\+S\+S\+\_\+64}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+64clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+64(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a452542472ad94ea3941b59205fd9897a}


Definition at line {\bf 13897} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+65@{P\+R\+O\+C\+E\+S\+S\+\_\+65}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+65@{P\+R\+O\+C\+E\+S\+S\+\_\+65}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+65clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+65(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a4375e5bde0802665f4b3cd0c1e40a60d}


Definition at line {\bf 13919} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+66@{P\+R\+O\+C\+E\+S\+S\+\_\+66}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+66@{P\+R\+O\+C\+E\+S\+S\+\_\+66}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+66clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+66(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_add18b696d35c9192cda6ffc2f32ebc9b}


Definition at line {\bf 13982} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+67@{P\+R\+O\+C\+E\+S\+S\+\_\+67}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+67@{P\+R\+O\+C\+E\+S\+S\+\_\+67}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+67clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+67(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aeea3567c9ca082d3e134714fc286996f}


Definition at line {\bf 14005} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+68@{P\+R\+O\+C\+E\+S\+S\+\_\+68}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+68@{P\+R\+O\+C\+E\+S\+S\+\_\+68}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+68clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+68(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aaaaaed1bc4252fb4fad57995f172e49f}


Definition at line {\bf 14018} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+69@{P\+R\+O\+C\+E\+S\+S\+\_\+69}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+69@{P\+R\+O\+C\+E\+S\+S\+\_\+69}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+69clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+69(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a16fb106aeabf7bc6e7d470573b0018df}


Definition at line {\bf 14041} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+70@{P\+R\+O\+C\+E\+S\+S\+\_\+70}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+70@{P\+R\+O\+C\+E\+S\+S\+\_\+70}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+70dgwb\+\_\+wdp\+\_\+override,dgrb\+\_\+wdp\+\_\+override,ctl\+\_\+init\+\_\+success\+\_\+int,ctl\+\_\+init\+\_\+fail\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+70(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf dgwb\+\_\+wdp\+\_\+override}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf dgrb\+\_\+wdp\+\_\+override}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf ctl\+\_\+init\+\_\+success\+\_\+int}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf ctl\+\_\+init\+\_\+fail\+\_\+int}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a4abaedefa0519412c4ba927d0cf6e912}


Definition at line {\bf 14060} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+71@{P\+R\+O\+C\+E\+S\+S\+\_\+71}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+71@{P\+R\+O\+C\+E\+S\+S\+\_\+71}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+71clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+71(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_adc27c10129e348f43143882290c051d2}


Definition at line {\bf 14073} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+72@{P\+R\+O\+C\+E\+S\+S\+\_\+72}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+72@{P\+R\+O\+C\+E\+S\+S\+\_\+72}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+72clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+72(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a22245df32ccfc49dfbe821a34f416ce9}


Definition at line {\bf 14100} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+73@{P\+R\+O\+C\+E\+S\+S\+\_\+73}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+73@{P\+R\+O\+C\+E\+S\+S\+\_\+73}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+73clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+73(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ab6463e3722c14d6cfe44600f2731dd10}


Definition at line {\bf 14175} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+74@{P\+R\+O\+C\+E\+S\+S\+\_\+74}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+74@{P\+R\+O\+C\+E\+S\+S\+\_\+74}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+74rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+74(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ad9d9ddb7d291ca3b8766598c808fb86a}


Definition at line {\bf 14391} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+75@{P\+R\+O\+C\+E\+S\+S\+\_\+75}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+75@{P\+R\+O\+C\+E\+S\+S\+\_\+75}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+75rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+75(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_af40b5fe4b3e7f5f50551bf1c3cea2375}


Definition at line {\bf 14441} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!read\+\_\+resync\+\_\+report@{read\+\_\+resync\+\_\+report}}
\index{read\+\_\+resync\+\_\+report@{read\+\_\+resync\+\_\+report}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{read\+\_\+resync\+\_\+reportcodvw\+\_\+phase,codvw\+\_\+size,ctl\+\_\+rlat,ctl\+\_\+wlat,preset\+\_\+cal\+\_\+setup,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} read\+\_\+resync\+\_\+report(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{codvw\+\_\+phase}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{codvw\+\_\+size}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{ctl\+\_\+rlat}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{ctl\+\_\+wlat}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{preset\+\_\+cal\+\_\+setup}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ac0c91076eee45ad97cd7889f945dd459}


Definition at line {\bf 14318} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!set\+\_\+inc\+\_\+dec@{set\+\_\+inc\+\_\+dec}}
\index{set\+\_\+inc\+\_\+dec@{set\+\_\+inc\+\_\+dec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{set\+\_\+inc\+\_\+decoffset,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} set\+\_\+inc\+\_\+dec(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{offset}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ab9156459826537ed70791ce795a04a36}


Definition at line {\bf 13819} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!admin@{admin}}
\index{admin@{admin}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{admin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf admin} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_af6fdffe48c908deb0f4c3bd36c032e72}


Definition at line {\bf 13122} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!admin\+\_\+ac@{admin\+\_\+ac}}
\index{admin\+\_\+ac@{admin\+\_\+ac}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{admin\+\_\+ac}]{\setlength{\rightskip}{0pt plus 5cm}{\bf admin\+\_\+ac} {\bfseries \textcolor{vhdlchar}{t\+\_\+addr\+\_\+cmd\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ac0b145491f025ce9bc2a1ea9eac28b4d}


Definition at line {\bf 12957} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!admin\+\_\+ctrl@{admin\+\_\+ctrl}}
\index{admin\+\_\+ctrl@{admin\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{admin\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf admin\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+stat}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_af66adefd325f4c6dd0316ec1628c2e3d}


Definition at line {\bf 12937} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!admin\+\_\+regs\+\_\+status\+\_\+rec@{admin\+\_\+regs\+\_\+status\+\_\+rec}}
\index{admin\+\_\+regs\+\_\+status\+\_\+rec@{admin\+\_\+regs\+\_\+status\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{admin\+\_\+regs\+\_\+status\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf admin\+\_\+regs\+\_\+status\+\_\+rec} {\bfseries \textcolor{vhdlchar}{t\+\_\+admin\+\_\+stat}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a001c206c5822a5071ff09281ac417317}


Definition at line {\bf 12908} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!altera\+\_\+attribute@{altera\+\_\+attribute}}
\index{altera\+\_\+attribute@{altera\+\_\+attribute}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{altera\+\_\+attribute}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+attribute} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a76c3e6d5779d9c83dde7b93baf8e04e3}


Definition at line {\bf 12892} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!altera\+\_\+attribute@{altera\+\_\+attribute}}
\index{altera\+\_\+attribute@{altera\+\_\+attribute}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{altera\+\_\+attribute}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+attribute} {\bfseries \textcolor{vhdlchar}{struct}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} -\/name M\+E\+S\+S\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E 18010 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a5ef5486c8d2a9256d98c0a88225c0e5d}


Definition at line {\bf 12893} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+capabilities@{c\+\_\+capabilities}}
\index{c\+\_\+capabilities@{c\+\_\+capabilities}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+capabilities}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+capabilities} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+capabilities\+\_\+override}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a65c448e37d6622ea80aedeb2720eb3a5}


Definition at line {\bf 13023} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+capabilities\+\_\+override@{c\+\_\+capabilities\+\_\+override}}
\index{c\+\_\+capabilities\+\_\+override@{c\+\_\+capabilities\+\_\+override}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+capabilities\+\_\+override}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+capabilities\+\_\+override} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{capabilities\+\_\+override}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a1e580de0b5e5766e2c18266cef4b7da0}


Definition at line {\bf 13022} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+dly\+\_\+poa\+\_\+set@{c\+\_\+dly\+\_\+poa\+\_\+set}}
\index{c\+\_\+dly\+\_\+poa\+\_\+set@{c\+\_\+dly\+\_\+poa\+\_\+set}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+dly\+\_\+poa\+\_\+set}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+dly\+\_\+poa\+\_\+set} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aeae54d429132a90b0be695f4aabf0a2d}


Definition at line {\bf 13814} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+dly\+\_\+rdv\+\_\+set@{c\+\_\+dly\+\_\+rdv\+\_\+set}}
\index{c\+\_\+dly\+\_\+rdv\+\_\+set@{c\+\_\+dly\+\_\+rdv\+\_\+set}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+dly\+\_\+rdv\+\_\+set}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+dly\+\_\+rdv\+\_\+set} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a1b7c40110b61edfa3321c7fa245e47d3}


Definition at line {\bf 13807} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+hl\+\_\+stage\+\_\+enable@{c\+\_\+hl\+\_\+stage\+\_\+enable}}
\index{c\+\_\+hl\+\_\+stage\+\_\+enable@{c\+\_\+hl\+\_\+stage\+\_\+enable}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+hl\+\_\+stage\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+stage\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a85441269ded191805db698acc9a282eb}


Definition at line {\bf 13326} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+int\+\_\+iram\+\_\+awidth@{c\+\_\+int\+\_\+iram\+\_\+awidth}}
\index{c\+\_\+int\+\_\+iram\+\_\+awidth@{c\+\_\+int\+\_\+iram\+\_\+awidth}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+int\+\_\+iram\+\_\+awidth}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+int\+\_\+iram\+\_\+awidth} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+iram\+\_\+addresses}} \textcolor{vhdlchar}{.}\textcolor{vhdlchar}{required\+\_\+addr\+\_\+bits}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a6e571fb9d5608bfa8f4596a72dc92ebf}


Definition at line {\bf 13038} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+iram\+\_\+addresses@{c\+\_\+iram\+\_\+addresses}}
\index{c\+\_\+iram\+\_\+addresses@{c\+\_\+iram\+\_\+addresses}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+iram\+\_\+addresses}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+iram\+\_\+addresses} {\bfseries \textcolor{vhdlchar}{t\+\_\+base\+\_\+hdr\+\_\+addresses}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{calc\+\_\+iram\+\_\+addresses}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a1c9927ad4356677846d3e6aa3a84abff}


Definition at line {\bf 13037} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+mem\+\_\+clk\+\_\+disable\+\_\+pipe\+\_\+len@{c\+\_\+mem\+\_\+clk\+\_\+disable\+\_\+pipe\+\_\+len}}
\index{c\+\_\+mem\+\_\+clk\+\_\+disable\+\_\+pipe\+\_\+len@{c\+\_\+mem\+\_\+clk\+\_\+disable\+\_\+pipe\+\_\+len}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+mem\+\_\+clk\+\_\+disable\+\_\+pipe\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+mem\+\_\+clk\+\_\+disable\+\_\+pipe\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a2820c76b88e58e0b54a066415e39f268}


Definition at line {\bf 13677} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+bank@{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+bank}}
\index{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+bank@{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+bank}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+bank}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+bank} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ad1509264dfd135dd038cff3b25c6ec62}


Definition at line {\bf 13045} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+col@{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+col}}
\index{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+col@{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+col}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+col}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+col} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ab1740d845c7338c938a8fbb26d9793f5}


Definition at line {\bf 13046} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+row@{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+row}}
\index{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+row@{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+row}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+row}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+mem\+\_\+if\+\_\+cal\+\_\+base\+\_\+row} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a269278f39226812e076dea7d98f6aeee}


Definition at line {\bf 13047} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+non\+\_\+op\+\_\+eval\+\_\+md@{c\+\_\+non\+\_\+op\+\_\+eval\+\_\+md}}
\index{c\+\_\+non\+\_\+op\+\_\+eval\+\_\+md@{c\+\_\+non\+\_\+op\+\_\+eval\+\_\+md}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+non\+\_\+op\+\_\+eval\+\_\+md}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+non\+\_\+op\+\_\+eval\+\_\+md} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+I\+N\+\_\+\+F\+I\+N\+D\+E\+R \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a755cb0dff8b736c7559ab1a534caeb81}


Definition at line {\bf 13048} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+odt\+\_\+settings@{c\+\_\+odt\+\_\+settings}}
\index{c\+\_\+odt\+\_\+settings@{c\+\_\+odt\+\_\+settings}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+odt\+\_\+settings}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+odt\+\_\+settings} {\bfseries \textcolor{vhdlchar}{t\+\_\+odt\+\_\+array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+odt\+\_\+values}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+R\+A\+N\+K\+S\+\_\+\+P\+E\+R\+\_\+\+S\+L\+OT}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a22a3c6ca781ace3f46f2369bbf1d16ee}


Definition at line {\bf 13030} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+1st\+\_\+sl\+\_\+vector@{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+1st\+\_\+sl\+\_\+vector}}
\index{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+1st\+\_\+sl\+\_\+vector@{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+1st\+\_\+sl\+\_\+vector}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+1st\+\_\+sl\+\_\+vector}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+1st\+\_\+sl\+\_\+vector} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+1\+ST}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a465f7ae5610e7bcaab692aed9cac7bc4}


Definition at line {\bf 13005} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+2nd\+\_\+sl\+\_\+vector@{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+2nd\+\_\+sl\+\_\+vector}}
\index{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+2nd\+\_\+sl\+\_\+vector@{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+2nd\+\_\+sl\+\_\+vector}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+2nd\+\_\+sl\+\_\+vector}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+2nd\+\_\+sl\+\_\+vector} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+2\+ND}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aa065792acb6a577c5dc7c31246edf92d}


Definition at line {\bf 13006} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+3rd\+\_\+sl\+\_\+vector@{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+3rd\+\_\+sl\+\_\+vector}}
\index{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+3rd\+\_\+sl\+\_\+vector@{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+3rd\+\_\+sl\+\_\+vector}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+3rd\+\_\+sl\+\_\+vector}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+3rd\+\_\+sl\+\_\+vector} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+3\+RD}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aa498476ea7b4b3d1b8a98b8cde606cbd}


Definition at line {\bf 13007} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+4th\+\_\+sl\+\_\+vector@{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+4th\+\_\+sl\+\_\+vector}}
\index{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+4th\+\_\+sl\+\_\+vector@{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+4th\+\_\+sl\+\_\+vector}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+4th\+\_\+sl\+\_\+vector}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+4th\+\_\+sl\+\_\+vector} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+H\+Y\+\_\+\+D\+E\+F\+\_\+\+M\+R\+\_\+4\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a79d1489f0d0eff266fa184b17416685b}


Definition at line {\bf 13008} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+pll\+\_\+360\+\_\+sweeps@{c\+\_\+pll\+\_\+360\+\_\+sweeps}}
\index{c\+\_\+pll\+\_\+360\+\_\+sweeps@{c\+\_\+pll\+\_\+360\+\_\+sweeps}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+pll\+\_\+360\+\_\+sweeps}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+pll\+\_\+360\+\_\+sweeps} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rrp\+\_\+pll\+\_\+phase\+\_\+mult}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+EN}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ad2bcfb29c50a1014462252cc6093fa53}


Definition at line {\bf 13326} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+preset\+\_\+cal\+\_\+setup@{c\+\_\+preset\+\_\+cal\+\_\+setup}}
\index{c\+\_\+preset\+\_\+cal\+\_\+setup@{c\+\_\+preset\+\_\+cal\+\_\+setup}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+preset\+\_\+cal\+\_\+setup}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+preset\+\_\+cal\+\_\+setup} {\bfseries \textcolor{vhdlchar}{t\+\_\+preset\+\_\+cal}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{setup\+\_\+instant\+\_\+on}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf S\+I\+M\+\_\+\+T\+I\+M\+E\+\_\+\+R\+E\+D\+U\+C\+T\+I\+O\+NS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf F\+A\+M\+I\+L\+Y\+G\+R\+O\+U\+P\+\_\+\+ID}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+1st\+\_\+sl\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+2nd\+\_\+sl\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+phy\+\_\+def\+\_\+mr\+\_\+3rd\+\_\+sl\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a99ac67f386b84d481e6036d7905e6ede}


Definition at line {\bf 13040} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+preset\+\_\+codvw\+\_\+phase@{c\+\_\+preset\+\_\+codvw\+\_\+phase}}
\index{c\+\_\+preset\+\_\+codvw\+\_\+phase@{c\+\_\+preset\+\_\+codvw\+\_\+phase}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+preset\+\_\+codvw\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+preset\+\_\+codvw\+\_\+phase} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+preset\+\_\+cal\+\_\+setup}} \textcolor{vhdlchar}{.}\textcolor{vhdlchar}{codvw\+\_\+phase}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a50414684df21661d63d730b21c695dfe}


Definition at line {\bf 13041} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+preset\+\_\+codvw\+\_\+size@{c\+\_\+preset\+\_\+codvw\+\_\+size}}
\index{c\+\_\+preset\+\_\+codvw\+\_\+size@{c\+\_\+preset\+\_\+codvw\+\_\+size}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+preset\+\_\+codvw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+preset\+\_\+codvw\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+preset\+\_\+cal\+\_\+setup}} \textcolor{vhdlchar}{.}\textcolor{vhdlchar}{codvw\+\_\+size}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aeca9c18e5a27676611a7a595731c39ae}


Definition at line {\bf 13042} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config@{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config}}
\index{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config@{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config} {\bfseries \textcolor{vhdlchar}{t\+\_\+addr\+\_\+cmd\+\_\+config\+\_\+rec}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+config\+\_\+rec}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a87e441041cc5383db33bb3ee070d0267}


Definition at line {\bf 13026} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable@{c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable}}
\index{c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable@{c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+capabilities\+\_\+override}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a8f52c8a6bca818f1d482d7f5bbe17e62}


Definition at line {\bf 13326} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+static\+\_\+poa\+\_\+offset@{c\+\_\+static\+\_\+poa\+\_\+offset}}
\index{c\+\_\+static\+\_\+poa\+\_\+offset@{c\+\_\+static\+\_\+poa\+\_\+offset}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+static\+\_\+poa\+\_\+offset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+static\+\_\+poa\+\_\+offset} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+preset\+\_\+cal\+\_\+setup}} \textcolor{vhdlchar}{.}\textcolor{vhdlchar}{poa\+\_\+lat}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a3726a9a05340be7574958c16a5867663}


Definition at line {\bf 13812} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+static\+\_\+rdv\+\_\+offset@{c\+\_\+static\+\_\+rdv\+\_\+offset}}
\index{c\+\_\+static\+\_\+rdv\+\_\+offset@{c\+\_\+static\+\_\+rdv\+\_\+offset}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+static\+\_\+rdv\+\_\+offset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+static\+\_\+rdv\+\_\+offset} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+preset\+\_\+cal\+\_\+setup}} \textcolor{vhdlchar}{.}\textcolor{vhdlchar}{rdv\+\_\+lat}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_af0226e114b14bbc383a124f307c34a07}


Definition at line {\bf 13805} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!c\+\_\+tracking\+\_\+interval\+\_\+in\+\_\+ms@{c\+\_\+tracking\+\_\+interval\+\_\+in\+\_\+ms}}
\index{c\+\_\+tracking\+\_\+interval\+\_\+in\+\_\+ms@{c\+\_\+tracking\+\_\+interval\+\_\+in\+\_\+ms}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{c\+\_\+tracking\+\_\+interval\+\_\+in\+\_\+ms}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+tracking\+\_\+interval\+\_\+in\+\_\+ms} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{128} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a64b0c35ec868452be22b04786120498b}


Definition at line {\bf 13044} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!command\+\_\+req\+\_\+r@{command\+\_\+req\+\_\+r}}
\index{command\+\_\+req\+\_\+r@{command\+\_\+req\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{command\+\_\+req\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command\+\_\+req\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ab0e893e64203fb3dc50bc78adf8694c4}


Definition at line {\bf 13319} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctl\+\_\+cal\+\_\+byte\+\_\+lanes\+\_\+r@{ctl\+\_\+cal\+\_\+byte\+\_\+lanes\+\_\+r}}
\index{ctl\+\_\+cal\+\_\+byte\+\_\+lanes\+\_\+r@{ctl\+\_\+cal\+\_\+byte\+\_\+lanes\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctl\+\_\+cal\+\_\+byte\+\_\+lanes\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a4b56805cdd63f8f5730796312db0708b}


Definition at line {\bf 12996} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctl\+\_\+init\+\_\+fail\+\_\+int@{ctl\+\_\+init\+\_\+fail\+\_\+int}}
\index{ctl\+\_\+init\+\_\+fail\+\_\+int@{ctl\+\_\+init\+\_\+fail\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctl\+\_\+init\+\_\+fail\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+init\+\_\+fail\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_afc4023ba295b406845f4752c25395f5f}


Definition at line {\bf 12928} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctl\+\_\+init\+\_\+success\+\_\+int@{ctl\+\_\+init\+\_\+success\+\_\+int}}
\index{ctl\+\_\+init\+\_\+success\+\_\+int@{ctl\+\_\+init\+\_\+success\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctl\+\_\+init\+\_\+success\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+init\+\_\+success\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a498575247a6f7f2dd1159927752a8f1f}


Definition at line {\bf 12927} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctrl@{ctrl}}
\index{ctrl@{ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a2ccd086d97741fd5669700e420bed231}


Definition at line {\bf 13508} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctrl\+\_\+active\+\_\+block@{ctrl\+\_\+active\+\_\+block}}
\index{ctrl\+\_\+active\+\_\+block@{ctrl\+\_\+active\+\_\+block}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctrl\+\_\+active\+\_\+block}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+active\+\_\+block} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+active\+\_\+block}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a922dcbafd7c933d77ca48b6363e2fe7a}


Definition at line {\bf 12921} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctrl\+\_\+broadcast@{ctrl\+\_\+broadcast}}
\index{ctrl\+\_\+broadcast@{ctrl\+\_\+broadcast}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctrl\+\_\+broadcast}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+broadcast} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+command}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aad6a1bbf5f29102f637b0dc721c5c2cd}


Definition at line {\bf 12934} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctrl\+\_\+broadcast\+\_\+r@{ctrl\+\_\+broadcast\+\_\+r}}
\index{ctrl\+\_\+broadcast\+\_\+r@{ctrl\+\_\+broadcast\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctrl\+\_\+broadcast\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+broadcast\+\_\+r} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+command}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a6c42ac86fc5c1b1947857f2d177b298d}


Definition at line {\bf 13319} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctrl\+\_\+idib\+\_\+top@{ctrl\+\_\+idib\+\_\+top}}
\index{ctrl\+\_\+idib\+\_\+top@{ctrl\+\_\+idib\+\_\+top}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctrl\+\_\+idib\+\_\+top}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+idib\+\_\+top} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a94a34bf0e9231f77e6a2627f43d7426e}


Definition at line {\bf 12920} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctrl\+\_\+iram\+\_\+ihi\+\_\+write@{ctrl\+\_\+iram\+\_\+ihi\+\_\+write}}
\index{ctrl\+\_\+iram\+\_\+ihi\+\_\+write@{ctrl\+\_\+iram\+\_\+ihi\+\_\+write}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctrl\+\_\+iram\+\_\+ihi\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+iram\+\_\+ihi\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aaf7161813eba096a71ad2f54f817fac5}


Definition at line {\bf 12924} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctrl\+\_\+iram\+\_\+push@{ctrl\+\_\+iram\+\_\+push}}
\index{ctrl\+\_\+iram\+\_\+push@{ctrl\+\_\+iram\+\_\+push}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctrl\+\_\+iram\+\_\+push}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+iram\+\_\+push} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+iram}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a5ed4da5bd1fd3809567576494ad84885}


Definition at line {\bf 12922} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ctrl\+\_\+mmi@{ctrl\+\_\+mmi}}
\index{ctrl\+\_\+mmi@{ctrl\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ctrl\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+mmi} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+mmi}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a84df7809bab43f24c15665e4ebc03e56}


Definition at line {\bf 12943} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a93282343527308e0dcae9b35be6496bc}


Definition at line {\bf 12872} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_af88079be1180d6d2fa49367a5feefbdc}


Definition at line {\bf 12877} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a6b61d934120b978b19fe9817c378c8c0}


Definition at line {\bf 12862} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+ctrl}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a2d43e580f88bf706eba3ca1f04f3229b}


Definition at line {\bf 12887} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a754a4f9e4fd09bc4381acda7e8793883}


Definition at line {\bf 12883} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a95df7198908cc368a144385bb9e2437e}


Definition at line {\bf 12885} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ae0db88154f834be8869de6318283a40d}


Definition at line {\bf 12881} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ada53bf8456259ae0ddcc07cb611c74ca}


Definition at line {\bf 12867} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a2c5ee6e3084dc416d0f221fd8cef8602}


Definition at line {\bf 12879} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a42d4f6d3b4e947a273d7b976b40149bc}


Definition at line {\bf 12851} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a9c8ace0574c2dc390129a446bbc2b615}


Definition at line {\bf 12856} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+ST@{D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+ST}}
\index{D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+ST@{D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+ST}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+ST}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+N\+ST} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a5e699297c5d8b99975c1181972221da4}


Definition at line {\bf 13555} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+E\+X\+T\+E\+ND@{D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+E\+X\+T\+E\+ND}}
\index{D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+E\+X\+T\+E\+ND@{D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+E\+X\+T\+E\+ND}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+E\+X\+T\+E\+ND}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+E\+F\+A\+U\+L\+T\+\_\+\+O\+C\+T\+\_\+\+E\+X\+T\+E\+ND} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a7f216115aac1919d3d56a99968d433e5}


Definition at line {\bf 13556} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgb\+\_\+ac\+\_\+access\+\_\+gnt@{dgb\+\_\+ac\+\_\+access\+\_\+gnt}}
\index{dgb\+\_\+ac\+\_\+access\+\_\+gnt@{dgb\+\_\+ac\+\_\+access\+\_\+gnt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgb\+\_\+ac\+\_\+access\+\_\+gnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgb\+\_\+ac\+\_\+access\+\_\+gnt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a6446f92d143ac62f619bf3b67448dc93}


Definition at line {\bf 12950} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgb\+\_\+ac\+\_\+access\+\_\+gnt\+\_\+r@{dgb\+\_\+ac\+\_\+access\+\_\+gnt\+\_\+r}}
\index{dgb\+\_\+ac\+\_\+access\+\_\+gnt\+\_\+r@{dgb\+\_\+ac\+\_\+access\+\_\+gnt\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgb\+\_\+ac\+\_\+access\+\_\+gnt\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgb\+\_\+ac\+\_\+access\+\_\+gnt\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a41e0f7a3c1588d2c7db4e88e306d2d61}


Definition at line {\bf 12951} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgb\+\_\+ac\+\_\+access\+\_\+req@{dgb\+\_\+ac\+\_\+access\+\_\+req}}
\index{dgb\+\_\+ac\+\_\+access\+\_\+req@{dgb\+\_\+ac\+\_\+access\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgb\+\_\+ac\+\_\+access\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgb\+\_\+ac\+\_\+access\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a2fcb4741c990ef3ab8e6f4330b98911e}


Definition at line {\bf 12952} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb@{dgrb}}
\index{dgrb@{dgrb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a40892b5be29276406ca749669197172b}


Definition at line {\bf 13434} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+ac@{dgrb\+\_\+ac}}
\index{dgrb\+\_\+ac@{dgrb\+\_\+ac}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+ac}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ac} {\bfseries \textcolor{vhdlchar}{t\+\_\+addr\+\_\+cmd\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aee93b86113c213665257f38d71bc4191}


Definition at line {\bf 12959} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+ac\+\_\+access\+\_\+req@{dgrb\+\_\+ac\+\_\+access\+\_\+req}}
\index{dgrb\+\_\+ac\+\_\+access\+\_\+req@{dgrb\+\_\+ac\+\_\+access\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+ac\+\_\+access\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ac\+\_\+access\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a4b384f57520989913eb370f72b5140a2}


Definition at line {\bf 12954} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+ctrl@{dgrb\+\_\+ctrl}}
\index{dgrb\+\_\+ctrl@{dgrb\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+stat}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a1b96b3f609afd671397b7d24b3ecffcd}


Definition at line {\bf 12939} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good@{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}}
\index{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good@{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+ctrl\+\_\+ac\+\_\+nt\+\_\+good} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a76d23999345fba0d144e9bc924e3681a}


Definition at line {\bf 12993} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+iram@{dgrb\+\_\+iram}}
\index{dgrb\+\_\+iram@{dgrb\+\_\+iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+iram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+iram} {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+push}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_adcbe68ca6be714c6218b7892b7297228}


Definition at line {\bf 12917} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+mmi@{dgrb\+\_\+mmi}}
\index{dgrb\+\_\+mmi@{dgrb\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+mmi} {\bfseries \textcolor{vhdlchar}{t\+\_\+dgrb\+\_\+mmi}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a6bfe25ed98c970bbdea5e80f9fae4793}


Definition at line {\bf 12904} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+phs\+\_\+shft\+\_\+busy@{dgrb\+\_\+phs\+\_\+shft\+\_\+busy}}
\index{dgrb\+\_\+phs\+\_\+shft\+\_\+busy@{dgrb\+\_\+phs\+\_\+shft\+\_\+busy}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+phs\+\_\+shft\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+phs\+\_\+shft\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_adfc0fe13c10bcdec4f36ccafb228c853}


Definition at line {\bf 12983} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{dgrb\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}}
\index{dgrb\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{dgrb\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_af55bf2f03d1e77d0c9db39d063e7def2}


Definition at line {\bf 12980} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+pll\+\_\+select@{dgrb\+\_\+pll\+\_\+select}}
\index{dgrb\+\_\+pll\+\_\+select@{dgrb\+\_\+pll\+\_\+select}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+pll\+\_\+select}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+pll\+\_\+select} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a1307540fa7234ee6bc638e0376c3a34d}


Definition at line {\bf 12982} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+pll\+\_\+start\+\_\+reconfig@{dgrb\+\_\+pll\+\_\+start\+\_\+reconfig}}
\index{dgrb\+\_\+pll\+\_\+start\+\_\+reconfig@{dgrb\+\_\+pll\+\_\+start\+\_\+reconfig}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+pll\+\_\+start\+\_\+reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+pll\+\_\+start\+\_\+reconfig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a809b4b6ae28f558493967009639aaba9}


Definition at line {\bf 12981} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgrb\+\_\+wdp\+\_\+override@{dgrb\+\_\+wdp\+\_\+override}}
\index{dgrb\+\_\+wdp\+\_\+override@{dgrb\+\_\+wdp\+\_\+override}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgrb\+\_\+wdp\+\_\+override}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+wdp\+\_\+override} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ab867a80b3f27854e228c8fddfc3a2c9d}


Definition at line {\bf 12947} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgwb@{dgwb}}
\index{dgwb@{dgwb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgwb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgwb}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a7677746daa4bd48f257959d277501cb1}


Definition at line {\bf 13472} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgwb\+\_\+ac@{dgwb\+\_\+ac}}
\index{dgwb\+\_\+ac@{dgwb\+\_\+ac}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgwb\+\_\+ac}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+ac} {\bfseries \textcolor{vhdlchar}{t\+\_\+addr\+\_\+cmd\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a130291a1c8ee087f68cd56693c90c58f}


Definition at line {\bf 12958} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgwb\+\_\+ac\+\_\+access\+\_\+req@{dgwb\+\_\+ac\+\_\+access\+\_\+req}}
\index{dgwb\+\_\+ac\+\_\+access\+\_\+req@{dgwb\+\_\+ac\+\_\+access\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgwb\+\_\+ac\+\_\+access\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+ac\+\_\+access\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ac5f82b3a3fdb52c564405a53494e6a63}


Definition at line {\bf 12953} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgwb\+\_\+ctrl@{dgwb\+\_\+ctrl}}
\index{dgwb\+\_\+ctrl@{dgwb\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgwb\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+stat}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_addddfdc45a90d7ec49cda0d53fc583af}


Definition at line {\bf 12938} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgwb\+\_\+iram@{dgwb\+\_\+iram}}
\index{dgwb\+\_\+iram@{dgwb\+\_\+iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgwb\+\_\+iram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+iram} {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+push}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ab478952f51ce5928fcf122b93efdd878}


Definition at line {\bf 12998} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dgwb\+\_\+wdp\+\_\+override@{dgwb\+\_\+wdp\+\_\+override}}
\index{dgwb\+\_\+wdp\+\_\+override@{dgwb\+\_\+wdp\+\_\+override}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dgwb\+\_\+wdp\+\_\+override}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgwb\+\_\+wdp\+\_\+override} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a9cb0a84558b7dcad0a08a873f7c9ab31}


Definition at line {\bf 12946} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dly\+\_\+poa\+\_\+inc\+\_\+dec@{dly\+\_\+poa\+\_\+inc\+\_\+dec}}
\index{dly\+\_\+poa\+\_\+inc\+\_\+dec@{dly\+\_\+poa\+\_\+inc\+\_\+dec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dly\+\_\+poa\+\_\+inc\+\_\+dec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dly\+\_\+poa\+\_\+inc\+\_\+dec} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a99d47b866e03385fe00a7ab28b311ef7}


Definition at line {\bf 13815} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!dly\+\_\+rdv\+\_\+inc\+\_\+dec@{dly\+\_\+rdv\+\_\+inc\+\_\+dec}}
\index{dly\+\_\+rdv\+\_\+inc\+\_\+dec@{dly\+\_\+rdv\+\_\+inc\+\_\+dec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{dly\+\_\+rdv\+\_\+inc\+\_\+dec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dly\+\_\+rdv\+\_\+inc\+\_\+dec} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aadfd661e1ffeeb2403e49f1760b63a88}


Definition at line {\bf 13808} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!enable\+\_\+odt@{enable\+\_\+odt}}
\index{enable\+\_\+odt@{enable\+\_\+odt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{enable\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf enable\+\_\+odt} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a72366683211d0a821413fa3d2e50f5d4}


Definition at line {\bf 12911} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!int\+\_\+ac\+\_\+nt@{int\+\_\+ac\+\_\+nt}}
\index{int\+\_\+ac\+\_\+nt@{int\+\_\+ac\+\_\+nt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{int\+\_\+ac\+\_\+nt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+ac\+\_\+nt} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_acc43e072df8b39d2d5da21878b5fcc83}


Definition at line {\bf 12992} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!iram@{iram}}
\index{iram@{iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{iram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_adc68699573270f3ea5ef1f99484c8db3}


Definition at line {\bf 13319} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!iram\+\_\+push\+\_\+done@{iram\+\_\+push\+\_\+done}}
\index{iram\+\_\+push\+\_\+done@{iram\+\_\+push\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{iram\+\_\+push\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+push\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a231d28ff7490cb2f115f9a3d0b7ffa29}


Definition at line {\bf 12923} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!iram\+\_\+status@{iram\+\_\+status}}
\index{iram\+\_\+status@{iram\+\_\+status}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{iram\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+status} {\bfseries \textcolor{vhdlchar}{t\+\_\+iram\+\_\+stat}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a3b79789c70aabc07c2e918df6c2865d6}


Definition at line {\bf 12914} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mem\+\_\+clk\+\_\+disable@{mem\+\_\+clk\+\_\+disable}}
\index{mem\+\_\+clk\+\_\+disable@{mem\+\_\+clk\+\_\+disable}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mem\+\_\+clk\+\_\+disable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk\+\_\+disable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+mem\+\_\+clk\+\_\+disable\+\_\+pipe\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ad6eaeeda02241df49894921ce8521f34}


Definition at line {\bf 13681} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi@{mmi}}
\index{mmi@{mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ae2654f23608fef3ec6506762d7d257dd}


Definition at line {\bf 13319} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi\+\_\+ctrl@{mmi\+\_\+ctrl}}
\index{mmi\+\_\+ctrl@{mmi\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+ctrl}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ae938560a2d310e1845e66089ffe6d098}


Definition at line {\bf 12942} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi\+\_\+iram@{mmi\+\_\+iram}}
\index{mmi\+\_\+iram@{mmi\+\_\+iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi\+\_\+iram}]{\setlength{\rightskip}{0pt plus 5cm}t\+\_\+iram\+\_\+ctrl   mmi\+\_\+iram}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aac1e469bbd28de7d22918b2dc833560c}


Definition at line {\bf 13319} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi\+\_\+iram\+\_\+enable\+\_\+writes@{mmi\+\_\+iram\+\_\+enable\+\_\+writes}}
\index{mmi\+\_\+iram\+\_\+enable\+\_\+writes@{mmi\+\_\+iram\+\_\+enable\+\_\+writes}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi\+\_\+iram\+\_\+enable\+\_\+writes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+iram\+\_\+enable\+\_\+writes} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a1313e12a5f5d0362bb5c2757738e8d58}


Definition at line {\bf 13319} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi\+\_\+pll@{mmi\+\_\+pll}}
\index{mmi\+\_\+pll@{mmi\+\_\+pll}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi\+\_\+pll}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+pll} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+pll\+\_\+reconfig}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ad1ff9d7ea101a2162ee86e8afbc33265}


Definition at line {\bf 12988} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi\+\_\+pll\+\_\+active@{mmi\+\_\+pll\+\_\+active}}
\index{mmi\+\_\+pll\+\_\+active@{mmi\+\_\+pll\+\_\+active}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi\+\_\+pll\+\_\+active}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+pll\+\_\+active} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a4dbee6764e6b0a9655543425add19153}


Definition at line {\bf 14093} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{mmi\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}}
\index{mmi\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{mmi\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a81720748bc81a6e80eff322bda60f2f0}


Definition at line {\bf 12984} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi\+\_\+pll\+\_\+select@{mmi\+\_\+pll\+\_\+select}}
\index{mmi\+\_\+pll\+\_\+select@{mmi\+\_\+pll\+\_\+select}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi\+\_\+pll\+\_\+select}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+pll\+\_\+select} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a77fb66130b2ded393161fdf477ed01c3}


Definition at line {\bf 12986} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi\+\_\+pll\+\_\+start\+\_\+reconfig@{mmi\+\_\+pll\+\_\+start\+\_\+reconfig}}
\index{mmi\+\_\+pll\+\_\+start\+\_\+reconfig@{mmi\+\_\+pll\+\_\+start\+\_\+reconfig}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi\+\_\+pll\+\_\+start\+\_\+reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+pll\+\_\+start\+\_\+reconfig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a1d23ab84a38b2eec0e6ee903574446f6}


Definition at line {\bf 12985} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi\+\_\+regs@{mmi\+\_\+regs}}
\index{mmi\+\_\+regs@{mmi\+\_\+regs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi\+\_\+regs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+regs} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{defaults}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ad9008bbf2ec7e7ed5a4f91acd822061f}


Definition at line {\bf 13372} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!mmi\+\_\+setup@{mmi\+\_\+setup}}
\index{mmi\+\_\+setup@{mmi\+\_\+setup}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{mmi\+\_\+setup}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+setup} {\bfseries \textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+cmd\+\_\+id}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a6e0f8286dd1f2b21b7a49f0ca78fe723}


Definition at line {\bf 12997} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!parameterisation\+\_\+rec@{parameterisation\+\_\+rec}}
\index{parameterisation\+\_\+rec@{parameterisation\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{parameterisation\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf parameterisation\+\_\+rec} {\bfseries \textcolor{vhdlchar}{t\+\_\+algm\+\_\+paramaterisation}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_add62d550192bfcb1489a78ce590604d7}


Definition at line {\bf 12975} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!phs\+\_\+shft\+\_\+busy\+\_\+1r@{phs\+\_\+shft\+\_\+busy\+\_\+1r}}
\index{phs\+\_\+shft\+\_\+busy\+\_\+1r@{phs\+\_\+shft\+\_\+busy\+\_\+1r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{phs\+\_\+shft\+\_\+busy\+\_\+1r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phs\+\_\+shft\+\_\+busy\+\_\+1r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a64e3c5dd4390ccb499114c8eb7cdb188}


Definition at line {\bf 14089} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!pll\+\_\+mmi@{pll\+\_\+mmi}}
\index{pll\+\_\+mmi@{pll\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{pll\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+mmi} {\bfseries \textcolor{vhdlchar}{t\+\_\+pll\+\_\+mmi}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a071f1a8322c91ef5ed2cdbfd8c7fec36}


Definition at line {\bf 12987} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!pll\+\_\+set\+\_\+delay@{pll\+\_\+set\+\_\+delay}}
\index{pll\+\_\+set\+\_\+delay@{pll\+\_\+set\+\_\+delay}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{pll\+\_\+set\+\_\+delay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+set\+\_\+delay} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{100} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ae5c36ad0f89ddcd85f399c202b4f1671}


Definition at line {\bf 14090} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!poa\+\_\+adjustments@{poa\+\_\+adjustments}}
\index{poa\+\_\+adjustments@{poa\+\_\+adjustments}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{poa\+\_\+adjustments}]{\setlength{\rightskip}{0pt plus 5cm}{\bf poa\+\_\+adjustments} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a7b61b5a852d825f3e5e452d87aed3c9c}


Definition at line {\bf 13001} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!poa\+\_\+set\+\_\+delay@{poa\+\_\+set\+\_\+delay}}
\index{poa\+\_\+set\+\_\+delay@{poa\+\_\+set\+\_\+delay}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{poa\+\_\+set\+\_\+delay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf poa\+\_\+set\+\_\+delay} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+dly\+\_\+poa\+\_\+set}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_acf994ff361198d8c8ec4fc8327b44ca9}


Definition at line {\bf 13816} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!rdv\+\_\+adjustments@{rdv\+\_\+adjustments}}
\index{rdv\+\_\+adjustments@{rdv\+\_\+adjustments}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{rdv\+\_\+adjustments}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdv\+\_\+adjustments} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a89e25b6f3cde12f86ef461c4e979b52f}


Definition at line {\bf 13002} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!rdv\+\_\+set\+\_\+delay@{rdv\+\_\+set\+\_\+delay}}
\index{rdv\+\_\+set\+\_\+delay@{rdv\+\_\+set\+\_\+delay}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{rdv\+\_\+set\+\_\+delay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdv\+\_\+set\+\_\+delay} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+dly\+\_\+rdv\+\_\+set}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a28b06ee817b61913af51eacf7fd24a1d}


Definition at line {\bf 13809} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!regs\+\_\+admin\+\_\+ctrl\+\_\+rec@{regs\+\_\+admin\+\_\+ctrl\+\_\+rec}}
\index{regs\+\_\+admin\+\_\+ctrl\+\_\+rec@{regs\+\_\+admin\+\_\+ctrl\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{regs\+\_\+admin\+\_\+ctrl\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec} {\bfseries \textcolor{vhdlchar}{t\+\_\+admin\+\_\+ctrl}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_afb69e492c9e71af013bb78192ffb49e7}


Definition at line {\bf 12907} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!rrp\+\_\+mem\+\_\+loc@{rrp\+\_\+mem\+\_\+loc}}
\index{rrp\+\_\+mem\+\_\+loc@{rrp\+\_\+mem\+\_\+loc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{rrp\+\_\+mem\+\_\+loc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rrp\+\_\+mem\+\_\+loc} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+int\+\_\+iram\+\_\+awidth}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a8c48cdd5a3d4f8acbd52fe0a7ea70b4d}


Definition at line {\bf 13319} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!rsu\+\_\+codvw\+\_\+phase@{rsu\+\_\+codvw\+\_\+phase}}
\index{rsu\+\_\+codvw\+\_\+phase@{rsu\+\_\+codvw\+\_\+phase}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{rsu\+\_\+codvw\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rsu\+\_\+codvw\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aa8013290a7c7fd98c2b00a32acd2f933}


Definition at line {\bf 12899} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!rsu\+\_\+codvw\+\_\+size@{rsu\+\_\+codvw\+\_\+size}}
\index{rsu\+\_\+codvw\+\_\+size@{rsu\+\_\+codvw\+\_\+size}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{rsu\+\_\+codvw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rsu\+\_\+codvw\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ab65bb03a3f9848c7d93740a8afcc755e}


Definition at line {\bf 12900} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!rsu\+\_\+grt\+\_\+one\+\_\+dvw\+\_\+err@{rsu\+\_\+grt\+\_\+one\+\_\+dvw\+\_\+err}}
\index{rsu\+\_\+grt\+\_\+one\+\_\+dvw\+\_\+err@{rsu\+\_\+grt\+\_\+one\+\_\+dvw\+\_\+err}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{rsu\+\_\+grt\+\_\+one\+\_\+dvw\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rsu\+\_\+grt\+\_\+one\+\_\+dvw\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a4c307cbaf800604f105a1b6b38a59c9e}


Definition at line {\bf 12897} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!rsu\+\_\+multiple\+\_\+valid\+\_\+latencies\+\_\+err@{rsu\+\_\+multiple\+\_\+valid\+\_\+latencies\+\_\+err}}
\index{rsu\+\_\+multiple\+\_\+valid\+\_\+latencies\+\_\+err@{rsu\+\_\+multiple\+\_\+valid\+\_\+latencies\+\_\+err}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{rsu\+\_\+multiple\+\_\+valid\+\_\+latencies\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rsu\+\_\+multiple\+\_\+valid\+\_\+latencies\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a1d8461e02217eb052e71af86977f9299}


Definition at line {\bf 12896} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!rsu\+\_\+no\+\_\+dvw\+\_\+err@{rsu\+\_\+no\+\_\+dvw\+\_\+err}}
\index{rsu\+\_\+no\+\_\+dvw\+\_\+err@{rsu\+\_\+no\+\_\+dvw\+\_\+err}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{rsu\+\_\+no\+\_\+dvw\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rsu\+\_\+no\+\_\+dvw\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_abcc9dab47263dc839d40accd484cc5f5}


Definition at line {\bf 12898} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!rsu\+\_\+read\+\_\+latency@{rsu\+\_\+read\+\_\+latency}}
\index{rsu\+\_\+read\+\_\+latency@{rsu\+\_\+read\+\_\+latency}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{rsu\+\_\+read\+\_\+latency}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rsu\+\_\+read\+\_\+latency} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_abc64ad84d066f802862e51727f9b2ec9}


Definition at line {\bf 12901} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seen\+\_\+phy\+\_\+init\+\_\+complete@{seen\+\_\+phy\+\_\+init\+\_\+complete}}
\index{seen\+\_\+phy\+\_\+init\+\_\+complete@{seen\+\_\+phy\+\_\+init\+\_\+complete}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seen\+\_\+phy\+\_\+init\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seen\+\_\+phy\+\_\+init\+\_\+complete} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a96ad270b3c95fc407def8a222c130941}


Definition at line {\bf 13680} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+ctl\+\_\+rlat\+\_\+int@{seq\+\_\+ctl\+\_\+rlat\+\_\+int}}
\index{seq\+\_\+ctl\+\_\+rlat\+\_\+int@{seq\+\_\+ctl\+\_\+rlat\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+ctl\+\_\+rlat\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ctl\+\_\+rlat\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf seq\+\_\+ctl\+\_\+rlat}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a2e206938e4bae4bec6f3ecb114c9d5f0}


Definition at line {\bf 12972} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+ctl\+\_\+wlat\+\_\+int@{seq\+\_\+ctl\+\_\+wlat\+\_\+int}}
\index{seq\+\_\+ctl\+\_\+wlat\+\_\+int@{seq\+\_\+ctl\+\_\+wlat\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+ctl\+\_\+wlat\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ctl\+\_\+wlat\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf seq\+\_\+ctl\+\_\+wlat}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a3f1c3e6d533d44d356620ed854f025f2}


Definition at line {\bf 12971} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd@{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd}}
\index{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd@{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a5765231eaa727c39101e1313f324827f}


Definition at line {\bf 12979} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd\+\_\+1t@{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd\+\_\+1t}}
\index{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd\+\_\+1t@{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd\+\_\+1t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd\+\_\+1t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+ccd\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a7ff966e7877444489dd3b9782905e66b}


Definition at line {\bf 14094} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+r@{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+r}}
\index{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+r@{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+pll\+\_\+phs\+\_\+shift\+\_\+busy\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aaadfa84bc41938e6434b98f56d418cfc}


Definition at line {\bf 12978} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x\+\_\+int@{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x\+\_\+int}}
\index{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x\+\_\+int@{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+poa\+\_\+lat\+\_\+dec\+\_\+1x\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a7418a6f58ba72ed0ee73dfa62f838da3}


Definition at line {\bf 12968} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x\+\_\+int@{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x\+\_\+int}}
\index{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x\+\_\+int@{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+poa\+\_\+lat\+\_\+inc\+\_\+1x\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_acdc79e36443d4cdf1d4662221a0bdd39}


Definition at line {\bf 12967} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec\+\_\+int@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec\+\_\+int}}
\index{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec\+\_\+int@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+dec\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a4a7168e9df507175aacd6a0faa894694}


Definition at line {\bf 12965} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc\+\_\+int@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc\+\_\+int}}
\index{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc\+\_\+int@{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdata\+\_\+valid\+\_\+lat\+\_\+inc\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a8a860da639125224f49d157dd0770c58}


Definition at line {\bf 12966} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+rdv\+\_\+doing\+\_\+rd\+\_\+int@{seq\+\_\+rdv\+\_\+doing\+\_\+rd\+\_\+int}}
\index{seq\+\_\+rdv\+\_\+doing\+\_\+rd\+\_\+int@{seq\+\_\+rdv\+\_\+doing\+\_\+rd\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+rdv\+\_\+doing\+\_\+rd\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+rdv\+\_\+doing\+\_\+rd\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf seq\+\_\+rdv\+\_\+doing\+\_\+rd}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a50d6a3d775eed3ccf991b022df276571}


Definition at line {\bf 12962} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!seq\+\_\+report\+\_\+prefix@{seq\+\_\+report\+\_\+prefix}}
\index{seq\+\_\+report\+\_\+prefix@{seq\+\_\+report\+\_\+prefix}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{seq\+\_\+report\+\_\+prefix}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( top )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_ae874a937752f40f464e2d642fb35da67}


Definition at line {\bf 13034} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!static\+\_\+poa\+\_\+offset@{static\+\_\+poa\+\_\+offset}}
\index{static\+\_\+poa\+\_\+offset@{static\+\_\+poa\+\_\+offset}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{static\+\_\+poa\+\_\+offset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf static\+\_\+poa\+\_\+offset} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{abs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+static\+\_\+poa\+\_\+offset}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a9f61e77c5268d0a38296bc5cfadbc1cb}


Definition at line {\bf 13813} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!static\+\_\+rdv\+\_\+offset@{static\+\_\+rdv\+\_\+offset}}
\index{static\+\_\+rdv\+\_\+offset@{static\+\_\+rdv\+\_\+offset}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{static\+\_\+rdv\+\_\+offset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf static\+\_\+rdv\+\_\+offset} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{abs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+static\+\_\+rdv\+\_\+offset}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_aa0876547006b5d320f04923acaa8a7c0}


Definition at line {\bf 13806} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!static\+\_\+rst\+\_\+offset@{static\+\_\+rst\+\_\+offset}}
\index{static\+\_\+rst\+\_\+offset@{static\+\_\+rst\+\_\+offset}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{static\+\_\+rst\+\_\+offset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf static\+\_\+rst\+\_\+offset} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a5eae71f31e0d23ce35f230cdafc1a6f5}


Definition at line {\bf 14088} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!trefi\+\_\+failure@{trefi\+\_\+failure}}
\index{trefi\+\_\+failure@{trefi\+\_\+failure}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{trefi\+\_\+failure}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trefi\+\_\+failure} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_acf780bd95f5ae4466aa3d694d4b4ea60}


Definition at line {\bf 12931} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}!work@{work}}
\index{work@{work}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq\+::struct}}
\paragraph[{work}]{\setlength{\rightskip}{0pt plus 5cm}{\bf work}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__seq_1_1struct_a9f49de6f5eed5b4488cba6c9cdd1c215}


Definition at line {\bf 12845} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
