# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Mar 14 11:29:22 2017


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                               Requested     Requested     Clock                                        Clock                     Clock
Clock                               Frequency     Period        Type                                         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------
System                              894.1 MHz     1.118         system                                       system_clkgroup           0    
clk_div|clk_track_derived_clock     1.0 MHz       1000.000      derived (from pll1|CLKOS_inferred_clock)     Autoconstr_clkgroup_1     318  
pll1|CLKOP_inferred_clock           242.6 MHz     4.122         inferred                                     Autoconstr_clkgroup_0     234  
pll1|CLKOS_inferred_clock           1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_1     3    
============================================================================================================================================
