Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Code/Kosen/4th/Verilog/report/FAFS/t_FAFS_isim_beh.exe -prj C:/Code/Kosen/4th/Verilog/report/FAFS/t_FAFS_beh.prj work.t_FAFS work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/report/FAFS/HalfSub.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/report/FAFS/HalfAdder.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/report/FAFS/FullSub.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/report/FAFS/FullAdder.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/report/FAFS/FAFS.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/report/FAFS/t_FAFS.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module HalfAdder
Compiling module FullAdder
Compiling module HalfSub
Compiling module FullSub
Compiling module FAFS
Compiling module t_FAFS
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable C:/Code/Kosen/4th/Verilog/report/FAFS/t_FAFS_isim_beh.exe
Fuse Memory Usage: 27268 KB
Fuse CPU Usage: 780 ms
