
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000045c0  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004045c0  004045c0  000145c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  004045c8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0003ab08  204009d0  00404f98  000209d0  2**2
                  ALLOC
  4 .stack        00002000  2043b4d8  0043faa0  000209d0  2**0
                  ALLOC
  5 .heap         00000200  2043d4d8  00441aa0  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018c84  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000035f3  00000000  00000000  000396db  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005964  00000000  00000000  0003ccce  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c30  00000000  00000000  00042632  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c30  00000000  00000000  00043262  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020337  00000000  00000000  00043e92  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d573  00000000  00000000  000641c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008ca59  00000000  00000000  0007173c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000026d8  00000000  00000000  000fe198  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 d4 43 20 d5 10 40 00 d3 10 40 00 d3 10 40 00     ..C ..@...@...@.
  400010:	d3 10 40 00 d3 10 40 00 d3 10 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d3 10 40 00 d3 10 40 00 00 00 00 00 d3 10 40 00     ..@...@.......@.
  40003c:	d3 10 40 00 d3 10 40 00 d3 10 40 00 d3 10 40 00     ..@...@...@...@.
  40004c:	d3 10 40 00 d3 10 40 00 d3 10 40 00 d3 10 40 00     ..@...@...@...@.
  40005c:	d3 10 40 00 d3 10 40 00 00 00 00 00 c5 0d 40 00     ..@...@.......@.
  40006c:	d9 0d 40 00 ed 0d 40 00 d3 10 40 00 d3 10 40 00     ..@...@...@...@.
  40007c:	d3 10 40 00 01 0e 40 00 15 0e 40 00 d3 10 40 00     ..@...@...@...@.
  40008c:	d3 10 40 00 d3 10 40 00 d3 10 40 00 d3 10 40 00     ..@...@...@...@.
  40009c:	e9 04 40 00 d3 10 40 00 d3 10 40 00 d3 10 40 00     ..@...@...@...@.
  4000ac:	d3 10 40 00 d3 10 40 00 e1 0c 40 00 d3 10 40 00     ..@...@...@...@.
  4000bc:	d3 10 40 00 d3 10 40 00 d3 10 40 00 d3 10 40 00     ..@...@...@...@.
  4000cc:	d3 10 40 00 00 00 00 00 d3 10 40 00 00 00 00 00     ..@.......@.....
  4000dc:	d3 10 40 00 f5 0c 40 00 d3 10 40 00 d3 10 40 00     ..@...@...@...@.
  4000ec:	d3 10 40 00 d3 10 40 00 d3 10 40 00 d3 10 40 00     ..@...@...@...@.
  4000fc:	d3 10 40 00 d3 10 40 00 d3 10 40 00 d3 10 40 00     ..@...@...@...@.
  40010c:	d3 10 40 00 d3 10 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 d3 10 40 00 d3 10 40 00 d3 10 40 00     ......@...@...@.
  40012c:	d3 10 40 00 d3 10 40 00 00 00 00 00 d3 10 40 00     ..@...@.......@.
  40013c:	d3 10 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	004045c8 	.word	0x004045c8

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004045c8 	.word	0x004045c8
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	004045c8 	.word	0x004045c8
  4001a8:	00000000 	.word	0x00000000

004001ac <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
  4001ac:	2301      	movs	r3, #1
  4001ae:	6003      	str	r3, [r0, #0]
  4001b0:	4770      	bx	lr

004001b2 <dacc_get_interrupt_status>:
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
	return p_dacc->DACC_ISR;
  4001b2:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  4001b4:	4770      	bx	lr

004001b6 <dacc_write_conversion_data>:
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
	p_dacc->DACC_CDR[channel] = ul_data;
  4001b6:	3206      	adds	r2, #6
  4001b8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  4001bc:	6051      	str	r1, [r2, #4]
  4001be:	4770      	bx	lr

004001c0 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
  4001c0:	2901      	cmp	r1, #1
  4001c2:	d901      	bls.n	4001c8 <dacc_enable_channel+0x8>
		return DACC_RC_INVALID_PARAM;
  4001c4:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
  4001c6:	4770      	bx	lr
	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  4001c8:	2301      	movs	r3, #1
  4001ca:	fa03 f101 	lsl.w	r1, r3, r1
  4001ce:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
  4001d0:	2000      	movs	r0, #0
  4001d2:	4770      	bx	lr

004001d4 <ppbuf_insert_active>:

int ppbuf_insert_active(ppbuf_t *p, void *data, int size){
	int ret = 0;
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  4001d4:	2a00      	cmp	r2, #0
  4001d6:	bf18      	it	ne
  4001d8:	2900      	cmpne	r1, #0
  4001da:	d023      	beq.n	400224 <ppbuf_insert_active+0x50>
int ppbuf_insert_active(ppbuf_t *p, void *data, int size){
  4001dc:	b570      	push	{r4, r5, r6, lr}
  4001de:	460b      	mov	r3, r1
  4001e0:	4615      	mov	r5, r2
	if(p == NULL || data == NULL || size == 0) {
  4001e2:	b1c8      	cbz	r0, 400218 <ppbuf_insert_active+0x44>
		/* check your parameters */
		ret = -1;
	} else {
		if(size > (p->buffer_size - p->put_index)) {
  4001e4:	6886      	ldr	r6, [r0, #8]
  4001e6:	68c2      	ldr	r2, [r0, #12]
  4001e8:	1ab1      	subs	r1, r6, r2
  4001ea:	428d      	cmp	r5, r1
  4001ec:	dc17      	bgt.n	40021e <ppbuf_insert_active+0x4a>
  4001ee:	4619      	mov	r1, r3
  4001f0:	4604      	mov	r4, r0
			/* not enough room for new samples */
			ret = -1;
		} else {
			/* take the current position */
			int mem_position = ((p->ping) * p->buffer_size) + p->put_index;
  4001f2:	7903      	ldrb	r3, [r0, #4]
  4001f4:	fb06 2303 	mla	r3, r6, r3, r2
			ptr = (unsigned char *)p->buffer_data; //uint8_t

			/* copy the contents */
			memcpy(&ptr[mem_position], data, size);
  4001f8:	6800      	ldr	r0, [r0, #0]
  4001fa:	462a      	mov	r2, r5
  4001fc:	4418      	add	r0, r3
  4001fe:	4b0b      	ldr	r3, [pc, #44]	; (40022c <ppbuf_insert_active+0x58>)
  400200:	4798      	blx	r3

			/* update put index */
			p->put_index += size;
  400202:	68e2      	ldr	r2, [r4, #12]
  400204:	442a      	add	r2, r5
  400206:	60e2      	str	r2, [r4, #12]
			p->full_signal = (p->put_index >= p->buffer_size?true:false);
  400208:	68a3      	ldr	r3, [r4, #8]
  40020a:	429a      	cmp	r2, r3
  40020c:	bfb4      	ite	lt
  40020e:	2200      	movlt	r2, #0
  400210:	2201      	movge	r2, #1
  400212:	7522      	strb	r2, [r4, #20]

			/* swap will only generated when ppbuf_get_full_signal is called */
			ret = 0;
  400214:	2000      	movs	r0, #0
  400216:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  400218:	f04f 30ff 	mov.w	r0, #4294967295
  40021c:	bd70      	pop	{r4, r5, r6, pc}
			ret = -1;
  40021e:	f04f 30ff 	mov.w	r0, #4294967295
		}
	}
	return(ret);
}
  400222:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  400224:	f04f 30ff 	mov.w	r0, #4294967295
}
  400228:	4770      	bx	lr
  40022a:	bf00      	nop
  40022c:	004013fd 	.word	0x004013fd

00400230 <ppbuf_remove_inactive>:

int ppbuf_remove_inactive(ppbuf_t *p, void *data, int size){
	int ret = 0;
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  400230:	2a00      	cmp	r2, #0
  400232:	bf18      	it	ne
  400234:	2900      	cmpne	r1, #0
  400236:	d01d      	beq.n	400274 <ppbuf_remove_inactive+0x44>
int ppbuf_remove_inactive(ppbuf_t *p, void *data, int size){
  400238:	b570      	push	{r4, r5, r6, lr}
  40023a:	460b      	mov	r3, r1
  40023c:	4615      	mov	r5, r2
	if(p == NULL || data == NULL || size == 0) {
  40023e:	b198      	cbz	r0, 400268 <ppbuf_remove_inactive+0x38>
		/* check your parameters */
		ret = -1;
	} else {
		if(size > (p->buffer_size - p->get_index)) {
  400240:	6886      	ldr	r6, [r0, #8]
  400242:	6902      	ldr	r2, [r0, #16]
  400244:	1ab1      	subs	r1, r6, r2
  400246:	428d      	cmp	r5, r1
  400248:	dc11      	bgt.n	40026e <ppbuf_remove_inactive+0x3e>
  40024a:	4604      	mov	r4, r0
			/* not enough data in sample buffer */
			ret = -1;
		} else {
			/* take the current position */
			int mem_position = ((p->pong) * p->buffer_size) + p->get_index;
  40024c:	7941      	ldrb	r1, [r0, #5]
  40024e:	fb06 2101 	mla	r1, r6, r1, r2
			ptr = (unsigned char *)p->buffer_data;

			/* copy the contents */
			memcpy(data,&ptr[mem_position], size);
  400252:	6800      	ldr	r0, [r0, #0]
  400254:	462a      	mov	r2, r5
  400256:	4401      	add	r1, r0
  400258:	4618      	mov	r0, r3
  40025a:	4b08      	ldr	r3, [pc, #32]	; (40027c <ppbuf_remove_inactive+0x4c>)
  40025c:	4798      	blx	r3

			/* update put index */
			p->get_index += size;
  40025e:	6923      	ldr	r3, [r4, #16]
  400260:	442b      	add	r3, r5
  400262:	6123      	str	r3, [r4, #16]

			/* when buffer is empty we are not able to extract anymore data */
			ret = 0;
  400264:	2000      	movs	r0, #0
  400266:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  400268:	f04f 30ff 	mov.w	r0, #4294967295
  40026c:	bd70      	pop	{r4, r5, r6, pc}
			ret = -1;
  40026e:	f04f 30ff 	mov.w	r0, #4294967295
		}
	}
	return(ret);


}
  400272:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  400274:	f04f 30ff 	mov.w	r0, #4294967295
}
  400278:	4770      	bx	lr
  40027a:	bf00      	nop
  40027c:	004013fd 	.word	0x004013fd

00400280 <ppbuf_get_full_signal>:
	return(ret);
}

bool ppbuf_get_full_signal(ppbuf_t *p, bool consume) {
	/* take the last signaled full occurrence */
	bool ret = (p != NULL ? p->full_signal : false);
  400280:	b198      	cbz	r0, 4002aa <ppbuf_get_full_signal+0x2a>
  400282:	4603      	mov	r3, r0
  400284:	7d00      	ldrb	r0, [r0, #20]
  400286:	b178      	cbz	r0, 4002a8 <ppbuf_get_full_signal+0x28>

	if((consume != false) && (p != NULL) && (ret != false)) {
  400288:	b171      	cbz	r1, 4002a8 <ppbuf_get_full_signal+0x28>
bool ppbuf_get_full_signal(ppbuf_t *p, bool consume) {
  40028a:	b410      	push	{r4}
		p->full_signal = false;
  40028c:	2400      	movs	r4, #0
  40028e:	751c      	strb	r4, [r3, #20]

		/* swap the buffer switches */
		p->ping = p->ping ^ p->pong;
  400290:	7958      	ldrb	r0, [r3, #5]
  400292:	791a      	ldrb	r2, [r3, #4]
  400294:	4042      	eors	r2, r0
		p->pong = p->pong ^ p->ping;
  400296:	4050      	eors	r0, r2
  400298:	7158      	strb	r0, [r3, #5]
		p->ping = p->ping ^ p->pong;
  40029a:	4042      	eors	r2, r0
  40029c:	711a      	strb	r2, [r3, #4]

		/* resets the buffer position */
		p->get_index = 0;
  40029e:	611c      	str	r4, [r3, #16]
		p->put_index = 0;
  4002a0:	60dc      	str	r4, [r3, #12]
	bool ret = (p != NULL ? p->full_signal : false);
  4002a2:	4608      	mov	r0, r1
	}

	return(ret);
}
  4002a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002a8:	4770      	bx	lr
  4002aa:	2000      	movs	r0, #0
  4002ac:	4770      	bx	lr
	...

004002b0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4002b2:	b083      	sub	sp, #12
  4002b4:	4605      	mov	r5, r0
  4002b6:	460c      	mov	r4, r1
	uint32_t val = 0;
  4002b8:	2300      	movs	r3, #0
  4002ba:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4002bc:	4b2a      	ldr	r3, [pc, #168]	; (400368 <usart_serial_getchar+0xb8>)
  4002be:	4298      	cmp	r0, r3
  4002c0:	d013      	beq.n	4002ea <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002c2:	4b2a      	ldr	r3, [pc, #168]	; (40036c <usart_serial_getchar+0xbc>)
  4002c4:	4298      	cmp	r0, r3
  4002c6:	d018      	beq.n	4002fa <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002c8:	4b29      	ldr	r3, [pc, #164]	; (400370 <usart_serial_getchar+0xc0>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d01d      	beq.n	40030a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002ce:	4b29      	ldr	r3, [pc, #164]	; (400374 <usart_serial_getchar+0xc4>)
  4002d0:	429d      	cmp	r5, r3
  4002d2:	d022      	beq.n	40031a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002d4:	4b28      	ldr	r3, [pc, #160]	; (400378 <usart_serial_getchar+0xc8>)
  4002d6:	429d      	cmp	r5, r3
  4002d8:	d027      	beq.n	40032a <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4002da:	4b28      	ldr	r3, [pc, #160]	; (40037c <usart_serial_getchar+0xcc>)
  4002dc:	429d      	cmp	r5, r3
  4002de:	d02e      	beq.n	40033e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4002e0:	4b27      	ldr	r3, [pc, #156]	; (400380 <usart_serial_getchar+0xd0>)
  4002e2:	429d      	cmp	r5, r3
  4002e4:	d035      	beq.n	400352 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4002e6:	b003      	add	sp, #12
  4002e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4002ea:	461f      	mov	r7, r3
  4002ec:	4e25      	ldr	r6, [pc, #148]	; (400384 <usart_serial_getchar+0xd4>)
  4002ee:	4621      	mov	r1, r4
  4002f0:	4638      	mov	r0, r7
  4002f2:	47b0      	blx	r6
  4002f4:	2800      	cmp	r0, #0
  4002f6:	d1fa      	bne.n	4002ee <usart_serial_getchar+0x3e>
  4002f8:	e7e9      	b.n	4002ce <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4002fa:	461f      	mov	r7, r3
  4002fc:	4e21      	ldr	r6, [pc, #132]	; (400384 <usart_serial_getchar+0xd4>)
  4002fe:	4621      	mov	r1, r4
  400300:	4638      	mov	r0, r7
  400302:	47b0      	blx	r6
  400304:	2800      	cmp	r0, #0
  400306:	d1fa      	bne.n	4002fe <usart_serial_getchar+0x4e>
  400308:	e7e4      	b.n	4002d4 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  40030a:	461f      	mov	r7, r3
  40030c:	4e1d      	ldr	r6, [pc, #116]	; (400384 <usart_serial_getchar+0xd4>)
  40030e:	4621      	mov	r1, r4
  400310:	4638      	mov	r0, r7
  400312:	47b0      	blx	r6
  400314:	2800      	cmp	r0, #0
  400316:	d1fa      	bne.n	40030e <usart_serial_getchar+0x5e>
  400318:	e7df      	b.n	4002da <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  40031a:	461f      	mov	r7, r3
  40031c:	4e19      	ldr	r6, [pc, #100]	; (400384 <usart_serial_getchar+0xd4>)
  40031e:	4621      	mov	r1, r4
  400320:	4638      	mov	r0, r7
  400322:	47b0      	blx	r6
  400324:	2800      	cmp	r0, #0
  400326:	d1fa      	bne.n	40031e <usart_serial_getchar+0x6e>
  400328:	e7da      	b.n	4002e0 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  40032a:	461e      	mov	r6, r3
  40032c:	4d16      	ldr	r5, [pc, #88]	; (400388 <usart_serial_getchar+0xd8>)
  40032e:	a901      	add	r1, sp, #4
  400330:	4630      	mov	r0, r6
  400332:	47a8      	blx	r5
  400334:	2800      	cmp	r0, #0
  400336:	d1fa      	bne.n	40032e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400338:	9b01      	ldr	r3, [sp, #4]
  40033a:	7023      	strb	r3, [r4, #0]
  40033c:	e7d3      	b.n	4002e6 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40033e:	461e      	mov	r6, r3
  400340:	4d11      	ldr	r5, [pc, #68]	; (400388 <usart_serial_getchar+0xd8>)
  400342:	a901      	add	r1, sp, #4
  400344:	4630      	mov	r0, r6
  400346:	47a8      	blx	r5
  400348:	2800      	cmp	r0, #0
  40034a:	d1fa      	bne.n	400342 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  40034c:	9b01      	ldr	r3, [sp, #4]
  40034e:	7023      	strb	r3, [r4, #0]
  400350:	e7c9      	b.n	4002e6 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400352:	461e      	mov	r6, r3
  400354:	4d0c      	ldr	r5, [pc, #48]	; (400388 <usart_serial_getchar+0xd8>)
  400356:	a901      	add	r1, sp, #4
  400358:	4630      	mov	r0, r6
  40035a:	47a8      	blx	r5
  40035c:	2800      	cmp	r0, #0
  40035e:	d1fa      	bne.n	400356 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  400360:	9b01      	ldr	r3, [sp, #4]
  400362:	7023      	strb	r3, [r4, #0]
}
  400364:	e7bf      	b.n	4002e6 <usart_serial_getchar+0x36>
  400366:	bf00      	nop
  400368:	400e0800 	.word	0x400e0800
  40036c:	400e0a00 	.word	0x400e0a00
  400370:	400e1a00 	.word	0x400e1a00
  400374:	400e1c00 	.word	0x400e1c00
  400378:	40024000 	.word	0x40024000
  40037c:	40028000 	.word	0x40028000
  400380:	4002c000 	.word	0x4002c000
  400384:	00400faf 	.word	0x00400faf
  400388:	004010bb 	.word	0x004010bb

0040038c <usart_serial_putchar>:
{
  40038c:	b570      	push	{r4, r5, r6, lr}
  40038e:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400390:	4b2a      	ldr	r3, [pc, #168]	; (40043c <usart_serial_putchar+0xb0>)
  400392:	4298      	cmp	r0, r3
  400394:	d013      	beq.n	4003be <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  400396:	4b2a      	ldr	r3, [pc, #168]	; (400440 <usart_serial_putchar+0xb4>)
  400398:	4298      	cmp	r0, r3
  40039a:	d019      	beq.n	4003d0 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  40039c:	4b29      	ldr	r3, [pc, #164]	; (400444 <usart_serial_putchar+0xb8>)
  40039e:	4298      	cmp	r0, r3
  4003a0:	d01f      	beq.n	4003e2 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4003a2:	4b29      	ldr	r3, [pc, #164]	; (400448 <usart_serial_putchar+0xbc>)
  4003a4:	4298      	cmp	r0, r3
  4003a6:	d025      	beq.n	4003f4 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4003a8:	4b28      	ldr	r3, [pc, #160]	; (40044c <usart_serial_putchar+0xc0>)
  4003aa:	4298      	cmp	r0, r3
  4003ac:	d02b      	beq.n	400406 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4003ae:	4b28      	ldr	r3, [pc, #160]	; (400450 <usart_serial_putchar+0xc4>)
  4003b0:	4298      	cmp	r0, r3
  4003b2:	d031      	beq.n	400418 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4003b4:	4b27      	ldr	r3, [pc, #156]	; (400454 <usart_serial_putchar+0xc8>)
  4003b6:	4298      	cmp	r0, r3
  4003b8:	d037      	beq.n	40042a <usart_serial_putchar+0x9e>
	return 0;
  4003ba:	2000      	movs	r0, #0
}
  4003bc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4003be:	461e      	mov	r6, r3
  4003c0:	4d25      	ldr	r5, [pc, #148]	; (400458 <usart_serial_putchar+0xcc>)
  4003c2:	4621      	mov	r1, r4
  4003c4:	4630      	mov	r0, r6
  4003c6:	47a8      	blx	r5
  4003c8:	2800      	cmp	r0, #0
  4003ca:	d1fa      	bne.n	4003c2 <usart_serial_putchar+0x36>
		return 1;
  4003cc:	2001      	movs	r0, #1
  4003ce:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4003d0:	461e      	mov	r6, r3
  4003d2:	4d21      	ldr	r5, [pc, #132]	; (400458 <usart_serial_putchar+0xcc>)
  4003d4:	4621      	mov	r1, r4
  4003d6:	4630      	mov	r0, r6
  4003d8:	47a8      	blx	r5
  4003da:	2800      	cmp	r0, #0
  4003dc:	d1fa      	bne.n	4003d4 <usart_serial_putchar+0x48>
		return 1;
  4003de:	2001      	movs	r0, #1
  4003e0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4003e2:	461e      	mov	r6, r3
  4003e4:	4d1c      	ldr	r5, [pc, #112]	; (400458 <usart_serial_putchar+0xcc>)
  4003e6:	4621      	mov	r1, r4
  4003e8:	4630      	mov	r0, r6
  4003ea:	47a8      	blx	r5
  4003ec:	2800      	cmp	r0, #0
  4003ee:	d1fa      	bne.n	4003e6 <usart_serial_putchar+0x5a>
		return 1;
  4003f0:	2001      	movs	r0, #1
  4003f2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4003f4:	461e      	mov	r6, r3
  4003f6:	4d18      	ldr	r5, [pc, #96]	; (400458 <usart_serial_putchar+0xcc>)
  4003f8:	4621      	mov	r1, r4
  4003fa:	4630      	mov	r0, r6
  4003fc:	47a8      	blx	r5
  4003fe:	2800      	cmp	r0, #0
  400400:	d1fa      	bne.n	4003f8 <usart_serial_putchar+0x6c>
		return 1;
  400402:	2001      	movs	r0, #1
  400404:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400406:	461e      	mov	r6, r3
  400408:	4d14      	ldr	r5, [pc, #80]	; (40045c <usart_serial_putchar+0xd0>)
  40040a:	4621      	mov	r1, r4
  40040c:	4630      	mov	r0, r6
  40040e:	47a8      	blx	r5
  400410:	2800      	cmp	r0, #0
  400412:	d1fa      	bne.n	40040a <usart_serial_putchar+0x7e>
		return 1;
  400414:	2001      	movs	r0, #1
  400416:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400418:	461e      	mov	r6, r3
  40041a:	4d10      	ldr	r5, [pc, #64]	; (40045c <usart_serial_putchar+0xd0>)
  40041c:	4621      	mov	r1, r4
  40041e:	4630      	mov	r0, r6
  400420:	47a8      	blx	r5
  400422:	2800      	cmp	r0, #0
  400424:	d1fa      	bne.n	40041c <usart_serial_putchar+0x90>
		return 1;
  400426:	2001      	movs	r0, #1
  400428:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40042a:	461e      	mov	r6, r3
  40042c:	4d0b      	ldr	r5, [pc, #44]	; (40045c <usart_serial_putchar+0xd0>)
  40042e:	4621      	mov	r1, r4
  400430:	4630      	mov	r0, r6
  400432:	47a8      	blx	r5
  400434:	2800      	cmp	r0, #0
  400436:	d1fa      	bne.n	40042e <usart_serial_putchar+0xa2>
		return 1;
  400438:	2001      	movs	r0, #1
  40043a:	bd70      	pop	{r4, r5, r6, pc}
  40043c:	400e0800 	.word	0x400e0800
  400440:	400e0a00 	.word	0x400e0a00
  400444:	400e1a00 	.word	0x400e1a00
  400448:	400e1c00 	.word	0x400e1c00
  40044c:	40024000 	.word	0x40024000
  400450:	40028000 	.word	0x40028000
  400454:	4002c000 	.word	0x4002c000
  400458:	00400f9d 	.word	0x00400f9d
  40045c:	004010a5 	.word	0x004010a5

00400460 <AFEC_Temp_callback>:
 */

PPBUF_DECLARE(buffer,120000);
volatile uint32_t buf = 0;

static void AFEC_Temp_callback(void){	
  400460:	b510      	push	{r4, lr}
  400462:	b082      	sub	sp, #8
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  400464:	4b17      	ldr	r3, [pc, #92]	; (4004c4 <AFEC_Temp_callback+0x64>)
  400466:	2201      	movs	r2, #1
  400468:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  40046a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	/** The conversion data value */
	uint32_t g_ul_value = 0;

	g_ul_value = afec_channel_get_value(AFEC0, canal_generico_pino);
  40046c:	9301      	str	r3, [sp, #4]
	

	// check swap
	if(ppbuf_get_full_signal(&buffer,false) == true) {
  40046e:	2100      	movs	r1, #0
  400470:	4815      	ldr	r0, [pc, #84]	; (4004c8 <AFEC_Temp_callback+0x68>)
  400472:	4b16      	ldr	r3, [pc, #88]	; (4004cc <AFEC_Temp_callback+0x6c>)
  400474:	4798      	blx	r3
  400476:	b9c0      	cbnz	r0, 4004aa <AFEC_Temp_callback+0x4a>
		ppbuf_get_full_signal(&buffer,true); // swap
	}
	
	ppbuf_insert_active(&buffer, &g_ul_value, sizeof(g_ul_value));
  400478:	4c13      	ldr	r4, [pc, #76]	; (4004c8 <AFEC_Temp_callback+0x68>)
  40047a:	2204      	movs	r2, #4
  40047c:	eb0d 0102 	add.w	r1, sp, r2
  400480:	4620      	mov	r0, r4
  400482:	4b13      	ldr	r3, [pc, #76]	; (4004d0 <AFEC_Temp_callback+0x70>)
  400484:	4798      	blx	r3
		
	/* gets the data on the pong buffer */
	ppbuf_remove_inactive(&buffer, &buf, sizeof(buf));	
  400486:	2204      	movs	r2, #4
  400488:	4912      	ldr	r1, [pc, #72]	; (4004d4 <AFEC_Temp_callback+0x74>)
  40048a:	4620      	mov	r0, r4
  40048c:	4b12      	ldr	r3, [pc, #72]	; (4004d8 <AFEC_Temp_callback+0x78>)
  40048e:	4798      	blx	r3
	
    dacc_get_interrupt_status(DACC_BASE);
  400490:	4812      	ldr	r0, [pc, #72]	; (4004dc <AFEC_Temp_callback+0x7c>)
  400492:	4b13      	ldr	r3, [pc, #76]	; (4004e0 <AFEC_Temp_callback+0x80>)
  400494:	4798      	blx	r3
	if ((buffer.ping == 0)){
  400496:	7923      	ldrb	r3, [r4, #4]
  400498:	b163      	cbz	r3, 4004b4 <AFEC_Temp_callback+0x54>
		dacc_write_conversion_data(DACC_BASE, buf/2, DACC_CHANNEL);
	}else{
		dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);
  40049a:	4b0e      	ldr	r3, [pc, #56]	; (4004d4 <AFEC_Temp_callback+0x74>)
  40049c:	6819      	ldr	r1, [r3, #0]
  40049e:	2200      	movs	r2, #0
  4004a0:	480e      	ldr	r0, [pc, #56]	; (4004dc <AFEC_Temp_callback+0x7c>)
  4004a2:	4b10      	ldr	r3, [pc, #64]	; (4004e4 <AFEC_Temp_callback+0x84>)
  4004a4:	4798      	blx	r3
	}
}
  4004a6:	b002      	add	sp, #8
  4004a8:	bd10      	pop	{r4, pc}
		ppbuf_get_full_signal(&buffer,true); // swap
  4004aa:	2101      	movs	r1, #1
  4004ac:	4806      	ldr	r0, [pc, #24]	; (4004c8 <AFEC_Temp_callback+0x68>)
  4004ae:	4b07      	ldr	r3, [pc, #28]	; (4004cc <AFEC_Temp_callback+0x6c>)
  4004b0:	4798      	blx	r3
  4004b2:	e7e1      	b.n	400478 <AFEC_Temp_callback+0x18>
		dacc_write_conversion_data(DACC_BASE, buf/2, DACC_CHANNEL);
  4004b4:	4b07      	ldr	r3, [pc, #28]	; (4004d4 <AFEC_Temp_callback+0x74>)
  4004b6:	6819      	ldr	r1, [r3, #0]
  4004b8:	2200      	movs	r2, #0
  4004ba:	0849      	lsrs	r1, r1, #1
  4004bc:	4807      	ldr	r0, [pc, #28]	; (4004dc <AFEC_Temp_callback+0x7c>)
  4004be:	4b09      	ldr	r3, [pc, #36]	; (4004e4 <AFEC_Temp_callback+0x84>)
  4004c0:	4798      	blx	r3
  4004c2:	e7f0      	b.n	4004a6 <AFEC_Temp_callback+0x46>
  4004c4:	4003c000 	.word	0x4003c000
  4004c8:	20400000 	.word	0x20400000
  4004cc:	00400281 	.word	0x00400281
  4004d0:	004001d5 	.word	0x004001d5
  4004d4:	204009ec 	.word	0x204009ec
  4004d8:	00400231 	.word	0x00400231
  4004dc:	40040000 	.word	0x40040000
  4004e0:	004001b3 	.word	0x004001b3
  4004e4:	004001b7 	.word	0x004001b7

004004e8 <TC0_Handler>:
void TC0_Handler(void){
  4004e8:	b500      	push	{lr}
  4004ea:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 0);
  4004ec:	2100      	movs	r1, #0
  4004ee:	4805      	ldr	r0, [pc, #20]	; (400504 <TC0_Handler+0x1c>)
  4004f0:	4b05      	ldr	r3, [pc, #20]	; (400508 <TC0_Handler+0x20>)
  4004f2:	4798      	blx	r3
  4004f4:	9001      	str	r0, [sp, #4]
	printf("kakaka \n");
  4004f6:	4805      	ldr	r0, [pc, #20]	; (40050c <TC0_Handler+0x24>)
  4004f8:	4b05      	ldr	r3, [pc, #20]	; (400510 <TC0_Handler+0x28>)
  4004fa:	4798      	blx	r3
	UNUSED(ul_dummy);
  4004fc:	9b01      	ldr	r3, [sp, #4]
}
  4004fe:	b003      	add	sp, #12
  400500:	f85d fb04 	ldr.w	pc, [sp], #4
  400504:	4000c000 	.word	0x4000c000
  400508:	0040075f 	.word	0x0040075f
  40050c:	004043c4 	.word	0x004043c4
  400510:	004013d5 	.word	0x004013d5

00400514 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  400514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400518:	b084      	sub	sp, #16
  40051a:	4605      	mov	r5, r0
  40051c:	4616      	mov	r6, r2
  40051e:	461f      	mov	r7, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  400520:	4608      	mov	r0, r1
  400522:	4b16      	ldr	r3, [pc, #88]	; (40057c <TC_init+0x68>)
  400524:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400526:	4c16      	ldr	r4, [pc, #88]	; (400580 <TC_init+0x6c>)
  400528:	9400      	str	r4, [sp, #0]
  40052a:	ab02      	add	r3, sp, #8
  40052c:	aa03      	add	r2, sp, #12
  40052e:	4621      	mov	r1, r4
  400530:	4638      	mov	r0, r7
  400532:	f8df 8064 	ldr.w	r8, [pc, #100]	; 400598 <TC_init+0x84>
  400536:	47c0      	blx	r8
	
	//PMC->PMC_SCER = 1 << 14;
	ul_tcclks = 1;
  400538:	2301      	movs	r3, #1
  40053a:	9302      	str	r3, [sp, #8]
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  40053c:	4a11      	ldr	r2, [pc, #68]	; (400584 <TC_init+0x70>)
  40053e:	4631      	mov	r1, r6
  400540:	4628      	mov	r0, r5
  400542:	4b11      	ldr	r3, [pc, #68]	; (400588 <TC_init+0x74>)
  400544:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq /8 );
  400546:	9a03      	ldr	r2, [sp, #12]
  400548:	fbb4 f2f2 	udiv	r2, r4, r2
  40054c:	fbb2 f2f7 	udiv	r2, r2, r7
  400550:	08d2      	lsrs	r2, r2, #3
  400552:	4631      	mov	r1, r6
  400554:	4628      	mov	r0, r5
  400556:	4b0d      	ldr	r3, [pc, #52]	; (40058c <TC_init+0x78>)
  400558:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq / 8 / 2);
  40055a:	9a03      	ldr	r2, [sp, #12]
  40055c:	fbb4 f2f2 	udiv	r2, r4, r2
  400560:	fbb2 f2f7 	udiv	r2, r2, r7
  400564:	0912      	lsrs	r2, r2, #4
  400566:	4631      	mov	r1, r6
  400568:	4628      	mov	r0, r5
  40056a:	4b09      	ldr	r3, [pc, #36]	; (400590 <TC_init+0x7c>)
  40056c:	4798      	blx	r3
	/* Interrupção no C */
	//NVIC_EnableIRQ((IRQn_Type) ID_TC);
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  40056e:	4631      	mov	r1, r6
  400570:	4628      	mov	r0, r5
  400572:	4b08      	ldr	r3, [pc, #32]	; (400594 <TC_init+0x80>)
  400574:	4798      	blx	r3
}
  400576:	b004      	add	sp, #16
  400578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40057c:	00400f49 	.word	0x00400f49
  400580:	11e1a300 	.word	0x11e1a300
  400584:	0009c001 	.word	0x0009c001
  400588:	0040072d 	.word	0x0040072d
  40058c:	00400757 	.word	0x00400757
  400590:	0040074f 	.word	0x0040074f
  400594:	00400747 	.word	0x00400747
  400598:	00400767 	.word	0x00400767

0040059c <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  40059c:	b580      	push	{r7, lr}
  40059e:	b08a      	sub	sp, #40	; 0x28

	/* Initialize the SAM system. */
	sysclk_init();
  4005a0:	4b41      	ldr	r3, [pc, #260]	; (4006a8 <main+0x10c>)
  4005a2:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4005a4:	200a      	movs	r0, #10
  4005a6:	4d41      	ldr	r5, [pc, #260]	; (4006ac <main+0x110>)
  4005a8:	47a8      	blx	r5
  4005aa:	200b      	movs	r0, #11
  4005ac:	47a8      	blx	r5
  4005ae:	200c      	movs	r0, #12
  4005b0:	47a8      	blx	r5
  4005b2:	2010      	movs	r0, #16
  4005b4:	47a8      	blx	r5
  4005b6:	2011      	movs	r0, #17
  4005b8:	47a8      	blx	r5
	ioport_init();
	board_init();
  4005ba:	4b3d      	ldr	r3, [pc, #244]	; (4006b0 <main+0x114>)
  4005bc:	4798      	blx	r3
  4005be:	200e      	movs	r0, #14
  4005c0:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4005c2:	4c3c      	ldr	r4, [pc, #240]	; (4006b4 <main+0x118>)
  4005c4:	4b3c      	ldr	r3, [pc, #240]	; (4006b8 <main+0x11c>)
  4005c6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4005c8:	4a3c      	ldr	r2, [pc, #240]	; (4006bc <main+0x120>)
  4005ca:	4b3d      	ldr	r3, [pc, #244]	; (4006c0 <main+0x124>)
  4005cc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4005ce:	4a3d      	ldr	r2, [pc, #244]	; (4006c4 <main+0x128>)
  4005d0:	4b3d      	ldr	r3, [pc, #244]	; (4006c8 <main+0x12c>)
  4005d2:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4005d4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4005d8:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4005da:	23c0      	movs	r3, #192	; 0xc0
  4005dc:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4005de:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4005e2:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4005e4:	2600      	movs	r6, #0
  4005e6:	9607      	str	r6, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4005e8:	9608      	str	r6, [sp, #32]
  4005ea:	200e      	movs	r0, #14
  4005ec:	47a8      	blx	r5
		usart_init_rs232(p_usart, &usart_settings,
  4005ee:	4a37      	ldr	r2, [pc, #220]	; (4006cc <main+0x130>)
  4005f0:	a904      	add	r1, sp, #16
  4005f2:	4620      	mov	r0, r4
  4005f4:	4b36      	ldr	r3, [pc, #216]	; (4006d0 <main+0x134>)
  4005f6:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4005f8:	4620      	mov	r0, r4
  4005fa:	4b36      	ldr	r3, [pc, #216]	; (4006d4 <main+0x138>)
  4005fc:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4005fe:	4620      	mov	r0, r4
  400600:	4b35      	ldr	r3, [pc, #212]	; (4006d8 <main+0x13c>)
  400602:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400604:	4f35      	ldr	r7, [pc, #212]	; (4006dc <main+0x140>)
  400606:	683b      	ldr	r3, [r7, #0]
  400608:	4631      	mov	r1, r6
  40060a:	6898      	ldr	r0, [r3, #8]
  40060c:	4c34      	ldr	r4, [pc, #208]	; (4006e0 <main+0x144>)
  40060e:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400610:	683b      	ldr	r3, [r7, #0]
  400612:	4631      	mov	r1, r6
  400614:	6858      	ldr	r0, [r3, #4]
  400616:	47a0      	blx	r4
	afec_enable(AFEC0);
  400618:	4c32      	ldr	r4, [pc, #200]	; (4006e4 <main+0x148>)
  40061a:	4620      	mov	r0, r4
  40061c:	4b32      	ldr	r3, [pc, #200]	; (4006e8 <main+0x14c>)
  40061e:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  400620:	a804      	add	r0, sp, #16
  400622:	4b32      	ldr	r3, [pc, #200]	; (4006ec <main+0x150>)
  400624:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  400626:	a904      	add	r1, sp, #16
  400628:	4620      	mov	r0, r4
  40062a:	4b31      	ldr	r3, [pc, #196]	; (4006f0 <main+0x154>)
  40062c:	4798      	blx	r3
	reg = afec->AFEC_MR;
  40062e:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  400630:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
  400634:	f043 0303 	orr.w	r3, r3, #3
	afec->AFEC_MR = reg;
  400638:	6063      	str	r3, [r4, #4]
	AFEC0->AFEC_MR |= 3;
  40063a:	6863      	ldr	r3, [r4, #4]
  40063c:	f043 0303 	orr.w	r3, r3, #3
  400640:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_1,	AFEC_Temp_callback, 1); 
  400642:	2301      	movs	r3, #1
  400644:	4a2b      	ldr	r2, [pc, #172]	; (4006f4 <main+0x158>)
  400646:	4619      	mov	r1, r3
  400648:	4620      	mov	r0, r4
  40064a:	4f2b      	ldr	r7, [pc, #172]	; (4006f8 <main+0x15c>)
  40064c:	47b8      	blx	r7
	afec_ch_get_config_defaults(&afec_ch_cfg);
  40064e:	a801      	add	r0, sp, #4
  400650:	4b2a      	ldr	r3, [pc, #168]	; (4006fc <main+0x160>)
  400652:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  400654:	f88d 6005 	strb.w	r6, [sp, #5]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  400658:	aa01      	add	r2, sp, #4
  40065a:	2101      	movs	r1, #1
  40065c:	4620      	mov	r0, r4
  40065e:	4b28      	ldr	r3, [pc, #160]	; (400700 <main+0x164>)
  400660:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  400662:	2301      	movs	r3, #1
  400664:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  400666:	f44f 7300 	mov.w	r3, #512	; 0x200
  40066a:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  40066c:	a802      	add	r0, sp, #8
  40066e:	4b25      	ldr	r3, [pc, #148]	; (400704 <main+0x168>)
  400670:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  400672:	a902      	add	r1, sp, #8
  400674:	4620      	mov	r0, r4
  400676:	4b24      	ldr	r3, [pc, #144]	; (400708 <main+0x16c>)
  400678:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40067a:	2302      	movs	r3, #2
  40067c:	6163      	str	r3, [r4, #20]
	
	/* inicializa e configura adc */
	config_ADC_TEMP();
  
	/* Output example information. */
	puts(STRING_HEADER);
  40067e:	4823      	ldr	r0, [pc, #140]	; (40070c <main+0x170>)
  400680:	4b23      	ldr	r3, [pc, #140]	; (400710 <main+0x174>)
  400682:	4798      	blx	r3
	
	TC_init(TC0, ID_TC0, 0, 100000);
  400684:	4b23      	ldr	r3, [pc, #140]	; (400714 <main+0x178>)
  400686:	4632      	mov	r2, r6
  400688:	2117      	movs	r1, #23
  40068a:	4823      	ldr	r0, [pc, #140]	; (400718 <main+0x17c>)
  40068c:	4c23      	ldr	r4, [pc, #140]	; (40071c <main+0x180>)
  40068e:	47a0      	blx	r4
  400690:	201e      	movs	r0, #30
  400692:	47a8      	blx	r5
	dacc_reset(DACC_BASE);
  400694:	4c22      	ldr	r4, [pc, #136]	; (400720 <main+0x184>)
  400696:	4620      	mov	r0, r4
  400698:	4b22      	ldr	r3, [pc, #136]	; (400724 <main+0x188>)
  40069a:	4798      	blx	r3
	dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  40069c:	4631      	mov	r1, r6
  40069e:	4620      	mov	r0, r4
  4006a0:	4b21      	ldr	r3, [pc, #132]	; (400728 <main+0x18c>)
  4006a2:	4798      	blx	r3
  4006a4:	e7fe      	b.n	4006a4 <main+0x108>
  4006a6:	bf00      	nop
  4006a8:	004007d9 	.word	0x004007d9
  4006ac:	00400f49 	.word	0x00400f49
  4006b0:	004008d5 	.word	0x004008d5
  4006b4:	40028000 	.word	0x40028000
  4006b8:	2043b42c 	.word	0x2043b42c
  4006bc:	0040038d 	.word	0x0040038d
  4006c0:	2043b428 	.word	0x2043b428
  4006c4:	004002b1 	.word	0x004002b1
  4006c8:	2043b424 	.word	0x2043b424
  4006cc:	08f0d180 	.word	0x08f0d180
  4006d0:	00401045 	.word	0x00401045
  4006d4:	00401099 	.word	0x00401099
  4006d8:	0040109f 	.word	0x0040109f
  4006dc:	20400020 	.word	0x20400020
  4006e0:	00401679 	.word	0x00401679
  4006e4:	4003c000 	.word	0x4003c000
  4006e8:	00400d09 	.word	0x00400d09
  4006ec:	00400b39 	.word	0x00400b39
  4006f0:	00400b89 	.word	0x00400b89
  4006f4:	00400461 	.word	0x00400461
  4006f8:	00400c89 	.word	0x00400c89
  4006fc:	00400b69 	.word	0x00400b69
  400700:	00400af5 	.word	0x00400af5
  400704:	00400b73 	.word	0x00400b73
  400708:	00400b25 	.word	0x00400b25
  40070c:	004043d0 	.word	0x004043d0
  400710:	00401669 	.word	0x00401669
  400714:	000186a0 	.word	0x000186a0
  400718:	4000c000 	.word	0x4000c000
  40071c:	00400515 	.word	0x00400515
  400720:	40040000 	.word	0x40040000
  400724:	004001ad 	.word	0x004001ad
  400728:	004001c1 	.word	0x004001c1

0040072c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40072c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40072e:	0189      	lsls	r1, r1, #6
  400730:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400732:	2402      	movs	r4, #2
  400734:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400736:	f04f 31ff 	mov.w	r1, #4294967295
  40073a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40073c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40073e:	605a      	str	r2, [r3, #4]
}
  400740:	f85d 4b04 	ldr.w	r4, [sp], #4
  400744:	4770      	bx	lr

00400746 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400746:	0189      	lsls	r1, r1, #6
  400748:	2305      	movs	r3, #5
  40074a:	5043      	str	r3, [r0, r1]
  40074c:	4770      	bx	lr

0040074e <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  40074e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400752:	614a      	str	r2, [r1, #20]
  400754:	4770      	bx	lr

00400756 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400756:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40075a:	61ca      	str	r2, [r1, #28]
  40075c:	4770      	bx	lr

0040075e <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40075e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400762:	6a08      	ldr	r0, [r1, #32]
}
  400764:	4770      	bx	lr

00400766 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400766:	b4f0      	push	{r4, r5, r6, r7}
  400768:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40076a:	2402      	movs	r4, #2
  40076c:	9401      	str	r4, [sp, #4]
  40076e:	2408      	movs	r4, #8
  400770:	9402      	str	r4, [sp, #8]
  400772:	2420      	movs	r4, #32
  400774:	9403      	str	r4, [sp, #12]
  400776:	2480      	movs	r4, #128	; 0x80
  400778:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40077a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40077c:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40077e:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400780:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400784:	d814      	bhi.n	4007b0 <tc_find_mck_divisor+0x4a>
  400786:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400788:	42a0      	cmp	r0, r4
  40078a:	d217      	bcs.n	4007bc <tc_find_mck_divisor+0x56>
  40078c:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40078e:	af01      	add	r7, sp, #4
  400790:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400794:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400798:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  40079a:	4284      	cmp	r4, r0
  40079c:	d30a      	bcc.n	4007b4 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40079e:	4286      	cmp	r6, r0
  4007a0:	d90d      	bls.n	4007be <tc_find_mck_divisor+0x58>
			ul_index++) {
  4007a2:	3501      	adds	r5, #1
	for (ul_index = 0;
  4007a4:	2d05      	cmp	r5, #5
  4007a6:	d1f3      	bne.n	400790 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4007a8:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4007aa:	b006      	add	sp, #24
  4007ac:	bcf0      	pop	{r4, r5, r6, r7}
  4007ae:	4770      	bx	lr
			return 0;
  4007b0:	2000      	movs	r0, #0
  4007b2:	e7fa      	b.n	4007aa <tc_find_mck_divisor+0x44>
  4007b4:	2000      	movs	r0, #0
  4007b6:	e7f8      	b.n	4007aa <tc_find_mck_divisor+0x44>
	return 1;
  4007b8:	2001      	movs	r0, #1
  4007ba:	e7f6      	b.n	4007aa <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4007bc:	2500      	movs	r5, #0
	if (p_uldiv) {
  4007be:	b12a      	cbz	r2, 4007cc <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4007c0:	a906      	add	r1, sp, #24
  4007c2:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4007c6:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4007ca:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4007cc:	2b00      	cmp	r3, #0
  4007ce:	d0f3      	beq.n	4007b8 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4007d0:	601d      	str	r5, [r3, #0]
	return 1;
  4007d2:	2001      	movs	r0, #1
  4007d4:	e7e9      	b.n	4007aa <tc_find_mck_divisor+0x44>
	...

004007d8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4007d8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4007da:	4810      	ldr	r0, [pc, #64]	; (40081c <sysclk_init+0x44>)
  4007dc:	4b10      	ldr	r3, [pc, #64]	; (400820 <sysclk_init+0x48>)
  4007de:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4007e0:	213e      	movs	r1, #62	; 0x3e
  4007e2:	2000      	movs	r0, #0
  4007e4:	4b0f      	ldr	r3, [pc, #60]	; (400824 <sysclk_init+0x4c>)
  4007e6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4007e8:	4c0f      	ldr	r4, [pc, #60]	; (400828 <sysclk_init+0x50>)
  4007ea:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4007ec:	2800      	cmp	r0, #0
  4007ee:	d0fc      	beq.n	4007ea <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4007f0:	4b0e      	ldr	r3, [pc, #56]	; (40082c <sysclk_init+0x54>)
  4007f2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4007f4:	4a0e      	ldr	r2, [pc, #56]	; (400830 <sysclk_init+0x58>)
  4007f6:	4b0f      	ldr	r3, [pc, #60]	; (400834 <sysclk_init+0x5c>)
  4007f8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4007fa:	4c0f      	ldr	r4, [pc, #60]	; (400838 <sysclk_init+0x60>)
  4007fc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4007fe:	2800      	cmp	r0, #0
  400800:	d0fc      	beq.n	4007fc <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400802:	2002      	movs	r0, #2
  400804:	4b0d      	ldr	r3, [pc, #52]	; (40083c <sysclk_init+0x64>)
  400806:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400808:	2000      	movs	r0, #0
  40080a:	4b0d      	ldr	r3, [pc, #52]	; (400840 <sysclk_init+0x68>)
  40080c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40080e:	4b0d      	ldr	r3, [pc, #52]	; (400844 <sysclk_init+0x6c>)
  400810:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400812:	4802      	ldr	r0, [pc, #8]	; (40081c <sysclk_init+0x44>)
  400814:	4b02      	ldr	r3, [pc, #8]	; (400820 <sysclk_init+0x48>)
  400816:	4798      	blx	r3
  400818:	bd10      	pop	{r4, pc}
  40081a:	bf00      	nop
  40081c:	11e1a300 	.word	0x11e1a300
  400820:	004012a9 	.word	0x004012a9
  400824:	00400ec5 	.word	0x00400ec5
  400828:	00400f19 	.word	0x00400f19
  40082c:	00400f29 	.word	0x00400f29
  400830:	20183f01 	.word	0x20183f01
  400834:	400e0600 	.word	0x400e0600
  400838:	00400f39 	.word	0x00400f39
  40083c:	00400e29 	.word	0x00400e29
  400840:	00400e61 	.word	0x00400e61
  400844:	0040119d 	.word	0x0040119d

00400848 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40084c:	b980      	cbnz	r0, 400870 <_read+0x28>
  40084e:	460c      	mov	r4, r1
  400850:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400852:	2a00      	cmp	r2, #0
  400854:	dd0f      	ble.n	400876 <_read+0x2e>
  400856:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400858:	4e08      	ldr	r6, [pc, #32]	; (40087c <_read+0x34>)
  40085a:	4d09      	ldr	r5, [pc, #36]	; (400880 <_read+0x38>)
  40085c:	6830      	ldr	r0, [r6, #0]
  40085e:	4621      	mov	r1, r4
  400860:	682b      	ldr	r3, [r5, #0]
  400862:	4798      	blx	r3
		ptr++;
  400864:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400866:	42bc      	cmp	r4, r7
  400868:	d1f8      	bne.n	40085c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40086a:	4640      	mov	r0, r8
  40086c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400870:	f04f 38ff 	mov.w	r8, #4294967295
  400874:	e7f9      	b.n	40086a <_read+0x22>
	for (; len > 0; --len) {
  400876:	4680      	mov	r8, r0
  400878:	e7f7      	b.n	40086a <_read+0x22>
  40087a:	bf00      	nop
  40087c:	2043b42c 	.word	0x2043b42c
  400880:	2043b424 	.word	0x2043b424

00400884 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400884:	3801      	subs	r0, #1
  400886:	2802      	cmp	r0, #2
  400888:	d815      	bhi.n	4008b6 <_write+0x32>
{
  40088a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40088e:	460e      	mov	r6, r1
  400890:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400892:	b19a      	cbz	r2, 4008bc <_write+0x38>
  400894:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400896:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4008d0 <_write+0x4c>
  40089a:	4f0c      	ldr	r7, [pc, #48]	; (4008cc <_write+0x48>)
  40089c:	f8d8 0000 	ldr.w	r0, [r8]
  4008a0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4008a4:	683b      	ldr	r3, [r7, #0]
  4008a6:	4798      	blx	r3
  4008a8:	2800      	cmp	r0, #0
  4008aa:	db0a      	blt.n	4008c2 <_write+0x3e>
  4008ac:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4008ae:	3c01      	subs	r4, #1
  4008b0:	d1f4      	bne.n	40089c <_write+0x18>
  4008b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4008b6:	f04f 30ff 	mov.w	r0, #4294967295
  4008ba:	4770      	bx	lr
	for (; len != 0; --len) {
  4008bc:	4610      	mov	r0, r2
  4008be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4008c2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4008c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008ca:	bf00      	nop
  4008cc:	2043b428 	.word	0x2043b428
  4008d0:	2043b42c 	.word	0x2043b42c

004008d4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4008d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4008d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4008da:	4b5c      	ldr	r3, [pc, #368]	; (400a4c <board_init+0x178>)
  4008dc:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4008de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008e2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4008e6:	4b5a      	ldr	r3, [pc, #360]	; (400a50 <board_init+0x17c>)
  4008e8:	2200      	movs	r2, #0
  4008ea:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4008ee:	695a      	ldr	r2, [r3, #20]
  4008f0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4008f4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4008f6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008fa:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4008fe:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400902:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400906:	f007 0007 	and.w	r0, r7, #7
  40090a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  40090c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400910:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400914:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400918:	f3bf 8f4f 	dsb	sy
  40091c:	f04f 34ff 	mov.w	r4, #4294967295
  400920:	fa04 fc00 	lsl.w	ip, r4, r0
  400924:	fa06 f000 	lsl.w	r0, r6, r0
  400928:	fa04 f40e 	lsl.w	r4, r4, lr
  40092c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400930:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400932:	463a      	mov	r2, r7
  400934:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400936:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  40093a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40093e:	3a01      	subs	r2, #1
  400940:	4423      	add	r3, r4
  400942:	f1b2 3fff 	cmp.w	r2, #4294967295
  400946:	d1f6      	bne.n	400936 <board_init+0x62>
        } while(sets--);
  400948:	3e01      	subs	r6, #1
  40094a:	4460      	add	r0, ip
  40094c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400950:	d1ef      	bne.n	400932 <board_init+0x5e>
  400952:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400956:	4b3e      	ldr	r3, [pc, #248]	; (400a50 <board_init+0x17c>)
  400958:	695a      	ldr	r2, [r3, #20]
  40095a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40095e:	615a      	str	r2, [r3, #20]
  400960:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400964:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400968:	4a3a      	ldr	r2, [pc, #232]	; (400a54 <board_init+0x180>)
  40096a:	493b      	ldr	r1, [pc, #236]	; (400a58 <board_init+0x184>)
  40096c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40096e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400972:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400974:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400978:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40097c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400980:	f022 0201 	bic.w	r2, r2, #1
  400984:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400988:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40098c:	f022 0201 	bic.w	r2, r2, #1
  400990:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400994:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400998:	f3bf 8f6f 	isb	sy
  40099c:	200a      	movs	r0, #10
  40099e:	4c2f      	ldr	r4, [pc, #188]	; (400a5c <board_init+0x188>)
  4009a0:	47a0      	blx	r4
  4009a2:	200b      	movs	r0, #11
  4009a4:	47a0      	blx	r4
  4009a6:	200c      	movs	r0, #12
  4009a8:	47a0      	blx	r4
  4009aa:	2010      	movs	r0, #16
  4009ac:	47a0      	blx	r4
  4009ae:	2011      	movs	r0, #17
  4009b0:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4009b2:	4b2b      	ldr	r3, [pc, #172]	; (400a60 <board_init+0x18c>)
  4009b4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4009b8:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009ba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009be:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4009c0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4009c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4009c8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009ca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4009ce:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4009d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009d4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4009d6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4009d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4009dc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009de:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4009e2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009e4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009e6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4009ea:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4009ec:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4009f0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4009f4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4009f8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009fc:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4009fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a02:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a04:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a0a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a0c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400a10:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a12:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a14:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400a18:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a1a:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a1c:	4a11      	ldr	r2, [pc, #68]	; (400a64 <board_init+0x190>)
  400a1e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400a22:	f043 0310 	orr.w	r3, r3, #16
  400a26:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400a2a:	4b0f      	ldr	r3, [pc, #60]	; (400a68 <board_init+0x194>)
  400a2c:	2210      	movs	r2, #16
  400a2e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a30:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a34:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a36:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400a3c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a3e:	4311      	orrs	r1, r2
  400a40:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400a42:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a44:	4311      	orrs	r1, r2
  400a46:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a48:	605a      	str	r2, [r3, #4]
  400a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a4c:	400e1850 	.word	0x400e1850
  400a50:	e000ed00 	.word	0xe000ed00
  400a54:	400e0c00 	.word	0x400e0c00
  400a58:	5a00080c 	.word	0x5a00080c
  400a5c:	00400f49 	.word	0x00400f49
  400a60:	400e1200 	.word	0x400e1200
  400a64:	40088000 	.word	0x40088000
  400a68:	400e1000 	.word	0x400e1000

00400a6c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400a6c:	b570      	push	{r4, r5, r6, lr}
  400a6e:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400a70:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400a72:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400a74:	4013      	ands	r3, r2
  400a76:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400a78:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400a7a:	4e1c      	ldr	r6, [pc, #112]	; (400aec <afec_process_callback+0x80>)
  400a7c:	4d1c      	ldr	r5, [pc, #112]	; (400af0 <afec_process_callback+0x84>)
  400a7e:	42a8      	cmp	r0, r5
  400a80:	bf14      	ite	ne
  400a82:	2000      	movne	r0, #0
  400a84:	2001      	moveq	r0, #1
  400a86:	0105      	lsls	r5, r0, #4
  400a88:	e00b      	b.n	400aa2 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400a8a:	2c0e      	cmp	r4, #14
  400a8c:	d81e      	bhi.n	400acc <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400a8e:	9a01      	ldr	r2, [sp, #4]
  400a90:	f104 010c 	add.w	r1, r4, #12
  400a94:	2301      	movs	r3, #1
  400a96:	408b      	lsls	r3, r1
  400a98:	4213      	tst	r3, r2
  400a9a:	d110      	bne.n	400abe <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400a9c:	3401      	adds	r4, #1
  400a9e:	2c10      	cmp	r4, #16
  400aa0:	d022      	beq.n	400ae8 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400aa2:	2c0b      	cmp	r4, #11
  400aa4:	d8f1      	bhi.n	400a8a <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400aa6:	9a01      	ldr	r2, [sp, #4]
  400aa8:	2301      	movs	r3, #1
  400aaa:	40a3      	lsls	r3, r4
  400aac:	4213      	tst	r3, r2
  400aae:	d0f5      	beq.n	400a9c <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400ab0:	192b      	adds	r3, r5, r4
  400ab2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400ab6:	2b00      	cmp	r3, #0
  400ab8:	d0f0      	beq.n	400a9c <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400aba:	4798      	blx	r3
  400abc:	e7ee      	b.n	400a9c <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400abe:	192b      	adds	r3, r5, r4
  400ac0:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400ac4:	2b00      	cmp	r3, #0
  400ac6:	d0e9      	beq.n	400a9c <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400ac8:	4798      	blx	r3
  400aca:	e7e7      	b.n	400a9c <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400acc:	9a01      	ldr	r2, [sp, #4]
  400ace:	f104 010f 	add.w	r1, r4, #15
  400ad2:	2301      	movs	r3, #1
  400ad4:	408b      	lsls	r3, r1
  400ad6:	4213      	tst	r3, r2
  400ad8:	d0e0      	beq.n	400a9c <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400ada:	192b      	adds	r3, r5, r4
  400adc:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400ae0:	2b00      	cmp	r3, #0
  400ae2:	d0db      	beq.n	400a9c <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400ae4:	4798      	blx	r3
  400ae6:	e7d9      	b.n	400a9c <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400ae8:	b002      	add	sp, #8
  400aea:	bd70      	pop	{r4, r5, r6, pc}
  400aec:	2043b430 	.word	0x2043b430
  400af0:	40064000 	.word	0x40064000

00400af4 <afec_ch_set_config>:
{
  400af4:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400af6:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400af8:	2301      	movs	r3, #1
  400afa:	408b      	lsls	r3, r1
  400afc:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400b00:	7815      	ldrb	r5, [r2, #0]
  400b02:	2d00      	cmp	r5, #0
  400b04:	bf08      	it	eq
  400b06:	2300      	moveq	r3, #0
  400b08:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400b0a:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400b0c:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400b0e:	004b      	lsls	r3, r1, #1
  400b10:	2103      	movs	r1, #3
  400b12:	4099      	lsls	r1, r3
  400b14:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400b18:	7851      	ldrb	r1, [r2, #1]
  400b1a:	4099      	lsls	r1, r3
  400b1c:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400b1e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400b20:	bc30      	pop	{r4, r5}
  400b22:	4770      	bx	lr

00400b24 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400b24:	784b      	ldrb	r3, [r1, #1]
  400b26:	780a      	ldrb	r2, [r1, #0]
  400b28:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400b2a:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400b2c:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400b2e:	884b      	ldrh	r3, [r1, #2]
  400b30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400b34:	6743      	str	r3, [r0, #116]	; 0x74
  400b36:	4770      	bx	lr

00400b38 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400b38:	2200      	movs	r2, #0
  400b3a:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400b3c:	4b08      	ldr	r3, [pc, #32]	; (400b60 <afec_get_config_defaults+0x28>)
  400b3e:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400b40:	4b08      	ldr	r3, [pc, #32]	; (400b64 <afec_get_config_defaults+0x2c>)
  400b42:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400b44:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400b48:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400b4a:	2302      	movs	r3, #2
  400b4c:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400b4e:	2301      	movs	r3, #1
  400b50:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400b52:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400b54:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400b56:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400b58:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400b5a:	7583      	strb	r3, [r0, #22]
  400b5c:	4770      	bx	lr
  400b5e:	bf00      	nop
  400b60:	11e1a300 	.word	0x11e1a300
  400b64:	005b8d80 	.word	0x005b8d80

00400b68 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400b68:	2300      	movs	r3, #0
  400b6a:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400b6c:	2301      	movs	r3, #1
  400b6e:	7043      	strb	r3, [r0, #1]
  400b70:	4770      	bx	lr

00400b72 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  400b72:	2300      	movs	r3, #0
  400b74:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400b76:	2320      	movs	r3, #32
  400b78:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400b7a:	23ff      	movs	r3, #255	; 0xff
  400b7c:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400b7e:	f640 73ff 	movw	r3, #4095	; 0xfff
  400b82:	8083      	strh	r3, [r0, #4]
  400b84:	4770      	bx	lr
	...

00400b88 <afec_init>:
	return afec->AFEC_ISR;
  400b88:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400b8a:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400b8e:	d001      	beq.n	400b94 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400b90:	2019      	movs	r0, #25
  400b92:	4770      	bx	lr
{
  400b94:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400b96:	2301      	movs	r3, #1
  400b98:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400b9a:	7ccb      	ldrb	r3, [r1, #19]
  400b9c:	2b00      	cmp	r3, #0
  400b9e:	bf18      	it	ne
  400ba0:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400ba4:	684b      	ldr	r3, [r1, #4]
  400ba6:	688c      	ldr	r4, [r1, #8]
  400ba8:	fbb3 f3f4 	udiv	r3, r3, r4
  400bac:	3b01      	subs	r3, #1
  400bae:	021b      	lsls	r3, r3, #8
  400bb0:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400bb2:	68cc      	ldr	r4, [r1, #12]
  400bb4:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400bb8:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400bba:	7c0c      	ldrb	r4, [r1, #16]
  400bbc:	0624      	lsls	r4, r4, #24
  400bbe:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400bc2:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400bc4:	7c4c      	ldrb	r4, [r1, #17]
  400bc6:	0724      	lsls	r4, r4, #28
  400bc8:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400bcc:	4323      	orrs	r3, r4
  400bce:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400bd0:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400bd2:	7d0b      	ldrb	r3, [r1, #20]
  400bd4:	2b00      	cmp	r3, #0
  400bd6:	bf14      	ite	ne
  400bd8:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400bdc:	2300      	moveq	r3, #0
  400bde:	680a      	ldr	r2, [r1, #0]
  400be0:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400be2:	7d4a      	ldrb	r2, [r1, #21]
  400be4:	2a00      	cmp	r2, #0
  400be6:	bf14      	ite	ne
  400be8:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400bec:	2200      	moveq	r2, #0
			(config->resolution) |
  400bee:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400bf0:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400bf2:	7d8b      	ldrb	r3, [r1, #22]
  400bf4:	021b      	lsls	r3, r3, #8
  400bf6:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400bfa:	f043 030c 	orr.w	r3, r3, #12
  400bfe:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400c02:	4b0f      	ldr	r3, [pc, #60]	; (400c40 <afec_init+0xb8>)
  400c04:	4298      	cmp	r0, r3
  400c06:	d006      	beq.n	400c16 <afec_init+0x8e>
	if(afec == AFEC1) {
  400c08:	4b0e      	ldr	r3, [pc, #56]	; (400c44 <afec_init+0xbc>)
  400c0a:	4298      	cmp	r0, r3
  400c0c:	d00d      	beq.n	400c2a <afec_init+0xa2>
	return STATUS_OK;
  400c0e:	2000      	movs	r0, #0
}
  400c10:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c14:	4770      	bx	lr
  400c16:	4b0c      	ldr	r3, [pc, #48]	; (400c48 <afec_init+0xc0>)
  400c18:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400c1c:	2200      	movs	r2, #0
  400c1e:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400c22:	428b      	cmp	r3, r1
  400c24:	d1fb      	bne.n	400c1e <afec_init+0x96>
	return STATUS_OK;
  400c26:	2000      	movs	r0, #0
  400c28:	e7f2      	b.n	400c10 <afec_init+0x88>
  400c2a:	4b08      	ldr	r3, [pc, #32]	; (400c4c <afec_init+0xc4>)
  400c2c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400c30:	2200      	movs	r2, #0
  400c32:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400c36:	428b      	cmp	r3, r1
  400c38:	d1fb      	bne.n	400c32 <afec_init+0xaa>
	return STATUS_OK;
  400c3a:	2000      	movs	r0, #0
  400c3c:	e7e8      	b.n	400c10 <afec_init+0x88>
  400c3e:	bf00      	nop
  400c40:	4003c000 	.word	0x4003c000
  400c44:	40064000 	.word	0x40064000
  400c48:	2043b42c 	.word	0x2043b42c
  400c4c:	2043b470 	.word	0x2043b470

00400c50 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400c50:	4b0c      	ldr	r3, [pc, #48]	; (400c84 <afec_enable_interrupt+0x34>)
  400c52:	4299      	cmp	r1, r3
  400c54:	d007      	beq.n	400c66 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400c56:	290b      	cmp	r1, #11
  400c58:	d80b      	bhi.n	400c72 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400c5a:	d006      	beq.n	400c6a <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400c5c:	2301      	movs	r3, #1
  400c5e:	fa03 f101 	lsl.w	r1, r3, r1
  400c62:	6241      	str	r1, [r0, #36]	; 0x24
  400c64:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400c66:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400c68:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400c6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c6e:	6243      	str	r3, [r0, #36]	; 0x24
  400c70:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400c72:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400c74:	bf94      	ite	ls
  400c76:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400c78:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400c7a:	2301      	movs	r3, #1
  400c7c:	fa03 f101 	lsl.w	r1, r3, r1
  400c80:	6241      	str	r1, [r0, #36]	; 0x24
  400c82:	4770      	bx	lr
  400c84:	47000fff 	.word	0x47000fff

00400c88 <afec_set_callback>:
{
  400c88:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400c8a:	4c11      	ldr	r4, [pc, #68]	; (400cd0 <afec_set_callback+0x48>)
  400c8c:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400c8e:	bf0c      	ite	eq
  400c90:	2410      	moveq	r4, #16
  400c92:	2400      	movne	r4, #0
  400c94:	440c      	add	r4, r1
  400c96:	4d0f      	ldr	r5, [pc, #60]	; (400cd4 <afec_set_callback+0x4c>)
  400c98:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400c9c:	d10a      	bne.n	400cb4 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400c9e:	4a0e      	ldr	r2, [pc, #56]	; (400cd8 <afec_set_callback+0x50>)
  400ca0:	f44f 7480 	mov.w	r4, #256	; 0x100
  400ca4:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400ca8:	015b      	lsls	r3, r3, #5
  400caa:	b2db      	uxtb	r3, r3
  400cac:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400cb0:	6054      	str	r4, [r2, #4]
  400cb2:	e009      	b.n	400cc8 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400cb4:	4a08      	ldr	r2, [pc, #32]	; (400cd8 <afec_set_callback+0x50>)
  400cb6:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400cba:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400cbe:	015b      	lsls	r3, r3, #5
  400cc0:	b2db      	uxtb	r3, r3
  400cc2:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400cc6:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400cc8:	4b04      	ldr	r3, [pc, #16]	; (400cdc <afec_set_callback+0x54>)
  400cca:	4798      	blx	r3
  400ccc:	bd38      	pop	{r3, r4, r5, pc}
  400cce:	bf00      	nop
  400cd0:	40064000 	.word	0x40064000
  400cd4:	2043b430 	.word	0x2043b430
  400cd8:	e000e100 	.word	0xe000e100
  400cdc:	00400c51 	.word	0x00400c51

00400ce0 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400ce0:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400ce2:	4802      	ldr	r0, [pc, #8]	; (400cec <AFEC0_Handler+0xc>)
  400ce4:	4b02      	ldr	r3, [pc, #8]	; (400cf0 <AFEC0_Handler+0x10>)
  400ce6:	4798      	blx	r3
  400ce8:	bd08      	pop	{r3, pc}
  400cea:	bf00      	nop
  400cec:	4003c000 	.word	0x4003c000
  400cf0:	00400a6d 	.word	0x00400a6d

00400cf4 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400cf4:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400cf6:	4802      	ldr	r0, [pc, #8]	; (400d00 <AFEC1_Handler+0xc>)
  400cf8:	4b02      	ldr	r3, [pc, #8]	; (400d04 <AFEC1_Handler+0x10>)
  400cfa:	4798      	blx	r3
  400cfc:	bd08      	pop	{r3, pc}
  400cfe:	bf00      	nop
  400d00:	40064000 	.word	0x40064000
  400d04:	00400a6d 	.word	0x00400a6d

00400d08 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400d08:	b500      	push	{lr}
  400d0a:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400d0c:	4b13      	ldr	r3, [pc, #76]	; (400d5c <afec_enable+0x54>)
  400d0e:	4298      	cmp	r0, r3
  400d10:	bf0c      	ite	eq
  400d12:	2028      	moveq	r0, #40	; 0x28
  400d14:	201d      	movne	r0, #29
  400d16:	4b12      	ldr	r3, [pc, #72]	; (400d60 <afec_enable+0x58>)
  400d18:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400d1a:	4b12      	ldr	r3, [pc, #72]	; (400d64 <afec_enable+0x5c>)
  400d1c:	789b      	ldrb	r3, [r3, #2]
  400d1e:	2bff      	cmp	r3, #255	; 0xff
  400d20:	d01a      	beq.n	400d58 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400d22:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400d26:	fab3 f383 	clz	r3, r3
  400d2a:	095b      	lsrs	r3, r3, #5
  400d2c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400d2e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400d30:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400d34:	2200      	movs	r2, #0
  400d36:	4b0c      	ldr	r3, [pc, #48]	; (400d68 <afec_enable+0x60>)
  400d38:	701a      	strb	r2, [r3, #0]
	return flags;
  400d3a:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400d3c:	4a09      	ldr	r2, [pc, #36]	; (400d64 <afec_enable+0x5c>)
  400d3e:	7893      	ldrb	r3, [r2, #2]
  400d40:	3301      	adds	r3, #1
  400d42:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400d44:	b129      	cbz	r1, 400d52 <afec_enable+0x4a>
		cpu_irq_enable();
  400d46:	2201      	movs	r2, #1
  400d48:	4b07      	ldr	r3, [pc, #28]	; (400d68 <afec_enable+0x60>)
  400d4a:	701a      	strb	r2, [r3, #0]
  400d4c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400d50:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400d52:	b003      	add	sp, #12
  400d54:	f85d fb04 	ldr.w	pc, [sp], #4
  400d58:	e7fe      	b.n	400d58 <afec_enable+0x50>
  400d5a:	bf00      	nop
  400d5c:	40064000 	.word	0x40064000
  400d60:	00400f49 	.word	0x00400f49
  400d64:	2043b41c 	.word	0x2043b41c
  400d68:	20400018 	.word	0x20400018

00400d6c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d6c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d6e:	4770      	bx	lr

00400d70 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d70:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d72:	4770      	bx	lr

00400d74 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d78:	4604      	mov	r4, r0
  400d7a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d7c:	4b0e      	ldr	r3, [pc, #56]	; (400db8 <pio_handler_process+0x44>)
  400d7e:	4798      	blx	r3
  400d80:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d82:	4620      	mov	r0, r4
  400d84:	4b0d      	ldr	r3, [pc, #52]	; (400dbc <pio_handler_process+0x48>)
  400d86:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400d88:	4005      	ands	r5, r0
  400d8a:	d013      	beq.n	400db4 <pio_handler_process+0x40>
  400d8c:	4c0c      	ldr	r4, [pc, #48]	; (400dc0 <pio_handler_process+0x4c>)
  400d8e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400d92:	e003      	b.n	400d9c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d94:	42b4      	cmp	r4, r6
  400d96:	d00d      	beq.n	400db4 <pio_handler_process+0x40>
  400d98:	3410      	adds	r4, #16
		while (status != 0) {
  400d9a:	b15d      	cbz	r5, 400db4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400d9c:	6820      	ldr	r0, [r4, #0]
  400d9e:	4540      	cmp	r0, r8
  400da0:	d1f8      	bne.n	400d94 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400da2:	6861      	ldr	r1, [r4, #4]
  400da4:	4229      	tst	r1, r5
  400da6:	d0f5      	beq.n	400d94 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400da8:	68e3      	ldr	r3, [r4, #12]
  400daa:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400dac:	6863      	ldr	r3, [r4, #4]
  400dae:	ea25 0503 	bic.w	r5, r5, r3
  400db2:	e7ef      	b.n	400d94 <pio_handler_process+0x20>
  400db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400db8:	00400d6d 	.word	0x00400d6d
  400dbc:	00400d71 	.word	0x00400d71
  400dc0:	2043b370 	.word	0x2043b370

00400dc4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400dc4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400dc6:	210a      	movs	r1, #10
  400dc8:	4801      	ldr	r0, [pc, #4]	; (400dd0 <PIOA_Handler+0xc>)
  400dca:	4b02      	ldr	r3, [pc, #8]	; (400dd4 <PIOA_Handler+0x10>)
  400dcc:	4798      	blx	r3
  400dce:	bd08      	pop	{r3, pc}
  400dd0:	400e0e00 	.word	0x400e0e00
  400dd4:	00400d75 	.word	0x00400d75

00400dd8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400dd8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400dda:	210b      	movs	r1, #11
  400ddc:	4801      	ldr	r0, [pc, #4]	; (400de4 <PIOB_Handler+0xc>)
  400dde:	4b02      	ldr	r3, [pc, #8]	; (400de8 <PIOB_Handler+0x10>)
  400de0:	4798      	blx	r3
  400de2:	bd08      	pop	{r3, pc}
  400de4:	400e1000 	.word	0x400e1000
  400de8:	00400d75 	.word	0x00400d75

00400dec <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400dec:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400dee:	210c      	movs	r1, #12
  400df0:	4801      	ldr	r0, [pc, #4]	; (400df8 <PIOC_Handler+0xc>)
  400df2:	4b02      	ldr	r3, [pc, #8]	; (400dfc <PIOC_Handler+0x10>)
  400df4:	4798      	blx	r3
  400df6:	bd08      	pop	{r3, pc}
  400df8:	400e1200 	.word	0x400e1200
  400dfc:	00400d75 	.word	0x00400d75

00400e00 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e00:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e02:	2110      	movs	r1, #16
  400e04:	4801      	ldr	r0, [pc, #4]	; (400e0c <PIOD_Handler+0xc>)
  400e06:	4b02      	ldr	r3, [pc, #8]	; (400e10 <PIOD_Handler+0x10>)
  400e08:	4798      	blx	r3
  400e0a:	bd08      	pop	{r3, pc}
  400e0c:	400e1400 	.word	0x400e1400
  400e10:	00400d75 	.word	0x00400d75

00400e14 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e14:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e16:	2111      	movs	r1, #17
  400e18:	4801      	ldr	r0, [pc, #4]	; (400e20 <PIOE_Handler+0xc>)
  400e1a:	4b02      	ldr	r3, [pc, #8]	; (400e24 <PIOE_Handler+0x10>)
  400e1c:	4798      	blx	r3
  400e1e:	bd08      	pop	{r3, pc}
  400e20:	400e1600 	.word	0x400e1600
  400e24:	00400d75 	.word	0x00400d75

00400e28 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e28:	2803      	cmp	r0, #3
  400e2a:	d011      	beq.n	400e50 <pmc_mck_set_division+0x28>
  400e2c:	2804      	cmp	r0, #4
  400e2e:	d012      	beq.n	400e56 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e30:	2802      	cmp	r0, #2
  400e32:	bf0c      	ite	eq
  400e34:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400e38:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e3a:	4a08      	ldr	r2, [pc, #32]	; (400e5c <pmc_mck_set_division+0x34>)
  400e3c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e42:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400e44:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e46:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e48:	f013 0f08 	tst.w	r3, #8
  400e4c:	d0fb      	beq.n	400e46 <pmc_mck_set_division+0x1e>
}
  400e4e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e50:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e54:	e7f1      	b.n	400e3a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e56:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e5a:	e7ee      	b.n	400e3a <pmc_mck_set_division+0x12>
  400e5c:	400e0600 	.word	0x400e0600

00400e60 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e60:	4a17      	ldr	r2, [pc, #92]	; (400ec0 <pmc_switch_mck_to_pllack+0x60>)
  400e62:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e68:	4318      	orrs	r0, r3
  400e6a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e6c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e6e:	f013 0f08 	tst.w	r3, #8
  400e72:	d10a      	bne.n	400e8a <pmc_switch_mck_to_pllack+0x2a>
  400e74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e78:	4911      	ldr	r1, [pc, #68]	; (400ec0 <pmc_switch_mck_to_pllack+0x60>)
  400e7a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e7c:	f012 0f08 	tst.w	r2, #8
  400e80:	d103      	bne.n	400e8a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e82:	3b01      	subs	r3, #1
  400e84:	d1f9      	bne.n	400e7a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400e86:	2001      	movs	r0, #1
  400e88:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400e8a:	4a0d      	ldr	r2, [pc, #52]	; (400ec0 <pmc_switch_mck_to_pllack+0x60>)
  400e8c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e8e:	f023 0303 	bic.w	r3, r3, #3
  400e92:	f043 0302 	orr.w	r3, r3, #2
  400e96:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e98:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e9a:	f013 0f08 	tst.w	r3, #8
  400e9e:	d10a      	bne.n	400eb6 <pmc_switch_mck_to_pllack+0x56>
  400ea0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ea4:	4906      	ldr	r1, [pc, #24]	; (400ec0 <pmc_switch_mck_to_pllack+0x60>)
  400ea6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ea8:	f012 0f08 	tst.w	r2, #8
  400eac:	d105      	bne.n	400eba <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400eae:	3b01      	subs	r3, #1
  400eb0:	d1f9      	bne.n	400ea6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400eb2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400eb4:	4770      	bx	lr
	return 0;
  400eb6:	2000      	movs	r0, #0
  400eb8:	4770      	bx	lr
  400eba:	2000      	movs	r0, #0
  400ebc:	4770      	bx	lr
  400ebe:	bf00      	nop
  400ec0:	400e0600 	.word	0x400e0600

00400ec4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ec4:	b9a0      	cbnz	r0, 400ef0 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ec6:	480e      	ldr	r0, [pc, #56]	; (400f00 <pmc_switch_mainck_to_xtal+0x3c>)
  400ec8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400eca:	0209      	lsls	r1, r1, #8
  400ecc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400ece:	4a0d      	ldr	r2, [pc, #52]	; (400f04 <pmc_switch_mainck_to_xtal+0x40>)
  400ed0:	401a      	ands	r2, r3
  400ed2:	4b0d      	ldr	r3, [pc, #52]	; (400f08 <pmc_switch_mainck_to_xtal+0x44>)
  400ed4:	4313      	orrs	r3, r2
  400ed6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ed8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400eda:	4602      	mov	r2, r0
  400edc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ede:	f013 0f01 	tst.w	r3, #1
  400ee2:	d0fb      	beq.n	400edc <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400ee4:	4a06      	ldr	r2, [pc, #24]	; (400f00 <pmc_switch_mainck_to_xtal+0x3c>)
  400ee6:	6a11      	ldr	r1, [r2, #32]
  400ee8:	4b08      	ldr	r3, [pc, #32]	; (400f0c <pmc_switch_mainck_to_xtal+0x48>)
  400eea:	430b      	orrs	r3, r1
  400eec:	6213      	str	r3, [r2, #32]
  400eee:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ef0:	4903      	ldr	r1, [pc, #12]	; (400f00 <pmc_switch_mainck_to_xtal+0x3c>)
  400ef2:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ef4:	4a06      	ldr	r2, [pc, #24]	; (400f10 <pmc_switch_mainck_to_xtal+0x4c>)
  400ef6:	401a      	ands	r2, r3
  400ef8:	4b06      	ldr	r3, [pc, #24]	; (400f14 <pmc_switch_mainck_to_xtal+0x50>)
  400efa:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400efc:	620b      	str	r3, [r1, #32]
  400efe:	4770      	bx	lr
  400f00:	400e0600 	.word	0x400e0600
  400f04:	ffc8fffc 	.word	0xffc8fffc
  400f08:	00370001 	.word	0x00370001
  400f0c:	01370000 	.word	0x01370000
  400f10:	fec8fffc 	.word	0xfec8fffc
  400f14:	01370002 	.word	0x01370002

00400f18 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f18:	4b02      	ldr	r3, [pc, #8]	; (400f24 <pmc_osc_is_ready_mainck+0xc>)
  400f1a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f1c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f20:	4770      	bx	lr
  400f22:	bf00      	nop
  400f24:	400e0600 	.word	0x400e0600

00400f28 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f28:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f2c:	4b01      	ldr	r3, [pc, #4]	; (400f34 <pmc_disable_pllack+0xc>)
  400f2e:	629a      	str	r2, [r3, #40]	; 0x28
  400f30:	4770      	bx	lr
  400f32:	bf00      	nop
  400f34:	400e0600 	.word	0x400e0600

00400f38 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f38:	4b02      	ldr	r3, [pc, #8]	; (400f44 <pmc_is_locked_pllack+0xc>)
  400f3a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f3c:	f000 0002 	and.w	r0, r0, #2
  400f40:	4770      	bx	lr
  400f42:	bf00      	nop
  400f44:	400e0600 	.word	0x400e0600

00400f48 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f48:	283f      	cmp	r0, #63	; 0x3f
  400f4a:	d81e      	bhi.n	400f8a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f4c:	281f      	cmp	r0, #31
  400f4e:	d80c      	bhi.n	400f6a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f50:	4b11      	ldr	r3, [pc, #68]	; (400f98 <pmc_enable_periph_clk+0x50>)
  400f52:	699a      	ldr	r2, [r3, #24]
  400f54:	2301      	movs	r3, #1
  400f56:	4083      	lsls	r3, r0
  400f58:	4393      	bics	r3, r2
  400f5a:	d018      	beq.n	400f8e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f5c:	2301      	movs	r3, #1
  400f5e:	fa03 f000 	lsl.w	r0, r3, r0
  400f62:	4b0d      	ldr	r3, [pc, #52]	; (400f98 <pmc_enable_periph_clk+0x50>)
  400f64:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f66:	2000      	movs	r0, #0
  400f68:	4770      	bx	lr
		ul_id -= 32;
  400f6a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f6c:	4b0a      	ldr	r3, [pc, #40]	; (400f98 <pmc_enable_periph_clk+0x50>)
  400f6e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f72:	2301      	movs	r3, #1
  400f74:	4083      	lsls	r3, r0
  400f76:	4393      	bics	r3, r2
  400f78:	d00b      	beq.n	400f92 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f7a:	2301      	movs	r3, #1
  400f7c:	fa03 f000 	lsl.w	r0, r3, r0
  400f80:	4b05      	ldr	r3, [pc, #20]	; (400f98 <pmc_enable_periph_clk+0x50>)
  400f82:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400f86:	2000      	movs	r0, #0
  400f88:	4770      	bx	lr
		return 1;
  400f8a:	2001      	movs	r0, #1
  400f8c:	4770      	bx	lr
	return 0;
  400f8e:	2000      	movs	r0, #0
  400f90:	4770      	bx	lr
  400f92:	2000      	movs	r0, #0
}
  400f94:	4770      	bx	lr
  400f96:	bf00      	nop
  400f98:	400e0600 	.word	0x400e0600

00400f9c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400f9c:	6943      	ldr	r3, [r0, #20]
  400f9e:	f013 0f02 	tst.w	r3, #2
  400fa2:	d002      	beq.n	400faa <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400fa4:	61c1      	str	r1, [r0, #28]
	return 0;
  400fa6:	2000      	movs	r0, #0
  400fa8:	4770      	bx	lr
		return 1;
  400faa:	2001      	movs	r0, #1
}
  400fac:	4770      	bx	lr

00400fae <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400fae:	6943      	ldr	r3, [r0, #20]
  400fb0:	f013 0f01 	tst.w	r3, #1
  400fb4:	d003      	beq.n	400fbe <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400fb6:	6983      	ldr	r3, [r0, #24]
  400fb8:	700b      	strb	r3, [r1, #0]
	return 0;
  400fba:	2000      	movs	r0, #0
  400fbc:	4770      	bx	lr
		return 1;
  400fbe:	2001      	movs	r0, #1
}
  400fc0:	4770      	bx	lr

00400fc2 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400fc2:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400fc4:	010b      	lsls	r3, r1, #4
  400fc6:	4293      	cmp	r3, r2
  400fc8:	d914      	bls.n	400ff4 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400fca:	00c9      	lsls	r1, r1, #3
  400fcc:	084b      	lsrs	r3, r1, #1
  400fce:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400fd2:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400fd6:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400fd8:	1e5c      	subs	r4, r3, #1
  400fda:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400fde:	428c      	cmp	r4, r1
  400fe0:	d901      	bls.n	400fe6 <usart_set_async_baudrate+0x24>
		return 1;
  400fe2:	2001      	movs	r0, #1
  400fe4:	e017      	b.n	401016 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400fe6:	6841      	ldr	r1, [r0, #4]
  400fe8:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400fec:	6041      	str	r1, [r0, #4]
  400fee:	e00c      	b.n	40100a <usart_set_async_baudrate+0x48>
		return 1;
  400ff0:	2001      	movs	r0, #1
  400ff2:	e010      	b.n	401016 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400ff4:	0859      	lsrs	r1, r3, #1
  400ff6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400ffa:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400ffe:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401000:	1e5c      	subs	r4, r3, #1
  401002:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401006:	428c      	cmp	r4, r1
  401008:	d8f2      	bhi.n	400ff0 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40100a:	0412      	lsls	r2, r2, #16
  40100c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401010:	431a      	orrs	r2, r3
  401012:	6202      	str	r2, [r0, #32]

	return 0;
  401014:	2000      	movs	r0, #0
}
  401016:	f85d 4b04 	ldr.w	r4, [sp], #4
  40101a:	4770      	bx	lr

0040101c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40101c:	4b08      	ldr	r3, [pc, #32]	; (401040 <usart_reset+0x24>)
  40101e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401022:	2300      	movs	r3, #0
  401024:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401026:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401028:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40102a:	2388      	movs	r3, #136	; 0x88
  40102c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40102e:	2324      	movs	r3, #36	; 0x24
  401030:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401032:	f44f 7380 	mov.w	r3, #256	; 0x100
  401036:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401038:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  40103c:	6003      	str	r3, [r0, #0]
  40103e:	4770      	bx	lr
  401040:	55534100 	.word	0x55534100

00401044 <usart_init_rs232>:
{
  401044:	b570      	push	{r4, r5, r6, lr}
  401046:	4605      	mov	r5, r0
  401048:	460c      	mov	r4, r1
  40104a:	4616      	mov	r6, r2
	usart_reset(p_usart);
  40104c:	4b0f      	ldr	r3, [pc, #60]	; (40108c <usart_init_rs232+0x48>)
  40104e:	4798      	blx	r3
	ul_reg_val = 0;
  401050:	2200      	movs	r2, #0
  401052:	4b0f      	ldr	r3, [pc, #60]	; (401090 <usart_init_rs232+0x4c>)
  401054:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401056:	b1a4      	cbz	r4, 401082 <usart_init_rs232+0x3e>
  401058:	4632      	mov	r2, r6
  40105a:	6821      	ldr	r1, [r4, #0]
  40105c:	4628      	mov	r0, r5
  40105e:	4b0d      	ldr	r3, [pc, #52]	; (401094 <usart_init_rs232+0x50>)
  401060:	4798      	blx	r3
  401062:	4602      	mov	r2, r0
  401064:	b978      	cbnz	r0, 401086 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401066:	6863      	ldr	r3, [r4, #4]
  401068:	68a1      	ldr	r1, [r4, #8]
  40106a:	430b      	orrs	r3, r1
  40106c:	6921      	ldr	r1, [r4, #16]
  40106e:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401070:	68e1      	ldr	r1, [r4, #12]
  401072:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401074:	4906      	ldr	r1, [pc, #24]	; (401090 <usart_init_rs232+0x4c>)
  401076:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401078:	6869      	ldr	r1, [r5, #4]
  40107a:	430b      	orrs	r3, r1
  40107c:	606b      	str	r3, [r5, #4]
}
  40107e:	4610      	mov	r0, r2
  401080:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401082:	2201      	movs	r2, #1
  401084:	e7fb      	b.n	40107e <usart_init_rs232+0x3a>
  401086:	2201      	movs	r2, #1
  401088:	e7f9      	b.n	40107e <usart_init_rs232+0x3a>
  40108a:	bf00      	nop
  40108c:	0040101d 	.word	0x0040101d
  401090:	2043b3e0 	.word	0x2043b3e0
  401094:	00400fc3 	.word	0x00400fc3

00401098 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401098:	2340      	movs	r3, #64	; 0x40
  40109a:	6003      	str	r3, [r0, #0]
  40109c:	4770      	bx	lr

0040109e <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40109e:	2310      	movs	r3, #16
  4010a0:	6003      	str	r3, [r0, #0]
  4010a2:	4770      	bx	lr

004010a4 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4010a4:	6943      	ldr	r3, [r0, #20]
  4010a6:	f013 0f02 	tst.w	r3, #2
  4010aa:	d004      	beq.n	4010b6 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4010ac:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4010b0:	61c1      	str	r1, [r0, #28]
	return 0;
  4010b2:	2000      	movs	r0, #0
  4010b4:	4770      	bx	lr
		return 1;
  4010b6:	2001      	movs	r0, #1
}
  4010b8:	4770      	bx	lr

004010ba <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4010ba:	6943      	ldr	r3, [r0, #20]
  4010bc:	f013 0f01 	tst.w	r3, #1
  4010c0:	d005      	beq.n	4010ce <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4010c2:	6983      	ldr	r3, [r0, #24]
  4010c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4010c8:	600b      	str	r3, [r1, #0]
	return 0;
  4010ca:	2000      	movs	r0, #0
  4010cc:	4770      	bx	lr
		return 1;
  4010ce:	2001      	movs	r0, #1
}
  4010d0:	4770      	bx	lr

004010d2 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4010d2:	e7fe      	b.n	4010d2 <Dummy_Handler>

004010d4 <Reset_Handler>:
{
  4010d4:	b500      	push	{lr}
  4010d6:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4010d8:	4b25      	ldr	r3, [pc, #148]	; (401170 <Reset_Handler+0x9c>)
  4010da:	4a26      	ldr	r2, [pc, #152]	; (401174 <Reset_Handler+0xa0>)
  4010dc:	429a      	cmp	r2, r3
  4010de:	d010      	beq.n	401102 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4010e0:	4b25      	ldr	r3, [pc, #148]	; (401178 <Reset_Handler+0xa4>)
  4010e2:	4a23      	ldr	r2, [pc, #140]	; (401170 <Reset_Handler+0x9c>)
  4010e4:	429a      	cmp	r2, r3
  4010e6:	d20c      	bcs.n	401102 <Reset_Handler+0x2e>
  4010e8:	3b01      	subs	r3, #1
  4010ea:	1a9b      	subs	r3, r3, r2
  4010ec:	f023 0303 	bic.w	r3, r3, #3
  4010f0:	3304      	adds	r3, #4
  4010f2:	4413      	add	r3, r2
  4010f4:	491f      	ldr	r1, [pc, #124]	; (401174 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4010f6:	f851 0b04 	ldr.w	r0, [r1], #4
  4010fa:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4010fe:	429a      	cmp	r2, r3
  401100:	d1f9      	bne.n	4010f6 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401102:	4b1e      	ldr	r3, [pc, #120]	; (40117c <Reset_Handler+0xa8>)
  401104:	4a1e      	ldr	r2, [pc, #120]	; (401180 <Reset_Handler+0xac>)
  401106:	429a      	cmp	r2, r3
  401108:	d20a      	bcs.n	401120 <Reset_Handler+0x4c>
  40110a:	3b01      	subs	r3, #1
  40110c:	1a9b      	subs	r3, r3, r2
  40110e:	f023 0303 	bic.w	r3, r3, #3
  401112:	3304      	adds	r3, #4
  401114:	4413      	add	r3, r2
                *pDest++ = 0;
  401116:	2100      	movs	r1, #0
  401118:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40111c:	4293      	cmp	r3, r2
  40111e:	d1fb      	bne.n	401118 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401120:	4a18      	ldr	r2, [pc, #96]	; (401184 <Reset_Handler+0xb0>)
  401122:	4b19      	ldr	r3, [pc, #100]	; (401188 <Reset_Handler+0xb4>)
  401124:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401128:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40112a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40112e:	fab3 f383 	clz	r3, r3
  401132:	095b      	lsrs	r3, r3, #5
  401134:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401136:	b672      	cpsid	i
  401138:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40113c:	2200      	movs	r2, #0
  40113e:	4b13      	ldr	r3, [pc, #76]	; (40118c <Reset_Handler+0xb8>)
  401140:	701a      	strb	r2, [r3, #0]
	return flags;
  401142:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401144:	4a12      	ldr	r2, [pc, #72]	; (401190 <Reset_Handler+0xbc>)
  401146:	6813      	ldr	r3, [r2, #0]
  401148:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40114c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40114e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401152:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  401156:	b129      	cbz	r1, 401164 <Reset_Handler+0x90>
		cpu_irq_enable();
  401158:	2201      	movs	r2, #1
  40115a:	4b0c      	ldr	r3, [pc, #48]	; (40118c <Reset_Handler+0xb8>)
  40115c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40115e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401162:	b662      	cpsie	i
        __libc_init_array();
  401164:	4b0b      	ldr	r3, [pc, #44]	; (401194 <Reset_Handler+0xc0>)
  401166:	4798      	blx	r3
        main();
  401168:	4b0b      	ldr	r3, [pc, #44]	; (401198 <Reset_Handler+0xc4>)
  40116a:	4798      	blx	r3
  40116c:	e7fe      	b.n	40116c <Reset_Handler+0x98>
  40116e:	bf00      	nop
  401170:	20400000 	.word	0x20400000
  401174:	004045c8 	.word	0x004045c8
  401178:	204009d0 	.word	0x204009d0
  40117c:	2043b4d8 	.word	0x2043b4d8
  401180:	204009d0 	.word	0x204009d0
  401184:	e000ed00 	.word	0xe000ed00
  401188:	00400000 	.word	0x00400000
  40118c:	20400018 	.word	0x20400018
  401190:	e000ed88 	.word	0xe000ed88
  401194:	00401385 	.word	0x00401385
  401198:	0040059d 	.word	0x0040059d

0040119c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40119c:	4b3b      	ldr	r3, [pc, #236]	; (40128c <SystemCoreClockUpdate+0xf0>)
  40119e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011a0:	f003 0303 	and.w	r3, r3, #3
  4011a4:	2b01      	cmp	r3, #1
  4011a6:	d01d      	beq.n	4011e4 <SystemCoreClockUpdate+0x48>
  4011a8:	b183      	cbz	r3, 4011cc <SystemCoreClockUpdate+0x30>
  4011aa:	2b02      	cmp	r3, #2
  4011ac:	d036      	beq.n	40121c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4011ae:	4b37      	ldr	r3, [pc, #220]	; (40128c <SystemCoreClockUpdate+0xf0>)
  4011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011b6:	2b70      	cmp	r3, #112	; 0x70
  4011b8:	d05f      	beq.n	40127a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4011ba:	4b34      	ldr	r3, [pc, #208]	; (40128c <SystemCoreClockUpdate+0xf0>)
  4011bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4011be:	4934      	ldr	r1, [pc, #208]	; (401290 <SystemCoreClockUpdate+0xf4>)
  4011c0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4011c4:	680b      	ldr	r3, [r1, #0]
  4011c6:	40d3      	lsrs	r3, r2
  4011c8:	600b      	str	r3, [r1, #0]
  4011ca:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4011cc:	4b31      	ldr	r3, [pc, #196]	; (401294 <SystemCoreClockUpdate+0xf8>)
  4011ce:	695b      	ldr	r3, [r3, #20]
  4011d0:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4011d4:	bf14      	ite	ne
  4011d6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4011da:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4011de:	4b2c      	ldr	r3, [pc, #176]	; (401290 <SystemCoreClockUpdate+0xf4>)
  4011e0:	601a      	str	r2, [r3, #0]
  4011e2:	e7e4      	b.n	4011ae <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4011e4:	4b29      	ldr	r3, [pc, #164]	; (40128c <SystemCoreClockUpdate+0xf0>)
  4011e6:	6a1b      	ldr	r3, [r3, #32]
  4011e8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011ec:	d003      	beq.n	4011f6 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4011ee:	4a2a      	ldr	r2, [pc, #168]	; (401298 <SystemCoreClockUpdate+0xfc>)
  4011f0:	4b27      	ldr	r3, [pc, #156]	; (401290 <SystemCoreClockUpdate+0xf4>)
  4011f2:	601a      	str	r2, [r3, #0]
  4011f4:	e7db      	b.n	4011ae <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4011f6:	4a29      	ldr	r2, [pc, #164]	; (40129c <SystemCoreClockUpdate+0x100>)
  4011f8:	4b25      	ldr	r3, [pc, #148]	; (401290 <SystemCoreClockUpdate+0xf4>)
  4011fa:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4011fc:	4b23      	ldr	r3, [pc, #140]	; (40128c <SystemCoreClockUpdate+0xf0>)
  4011fe:	6a1b      	ldr	r3, [r3, #32]
  401200:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401204:	2b10      	cmp	r3, #16
  401206:	d005      	beq.n	401214 <SystemCoreClockUpdate+0x78>
  401208:	2b20      	cmp	r3, #32
  40120a:	d1d0      	bne.n	4011ae <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40120c:	4a22      	ldr	r2, [pc, #136]	; (401298 <SystemCoreClockUpdate+0xfc>)
  40120e:	4b20      	ldr	r3, [pc, #128]	; (401290 <SystemCoreClockUpdate+0xf4>)
  401210:	601a      	str	r2, [r3, #0]
          break;
  401212:	e7cc      	b.n	4011ae <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401214:	4a22      	ldr	r2, [pc, #136]	; (4012a0 <SystemCoreClockUpdate+0x104>)
  401216:	4b1e      	ldr	r3, [pc, #120]	; (401290 <SystemCoreClockUpdate+0xf4>)
  401218:	601a      	str	r2, [r3, #0]
          break;
  40121a:	e7c8      	b.n	4011ae <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40121c:	4b1b      	ldr	r3, [pc, #108]	; (40128c <SystemCoreClockUpdate+0xf0>)
  40121e:	6a1b      	ldr	r3, [r3, #32]
  401220:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401224:	d016      	beq.n	401254 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401226:	4a1c      	ldr	r2, [pc, #112]	; (401298 <SystemCoreClockUpdate+0xfc>)
  401228:	4b19      	ldr	r3, [pc, #100]	; (401290 <SystemCoreClockUpdate+0xf4>)
  40122a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40122c:	4b17      	ldr	r3, [pc, #92]	; (40128c <SystemCoreClockUpdate+0xf0>)
  40122e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401230:	f003 0303 	and.w	r3, r3, #3
  401234:	2b02      	cmp	r3, #2
  401236:	d1ba      	bne.n	4011ae <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401238:	4a14      	ldr	r2, [pc, #80]	; (40128c <SystemCoreClockUpdate+0xf0>)
  40123a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40123c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40123e:	4814      	ldr	r0, [pc, #80]	; (401290 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401240:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401244:	6803      	ldr	r3, [r0, #0]
  401246:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40124a:	b2d2      	uxtb	r2, r2
  40124c:	fbb3 f3f2 	udiv	r3, r3, r2
  401250:	6003      	str	r3, [r0, #0]
  401252:	e7ac      	b.n	4011ae <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401254:	4a11      	ldr	r2, [pc, #68]	; (40129c <SystemCoreClockUpdate+0x100>)
  401256:	4b0e      	ldr	r3, [pc, #56]	; (401290 <SystemCoreClockUpdate+0xf4>)
  401258:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40125a:	4b0c      	ldr	r3, [pc, #48]	; (40128c <SystemCoreClockUpdate+0xf0>)
  40125c:	6a1b      	ldr	r3, [r3, #32]
  40125e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401262:	2b10      	cmp	r3, #16
  401264:	d005      	beq.n	401272 <SystemCoreClockUpdate+0xd6>
  401266:	2b20      	cmp	r3, #32
  401268:	d1e0      	bne.n	40122c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40126a:	4a0b      	ldr	r2, [pc, #44]	; (401298 <SystemCoreClockUpdate+0xfc>)
  40126c:	4b08      	ldr	r3, [pc, #32]	; (401290 <SystemCoreClockUpdate+0xf4>)
  40126e:	601a      	str	r2, [r3, #0]
          break;
  401270:	e7dc      	b.n	40122c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401272:	4a0b      	ldr	r2, [pc, #44]	; (4012a0 <SystemCoreClockUpdate+0x104>)
  401274:	4b06      	ldr	r3, [pc, #24]	; (401290 <SystemCoreClockUpdate+0xf4>)
  401276:	601a      	str	r2, [r3, #0]
          break;
  401278:	e7d8      	b.n	40122c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40127a:	4a05      	ldr	r2, [pc, #20]	; (401290 <SystemCoreClockUpdate+0xf4>)
  40127c:	6813      	ldr	r3, [r2, #0]
  40127e:	4909      	ldr	r1, [pc, #36]	; (4012a4 <SystemCoreClockUpdate+0x108>)
  401280:	fba1 1303 	umull	r1, r3, r1, r3
  401284:	085b      	lsrs	r3, r3, #1
  401286:	6013      	str	r3, [r2, #0]
  401288:	4770      	bx	lr
  40128a:	bf00      	nop
  40128c:	400e0600 	.word	0x400e0600
  401290:	2040001c 	.word	0x2040001c
  401294:	400e1810 	.word	0x400e1810
  401298:	00b71b00 	.word	0x00b71b00
  40129c:	003d0900 	.word	0x003d0900
  4012a0:	007a1200 	.word	0x007a1200
  4012a4:	aaaaaaab 	.word	0xaaaaaaab

004012a8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4012a8:	4b16      	ldr	r3, [pc, #88]	; (401304 <system_init_flash+0x5c>)
  4012aa:	4298      	cmp	r0, r3
  4012ac:	d913      	bls.n	4012d6 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4012ae:	4b16      	ldr	r3, [pc, #88]	; (401308 <system_init_flash+0x60>)
  4012b0:	4298      	cmp	r0, r3
  4012b2:	d915      	bls.n	4012e0 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4012b4:	4b15      	ldr	r3, [pc, #84]	; (40130c <system_init_flash+0x64>)
  4012b6:	4298      	cmp	r0, r3
  4012b8:	d916      	bls.n	4012e8 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4012ba:	4b15      	ldr	r3, [pc, #84]	; (401310 <system_init_flash+0x68>)
  4012bc:	4298      	cmp	r0, r3
  4012be:	d917      	bls.n	4012f0 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4012c0:	4b14      	ldr	r3, [pc, #80]	; (401314 <system_init_flash+0x6c>)
  4012c2:	4298      	cmp	r0, r3
  4012c4:	d918      	bls.n	4012f8 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4012c6:	4b14      	ldr	r3, [pc, #80]	; (401318 <system_init_flash+0x70>)
  4012c8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4012ca:	bf94      	ite	ls
  4012cc:	4a13      	ldrls	r2, [pc, #76]	; (40131c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4012ce:	4a14      	ldrhi	r2, [pc, #80]	; (401320 <system_init_flash+0x78>)
  4012d0:	4b14      	ldr	r3, [pc, #80]	; (401324 <system_init_flash+0x7c>)
  4012d2:	601a      	str	r2, [r3, #0]
  4012d4:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4012d6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4012da:	4b12      	ldr	r3, [pc, #72]	; (401324 <system_init_flash+0x7c>)
  4012dc:	601a      	str	r2, [r3, #0]
  4012de:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4012e0:	4a11      	ldr	r2, [pc, #68]	; (401328 <system_init_flash+0x80>)
  4012e2:	4b10      	ldr	r3, [pc, #64]	; (401324 <system_init_flash+0x7c>)
  4012e4:	601a      	str	r2, [r3, #0]
  4012e6:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4012e8:	4a10      	ldr	r2, [pc, #64]	; (40132c <system_init_flash+0x84>)
  4012ea:	4b0e      	ldr	r3, [pc, #56]	; (401324 <system_init_flash+0x7c>)
  4012ec:	601a      	str	r2, [r3, #0]
  4012ee:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4012f0:	4a0f      	ldr	r2, [pc, #60]	; (401330 <system_init_flash+0x88>)
  4012f2:	4b0c      	ldr	r3, [pc, #48]	; (401324 <system_init_flash+0x7c>)
  4012f4:	601a      	str	r2, [r3, #0]
  4012f6:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4012f8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4012fc:	4b09      	ldr	r3, [pc, #36]	; (401324 <system_init_flash+0x7c>)
  4012fe:	601a      	str	r2, [r3, #0]
  401300:	4770      	bx	lr
  401302:	bf00      	nop
  401304:	015ef3bf 	.word	0x015ef3bf
  401308:	02bde77f 	.word	0x02bde77f
  40130c:	041cdb3f 	.word	0x041cdb3f
  401310:	057bceff 	.word	0x057bceff
  401314:	06dac2bf 	.word	0x06dac2bf
  401318:	0839b67f 	.word	0x0839b67f
  40131c:	04000500 	.word	0x04000500
  401320:	04000600 	.word	0x04000600
  401324:	400e0c00 	.word	0x400e0c00
  401328:	04000100 	.word	0x04000100
  40132c:	04000200 	.word	0x04000200
  401330:	04000300 	.word	0x04000300

00401334 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401334:	4b0a      	ldr	r3, [pc, #40]	; (401360 <_sbrk+0x2c>)
  401336:	681b      	ldr	r3, [r3, #0]
  401338:	b153      	cbz	r3, 401350 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40133a:	4b09      	ldr	r3, [pc, #36]	; (401360 <_sbrk+0x2c>)
  40133c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40133e:	181a      	adds	r2, r3, r0
  401340:	4908      	ldr	r1, [pc, #32]	; (401364 <_sbrk+0x30>)
  401342:	4291      	cmp	r1, r2
  401344:	db08      	blt.n	401358 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401346:	4610      	mov	r0, r2
  401348:	4a05      	ldr	r2, [pc, #20]	; (401360 <_sbrk+0x2c>)
  40134a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40134c:	4618      	mov	r0, r3
  40134e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401350:	4a05      	ldr	r2, [pc, #20]	; (401368 <_sbrk+0x34>)
  401352:	4b03      	ldr	r3, [pc, #12]	; (401360 <_sbrk+0x2c>)
  401354:	601a      	str	r2, [r3, #0]
  401356:	e7f0      	b.n	40133a <_sbrk+0x6>
		return (caddr_t) -1;	
  401358:	f04f 30ff 	mov.w	r0, #4294967295
}
  40135c:	4770      	bx	lr
  40135e:	bf00      	nop
  401360:	2043b3e4 	.word	0x2043b3e4
  401364:	2045fffc 	.word	0x2045fffc
  401368:	2043d6d8 	.word	0x2043d6d8

0040136c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40136c:	f04f 30ff 	mov.w	r0, #4294967295
  401370:	4770      	bx	lr

00401372 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401372:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401376:	604b      	str	r3, [r1, #4]

	return 0;
}
  401378:	2000      	movs	r0, #0
  40137a:	4770      	bx	lr

0040137c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40137c:	2001      	movs	r0, #1
  40137e:	4770      	bx	lr

00401380 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401380:	2000      	movs	r0, #0
  401382:	4770      	bx	lr

00401384 <__libc_init_array>:
  401384:	b570      	push	{r4, r5, r6, lr}
  401386:	4e0f      	ldr	r6, [pc, #60]	; (4013c4 <__libc_init_array+0x40>)
  401388:	4d0f      	ldr	r5, [pc, #60]	; (4013c8 <__libc_init_array+0x44>)
  40138a:	1b76      	subs	r6, r6, r5
  40138c:	10b6      	asrs	r6, r6, #2
  40138e:	bf18      	it	ne
  401390:	2400      	movne	r4, #0
  401392:	d005      	beq.n	4013a0 <__libc_init_array+0x1c>
  401394:	3401      	adds	r4, #1
  401396:	f855 3b04 	ldr.w	r3, [r5], #4
  40139a:	4798      	blx	r3
  40139c:	42a6      	cmp	r6, r4
  40139e:	d1f9      	bne.n	401394 <__libc_init_array+0x10>
  4013a0:	4e0a      	ldr	r6, [pc, #40]	; (4013cc <__libc_init_array+0x48>)
  4013a2:	4d0b      	ldr	r5, [pc, #44]	; (4013d0 <__libc_init_array+0x4c>)
  4013a4:	1b76      	subs	r6, r6, r5
  4013a6:	f003 f8f9 	bl	40459c <_init>
  4013aa:	10b6      	asrs	r6, r6, #2
  4013ac:	bf18      	it	ne
  4013ae:	2400      	movne	r4, #0
  4013b0:	d006      	beq.n	4013c0 <__libc_init_array+0x3c>
  4013b2:	3401      	adds	r4, #1
  4013b4:	f855 3b04 	ldr.w	r3, [r5], #4
  4013b8:	4798      	blx	r3
  4013ba:	42a6      	cmp	r6, r4
  4013bc:	d1f9      	bne.n	4013b2 <__libc_init_array+0x2e>
  4013be:	bd70      	pop	{r4, r5, r6, pc}
  4013c0:	bd70      	pop	{r4, r5, r6, pc}
  4013c2:	bf00      	nop
  4013c4:	004045a8 	.word	0x004045a8
  4013c8:	004045a8 	.word	0x004045a8
  4013cc:	004045b0 	.word	0x004045b0
  4013d0:	004045a8 	.word	0x004045a8

004013d4 <iprintf>:
  4013d4:	b40f      	push	{r0, r1, r2, r3}
  4013d6:	b500      	push	{lr}
  4013d8:	4907      	ldr	r1, [pc, #28]	; (4013f8 <iprintf+0x24>)
  4013da:	b083      	sub	sp, #12
  4013dc:	ab04      	add	r3, sp, #16
  4013de:	6808      	ldr	r0, [r1, #0]
  4013e0:	f853 2b04 	ldr.w	r2, [r3], #4
  4013e4:	6881      	ldr	r1, [r0, #8]
  4013e6:	9301      	str	r3, [sp, #4]
  4013e8:	f000 fad8 	bl	40199c <_vfiprintf_r>
  4013ec:	b003      	add	sp, #12
  4013ee:	f85d eb04 	ldr.w	lr, [sp], #4
  4013f2:	b004      	add	sp, #16
  4013f4:	4770      	bx	lr
  4013f6:	bf00      	nop
  4013f8:	20400020 	.word	0x20400020

004013fc <memcpy>:
  4013fc:	4684      	mov	ip, r0
  4013fe:	ea41 0300 	orr.w	r3, r1, r0
  401402:	f013 0303 	ands.w	r3, r3, #3
  401406:	d16d      	bne.n	4014e4 <memcpy+0xe8>
  401408:	3a40      	subs	r2, #64	; 0x40
  40140a:	d341      	bcc.n	401490 <memcpy+0x94>
  40140c:	f851 3b04 	ldr.w	r3, [r1], #4
  401410:	f840 3b04 	str.w	r3, [r0], #4
  401414:	f851 3b04 	ldr.w	r3, [r1], #4
  401418:	f840 3b04 	str.w	r3, [r0], #4
  40141c:	f851 3b04 	ldr.w	r3, [r1], #4
  401420:	f840 3b04 	str.w	r3, [r0], #4
  401424:	f851 3b04 	ldr.w	r3, [r1], #4
  401428:	f840 3b04 	str.w	r3, [r0], #4
  40142c:	f851 3b04 	ldr.w	r3, [r1], #4
  401430:	f840 3b04 	str.w	r3, [r0], #4
  401434:	f851 3b04 	ldr.w	r3, [r1], #4
  401438:	f840 3b04 	str.w	r3, [r0], #4
  40143c:	f851 3b04 	ldr.w	r3, [r1], #4
  401440:	f840 3b04 	str.w	r3, [r0], #4
  401444:	f851 3b04 	ldr.w	r3, [r1], #4
  401448:	f840 3b04 	str.w	r3, [r0], #4
  40144c:	f851 3b04 	ldr.w	r3, [r1], #4
  401450:	f840 3b04 	str.w	r3, [r0], #4
  401454:	f851 3b04 	ldr.w	r3, [r1], #4
  401458:	f840 3b04 	str.w	r3, [r0], #4
  40145c:	f851 3b04 	ldr.w	r3, [r1], #4
  401460:	f840 3b04 	str.w	r3, [r0], #4
  401464:	f851 3b04 	ldr.w	r3, [r1], #4
  401468:	f840 3b04 	str.w	r3, [r0], #4
  40146c:	f851 3b04 	ldr.w	r3, [r1], #4
  401470:	f840 3b04 	str.w	r3, [r0], #4
  401474:	f851 3b04 	ldr.w	r3, [r1], #4
  401478:	f840 3b04 	str.w	r3, [r0], #4
  40147c:	f851 3b04 	ldr.w	r3, [r1], #4
  401480:	f840 3b04 	str.w	r3, [r0], #4
  401484:	f851 3b04 	ldr.w	r3, [r1], #4
  401488:	f840 3b04 	str.w	r3, [r0], #4
  40148c:	3a40      	subs	r2, #64	; 0x40
  40148e:	d2bd      	bcs.n	40140c <memcpy+0x10>
  401490:	3230      	adds	r2, #48	; 0x30
  401492:	d311      	bcc.n	4014b8 <memcpy+0xbc>
  401494:	f851 3b04 	ldr.w	r3, [r1], #4
  401498:	f840 3b04 	str.w	r3, [r0], #4
  40149c:	f851 3b04 	ldr.w	r3, [r1], #4
  4014a0:	f840 3b04 	str.w	r3, [r0], #4
  4014a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4014a8:	f840 3b04 	str.w	r3, [r0], #4
  4014ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4014b0:	f840 3b04 	str.w	r3, [r0], #4
  4014b4:	3a10      	subs	r2, #16
  4014b6:	d2ed      	bcs.n	401494 <memcpy+0x98>
  4014b8:	320c      	adds	r2, #12
  4014ba:	d305      	bcc.n	4014c8 <memcpy+0xcc>
  4014bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4014c0:	f840 3b04 	str.w	r3, [r0], #4
  4014c4:	3a04      	subs	r2, #4
  4014c6:	d2f9      	bcs.n	4014bc <memcpy+0xc0>
  4014c8:	3204      	adds	r2, #4
  4014ca:	d008      	beq.n	4014de <memcpy+0xe2>
  4014cc:	07d2      	lsls	r2, r2, #31
  4014ce:	bf1c      	itt	ne
  4014d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4014d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4014d8:	d301      	bcc.n	4014de <memcpy+0xe2>
  4014da:	880b      	ldrh	r3, [r1, #0]
  4014dc:	8003      	strh	r3, [r0, #0]
  4014de:	4660      	mov	r0, ip
  4014e0:	4770      	bx	lr
  4014e2:	bf00      	nop
  4014e4:	2a08      	cmp	r2, #8
  4014e6:	d313      	bcc.n	401510 <memcpy+0x114>
  4014e8:	078b      	lsls	r3, r1, #30
  4014ea:	d08d      	beq.n	401408 <memcpy+0xc>
  4014ec:	f010 0303 	ands.w	r3, r0, #3
  4014f0:	d08a      	beq.n	401408 <memcpy+0xc>
  4014f2:	f1c3 0304 	rsb	r3, r3, #4
  4014f6:	1ad2      	subs	r2, r2, r3
  4014f8:	07db      	lsls	r3, r3, #31
  4014fa:	bf1c      	itt	ne
  4014fc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401500:	f800 3b01 	strbne.w	r3, [r0], #1
  401504:	d380      	bcc.n	401408 <memcpy+0xc>
  401506:	f831 3b02 	ldrh.w	r3, [r1], #2
  40150a:	f820 3b02 	strh.w	r3, [r0], #2
  40150e:	e77b      	b.n	401408 <memcpy+0xc>
  401510:	3a04      	subs	r2, #4
  401512:	d3d9      	bcc.n	4014c8 <memcpy+0xcc>
  401514:	3a01      	subs	r2, #1
  401516:	f811 3b01 	ldrb.w	r3, [r1], #1
  40151a:	f800 3b01 	strb.w	r3, [r0], #1
  40151e:	d2f9      	bcs.n	401514 <memcpy+0x118>
  401520:	780b      	ldrb	r3, [r1, #0]
  401522:	7003      	strb	r3, [r0, #0]
  401524:	784b      	ldrb	r3, [r1, #1]
  401526:	7043      	strb	r3, [r0, #1]
  401528:	788b      	ldrb	r3, [r1, #2]
  40152a:	7083      	strb	r3, [r0, #2]
  40152c:	4660      	mov	r0, ip
  40152e:	4770      	bx	lr

00401530 <memset>:
  401530:	b470      	push	{r4, r5, r6}
  401532:	0786      	lsls	r6, r0, #30
  401534:	d046      	beq.n	4015c4 <memset+0x94>
  401536:	1e54      	subs	r4, r2, #1
  401538:	2a00      	cmp	r2, #0
  40153a:	d041      	beq.n	4015c0 <memset+0x90>
  40153c:	b2ca      	uxtb	r2, r1
  40153e:	4603      	mov	r3, r0
  401540:	e002      	b.n	401548 <memset+0x18>
  401542:	f114 34ff 	adds.w	r4, r4, #4294967295
  401546:	d33b      	bcc.n	4015c0 <memset+0x90>
  401548:	f803 2b01 	strb.w	r2, [r3], #1
  40154c:	079d      	lsls	r5, r3, #30
  40154e:	d1f8      	bne.n	401542 <memset+0x12>
  401550:	2c03      	cmp	r4, #3
  401552:	d92e      	bls.n	4015b2 <memset+0x82>
  401554:	b2cd      	uxtb	r5, r1
  401556:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40155a:	2c0f      	cmp	r4, #15
  40155c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401560:	d919      	bls.n	401596 <memset+0x66>
  401562:	f103 0210 	add.w	r2, r3, #16
  401566:	4626      	mov	r6, r4
  401568:	3e10      	subs	r6, #16
  40156a:	2e0f      	cmp	r6, #15
  40156c:	f842 5c10 	str.w	r5, [r2, #-16]
  401570:	f842 5c0c 	str.w	r5, [r2, #-12]
  401574:	f842 5c08 	str.w	r5, [r2, #-8]
  401578:	f842 5c04 	str.w	r5, [r2, #-4]
  40157c:	f102 0210 	add.w	r2, r2, #16
  401580:	d8f2      	bhi.n	401568 <memset+0x38>
  401582:	f1a4 0210 	sub.w	r2, r4, #16
  401586:	f022 020f 	bic.w	r2, r2, #15
  40158a:	f004 040f 	and.w	r4, r4, #15
  40158e:	3210      	adds	r2, #16
  401590:	2c03      	cmp	r4, #3
  401592:	4413      	add	r3, r2
  401594:	d90d      	bls.n	4015b2 <memset+0x82>
  401596:	461e      	mov	r6, r3
  401598:	4622      	mov	r2, r4
  40159a:	3a04      	subs	r2, #4
  40159c:	2a03      	cmp	r2, #3
  40159e:	f846 5b04 	str.w	r5, [r6], #4
  4015a2:	d8fa      	bhi.n	40159a <memset+0x6a>
  4015a4:	1f22      	subs	r2, r4, #4
  4015a6:	f022 0203 	bic.w	r2, r2, #3
  4015aa:	3204      	adds	r2, #4
  4015ac:	4413      	add	r3, r2
  4015ae:	f004 0403 	and.w	r4, r4, #3
  4015b2:	b12c      	cbz	r4, 4015c0 <memset+0x90>
  4015b4:	b2c9      	uxtb	r1, r1
  4015b6:	441c      	add	r4, r3
  4015b8:	f803 1b01 	strb.w	r1, [r3], #1
  4015bc:	429c      	cmp	r4, r3
  4015be:	d1fb      	bne.n	4015b8 <memset+0x88>
  4015c0:	bc70      	pop	{r4, r5, r6}
  4015c2:	4770      	bx	lr
  4015c4:	4614      	mov	r4, r2
  4015c6:	4603      	mov	r3, r0
  4015c8:	e7c2      	b.n	401550 <memset+0x20>
  4015ca:	bf00      	nop

004015cc <_puts_r>:
  4015cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015ce:	4605      	mov	r5, r0
  4015d0:	b089      	sub	sp, #36	; 0x24
  4015d2:	4608      	mov	r0, r1
  4015d4:	460c      	mov	r4, r1
  4015d6:	f000 f933 	bl	401840 <strlen>
  4015da:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4015dc:	4f21      	ldr	r7, [pc, #132]	; (401664 <_puts_r+0x98>)
  4015de:	9404      	str	r4, [sp, #16]
  4015e0:	2601      	movs	r6, #1
  4015e2:	1c44      	adds	r4, r0, #1
  4015e4:	a904      	add	r1, sp, #16
  4015e6:	2202      	movs	r2, #2
  4015e8:	9403      	str	r4, [sp, #12]
  4015ea:	9005      	str	r0, [sp, #20]
  4015ec:	68ac      	ldr	r4, [r5, #8]
  4015ee:	9706      	str	r7, [sp, #24]
  4015f0:	9607      	str	r6, [sp, #28]
  4015f2:	9101      	str	r1, [sp, #4]
  4015f4:	9202      	str	r2, [sp, #8]
  4015f6:	b353      	cbz	r3, 40164e <_puts_r+0x82>
  4015f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4015fa:	f013 0f01 	tst.w	r3, #1
  4015fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401602:	b29a      	uxth	r2, r3
  401604:	d101      	bne.n	40160a <_puts_r+0x3e>
  401606:	0590      	lsls	r0, r2, #22
  401608:	d525      	bpl.n	401656 <_puts_r+0x8a>
  40160a:	0491      	lsls	r1, r2, #18
  40160c:	d406      	bmi.n	40161c <_puts_r+0x50>
  40160e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401610:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401614:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401618:	81a3      	strh	r3, [r4, #12]
  40161a:	6662      	str	r2, [r4, #100]	; 0x64
  40161c:	4628      	mov	r0, r5
  40161e:	aa01      	add	r2, sp, #4
  401620:	4621      	mov	r1, r4
  401622:	f001 fbbd 	bl	402da0 <__sfvwrite_r>
  401626:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401628:	2800      	cmp	r0, #0
  40162a:	bf0c      	ite	eq
  40162c:	250a      	moveq	r5, #10
  40162e:	f04f 35ff 	movne.w	r5, #4294967295
  401632:	07da      	lsls	r2, r3, #31
  401634:	d402      	bmi.n	40163c <_puts_r+0x70>
  401636:	89a3      	ldrh	r3, [r4, #12]
  401638:	059b      	lsls	r3, r3, #22
  40163a:	d502      	bpl.n	401642 <_puts_r+0x76>
  40163c:	4628      	mov	r0, r5
  40163e:	b009      	add	sp, #36	; 0x24
  401640:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401642:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401644:	f001 fd62 	bl	40310c <__retarget_lock_release_recursive>
  401648:	4628      	mov	r0, r5
  40164a:	b009      	add	sp, #36	; 0x24
  40164c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40164e:	4628      	mov	r0, r5
  401650:	f001 f99a 	bl	402988 <__sinit>
  401654:	e7d0      	b.n	4015f8 <_puts_r+0x2c>
  401656:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401658:	f001 fd56 	bl	403108 <__retarget_lock_acquire_recursive>
  40165c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401660:	b29a      	uxth	r2, r3
  401662:	e7d2      	b.n	40160a <_puts_r+0x3e>
  401664:	00404434 	.word	0x00404434

00401668 <puts>:
  401668:	4b02      	ldr	r3, [pc, #8]	; (401674 <puts+0xc>)
  40166a:	4601      	mov	r1, r0
  40166c:	6818      	ldr	r0, [r3, #0]
  40166e:	f7ff bfad 	b.w	4015cc <_puts_r>
  401672:	bf00      	nop
  401674:	20400020 	.word	0x20400020

00401678 <setbuf>:
  401678:	2900      	cmp	r1, #0
  40167a:	bf0c      	ite	eq
  40167c:	2202      	moveq	r2, #2
  40167e:	2200      	movne	r2, #0
  401680:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401684:	f000 b800 	b.w	401688 <setvbuf>

00401688 <setvbuf>:
  401688:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40168c:	4c61      	ldr	r4, [pc, #388]	; (401814 <setvbuf+0x18c>)
  40168e:	6825      	ldr	r5, [r4, #0]
  401690:	b083      	sub	sp, #12
  401692:	4604      	mov	r4, r0
  401694:	460f      	mov	r7, r1
  401696:	4690      	mov	r8, r2
  401698:	461e      	mov	r6, r3
  40169a:	b115      	cbz	r5, 4016a2 <setvbuf+0x1a>
  40169c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40169e:	2b00      	cmp	r3, #0
  4016a0:	d064      	beq.n	40176c <setvbuf+0xe4>
  4016a2:	f1b8 0f02 	cmp.w	r8, #2
  4016a6:	d006      	beq.n	4016b6 <setvbuf+0x2e>
  4016a8:	f1b8 0f01 	cmp.w	r8, #1
  4016ac:	f200 809f 	bhi.w	4017ee <setvbuf+0x166>
  4016b0:	2e00      	cmp	r6, #0
  4016b2:	f2c0 809c 	blt.w	4017ee <setvbuf+0x166>
  4016b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4016b8:	07d8      	lsls	r0, r3, #31
  4016ba:	d534      	bpl.n	401726 <setvbuf+0x9e>
  4016bc:	4621      	mov	r1, r4
  4016be:	4628      	mov	r0, r5
  4016c0:	f001 f90a 	bl	4028d8 <_fflush_r>
  4016c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4016c6:	b141      	cbz	r1, 4016da <setvbuf+0x52>
  4016c8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4016cc:	4299      	cmp	r1, r3
  4016ce:	d002      	beq.n	4016d6 <setvbuf+0x4e>
  4016d0:	4628      	mov	r0, r5
  4016d2:	f001 fa7f 	bl	402bd4 <_free_r>
  4016d6:	2300      	movs	r3, #0
  4016d8:	6323      	str	r3, [r4, #48]	; 0x30
  4016da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016de:	2200      	movs	r2, #0
  4016e0:	61a2      	str	r2, [r4, #24]
  4016e2:	6062      	str	r2, [r4, #4]
  4016e4:	061a      	lsls	r2, r3, #24
  4016e6:	d43a      	bmi.n	40175e <setvbuf+0xd6>
  4016e8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4016ec:	f023 0303 	bic.w	r3, r3, #3
  4016f0:	f1b8 0f02 	cmp.w	r8, #2
  4016f4:	81a3      	strh	r3, [r4, #12]
  4016f6:	d01d      	beq.n	401734 <setvbuf+0xac>
  4016f8:	ab01      	add	r3, sp, #4
  4016fa:	466a      	mov	r2, sp
  4016fc:	4621      	mov	r1, r4
  4016fe:	4628      	mov	r0, r5
  401700:	f001 fd06 	bl	403110 <__swhatbuf_r>
  401704:	89a3      	ldrh	r3, [r4, #12]
  401706:	4318      	orrs	r0, r3
  401708:	81a0      	strh	r0, [r4, #12]
  40170a:	2e00      	cmp	r6, #0
  40170c:	d132      	bne.n	401774 <setvbuf+0xec>
  40170e:	9e00      	ldr	r6, [sp, #0]
  401710:	4630      	mov	r0, r6
  401712:	f001 fd75 	bl	403200 <malloc>
  401716:	4607      	mov	r7, r0
  401718:	2800      	cmp	r0, #0
  40171a:	d06b      	beq.n	4017f4 <setvbuf+0x16c>
  40171c:	89a3      	ldrh	r3, [r4, #12]
  40171e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401722:	81a3      	strh	r3, [r4, #12]
  401724:	e028      	b.n	401778 <setvbuf+0xf0>
  401726:	89a3      	ldrh	r3, [r4, #12]
  401728:	0599      	lsls	r1, r3, #22
  40172a:	d4c7      	bmi.n	4016bc <setvbuf+0x34>
  40172c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40172e:	f001 fceb 	bl	403108 <__retarget_lock_acquire_recursive>
  401732:	e7c3      	b.n	4016bc <setvbuf+0x34>
  401734:	2500      	movs	r5, #0
  401736:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401738:	2600      	movs	r6, #0
  40173a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40173e:	f043 0302 	orr.w	r3, r3, #2
  401742:	2001      	movs	r0, #1
  401744:	60a6      	str	r6, [r4, #8]
  401746:	07ce      	lsls	r6, r1, #31
  401748:	81a3      	strh	r3, [r4, #12]
  40174a:	6022      	str	r2, [r4, #0]
  40174c:	6122      	str	r2, [r4, #16]
  40174e:	6160      	str	r0, [r4, #20]
  401750:	d401      	bmi.n	401756 <setvbuf+0xce>
  401752:	0598      	lsls	r0, r3, #22
  401754:	d53e      	bpl.n	4017d4 <setvbuf+0x14c>
  401756:	4628      	mov	r0, r5
  401758:	b003      	add	sp, #12
  40175a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40175e:	6921      	ldr	r1, [r4, #16]
  401760:	4628      	mov	r0, r5
  401762:	f001 fa37 	bl	402bd4 <_free_r>
  401766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40176a:	e7bd      	b.n	4016e8 <setvbuf+0x60>
  40176c:	4628      	mov	r0, r5
  40176e:	f001 f90b 	bl	402988 <__sinit>
  401772:	e796      	b.n	4016a2 <setvbuf+0x1a>
  401774:	2f00      	cmp	r7, #0
  401776:	d0cb      	beq.n	401710 <setvbuf+0x88>
  401778:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40177a:	2b00      	cmp	r3, #0
  40177c:	d033      	beq.n	4017e6 <setvbuf+0x15e>
  40177e:	9b00      	ldr	r3, [sp, #0]
  401780:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401784:	6027      	str	r7, [r4, #0]
  401786:	429e      	cmp	r6, r3
  401788:	bf1c      	itt	ne
  40178a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40178e:	81a2      	strhne	r2, [r4, #12]
  401790:	f1b8 0f01 	cmp.w	r8, #1
  401794:	bf04      	itt	eq
  401796:	f042 0201 	orreq.w	r2, r2, #1
  40179a:	81a2      	strheq	r2, [r4, #12]
  40179c:	b292      	uxth	r2, r2
  40179e:	f012 0308 	ands.w	r3, r2, #8
  4017a2:	6127      	str	r7, [r4, #16]
  4017a4:	6166      	str	r6, [r4, #20]
  4017a6:	d00e      	beq.n	4017c6 <setvbuf+0x13e>
  4017a8:	07d1      	lsls	r1, r2, #31
  4017aa:	d51a      	bpl.n	4017e2 <setvbuf+0x15a>
  4017ac:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4017ae:	4276      	negs	r6, r6
  4017b0:	2300      	movs	r3, #0
  4017b2:	f015 0501 	ands.w	r5, r5, #1
  4017b6:	61a6      	str	r6, [r4, #24]
  4017b8:	60a3      	str	r3, [r4, #8]
  4017ba:	d009      	beq.n	4017d0 <setvbuf+0x148>
  4017bc:	2500      	movs	r5, #0
  4017be:	4628      	mov	r0, r5
  4017c0:	b003      	add	sp, #12
  4017c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4017c6:	60a3      	str	r3, [r4, #8]
  4017c8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4017ca:	f015 0501 	ands.w	r5, r5, #1
  4017ce:	d1f5      	bne.n	4017bc <setvbuf+0x134>
  4017d0:	0593      	lsls	r3, r2, #22
  4017d2:	d4c0      	bmi.n	401756 <setvbuf+0xce>
  4017d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4017d6:	f001 fc99 	bl	40310c <__retarget_lock_release_recursive>
  4017da:	4628      	mov	r0, r5
  4017dc:	b003      	add	sp, #12
  4017de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4017e2:	60a6      	str	r6, [r4, #8]
  4017e4:	e7f0      	b.n	4017c8 <setvbuf+0x140>
  4017e6:	4628      	mov	r0, r5
  4017e8:	f001 f8ce 	bl	402988 <__sinit>
  4017ec:	e7c7      	b.n	40177e <setvbuf+0xf6>
  4017ee:	f04f 35ff 	mov.w	r5, #4294967295
  4017f2:	e7b0      	b.n	401756 <setvbuf+0xce>
  4017f4:	f8dd 9000 	ldr.w	r9, [sp]
  4017f8:	45b1      	cmp	r9, r6
  4017fa:	d004      	beq.n	401806 <setvbuf+0x17e>
  4017fc:	4648      	mov	r0, r9
  4017fe:	f001 fcff 	bl	403200 <malloc>
  401802:	4607      	mov	r7, r0
  401804:	b920      	cbnz	r0, 401810 <setvbuf+0x188>
  401806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40180a:	f04f 35ff 	mov.w	r5, #4294967295
  40180e:	e792      	b.n	401736 <setvbuf+0xae>
  401810:	464e      	mov	r6, r9
  401812:	e783      	b.n	40171c <setvbuf+0x94>
  401814:	20400020 	.word	0x20400020
	...

00401840 <strlen>:
  401840:	f890 f000 	pld	[r0]
  401844:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401848:	f020 0107 	bic.w	r1, r0, #7
  40184c:	f06f 0c00 	mvn.w	ip, #0
  401850:	f010 0407 	ands.w	r4, r0, #7
  401854:	f891 f020 	pld	[r1, #32]
  401858:	f040 8049 	bne.w	4018ee <strlen+0xae>
  40185c:	f04f 0400 	mov.w	r4, #0
  401860:	f06f 0007 	mvn.w	r0, #7
  401864:	e9d1 2300 	ldrd	r2, r3, [r1]
  401868:	f891 f040 	pld	[r1, #64]	; 0x40
  40186c:	f100 0008 	add.w	r0, r0, #8
  401870:	fa82 f24c 	uadd8	r2, r2, ip
  401874:	faa4 f28c 	sel	r2, r4, ip
  401878:	fa83 f34c 	uadd8	r3, r3, ip
  40187c:	faa2 f38c 	sel	r3, r2, ip
  401880:	bb4b      	cbnz	r3, 4018d6 <strlen+0x96>
  401882:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401886:	fa82 f24c 	uadd8	r2, r2, ip
  40188a:	f100 0008 	add.w	r0, r0, #8
  40188e:	faa4 f28c 	sel	r2, r4, ip
  401892:	fa83 f34c 	uadd8	r3, r3, ip
  401896:	faa2 f38c 	sel	r3, r2, ip
  40189a:	b9e3      	cbnz	r3, 4018d6 <strlen+0x96>
  40189c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4018a0:	fa82 f24c 	uadd8	r2, r2, ip
  4018a4:	f100 0008 	add.w	r0, r0, #8
  4018a8:	faa4 f28c 	sel	r2, r4, ip
  4018ac:	fa83 f34c 	uadd8	r3, r3, ip
  4018b0:	faa2 f38c 	sel	r3, r2, ip
  4018b4:	b97b      	cbnz	r3, 4018d6 <strlen+0x96>
  4018b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4018ba:	f101 0120 	add.w	r1, r1, #32
  4018be:	fa82 f24c 	uadd8	r2, r2, ip
  4018c2:	f100 0008 	add.w	r0, r0, #8
  4018c6:	faa4 f28c 	sel	r2, r4, ip
  4018ca:	fa83 f34c 	uadd8	r3, r3, ip
  4018ce:	faa2 f38c 	sel	r3, r2, ip
  4018d2:	2b00      	cmp	r3, #0
  4018d4:	d0c6      	beq.n	401864 <strlen+0x24>
  4018d6:	2a00      	cmp	r2, #0
  4018d8:	bf04      	itt	eq
  4018da:	3004      	addeq	r0, #4
  4018dc:	461a      	moveq	r2, r3
  4018de:	ba12      	rev	r2, r2
  4018e0:	fab2 f282 	clz	r2, r2
  4018e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4018e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4018ec:	4770      	bx	lr
  4018ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4018f2:	f004 0503 	and.w	r5, r4, #3
  4018f6:	f1c4 0000 	rsb	r0, r4, #0
  4018fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4018fe:	f014 0f04 	tst.w	r4, #4
  401902:	f891 f040 	pld	[r1, #64]	; 0x40
  401906:	fa0c f505 	lsl.w	r5, ip, r5
  40190a:	ea62 0205 	orn	r2, r2, r5
  40190e:	bf1c      	itt	ne
  401910:	ea63 0305 	ornne	r3, r3, r5
  401914:	4662      	movne	r2, ip
  401916:	f04f 0400 	mov.w	r4, #0
  40191a:	e7a9      	b.n	401870 <strlen+0x30>

0040191c <__sprint_r.part.0>:
  40191c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401920:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401922:	049c      	lsls	r4, r3, #18
  401924:	4693      	mov	fp, r2
  401926:	d52f      	bpl.n	401988 <__sprint_r.part.0+0x6c>
  401928:	6893      	ldr	r3, [r2, #8]
  40192a:	6812      	ldr	r2, [r2, #0]
  40192c:	b353      	cbz	r3, 401984 <__sprint_r.part.0+0x68>
  40192e:	460e      	mov	r6, r1
  401930:	4607      	mov	r7, r0
  401932:	f102 0908 	add.w	r9, r2, #8
  401936:	e919 0420 	ldmdb	r9, {r5, sl}
  40193a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40193e:	d017      	beq.n	401970 <__sprint_r.part.0+0x54>
  401940:	3d04      	subs	r5, #4
  401942:	2400      	movs	r4, #0
  401944:	e001      	b.n	40194a <__sprint_r.part.0+0x2e>
  401946:	45a0      	cmp	r8, r4
  401948:	d010      	beq.n	40196c <__sprint_r.part.0+0x50>
  40194a:	4632      	mov	r2, r6
  40194c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401950:	4638      	mov	r0, r7
  401952:	f001 f8bb 	bl	402acc <_fputwc_r>
  401956:	1c43      	adds	r3, r0, #1
  401958:	f104 0401 	add.w	r4, r4, #1
  40195c:	d1f3      	bne.n	401946 <__sprint_r.part.0+0x2a>
  40195e:	2300      	movs	r3, #0
  401960:	f8cb 3008 	str.w	r3, [fp, #8]
  401964:	f8cb 3004 	str.w	r3, [fp, #4]
  401968:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40196c:	f8db 3008 	ldr.w	r3, [fp, #8]
  401970:	f02a 0a03 	bic.w	sl, sl, #3
  401974:	eba3 030a 	sub.w	r3, r3, sl
  401978:	f8cb 3008 	str.w	r3, [fp, #8]
  40197c:	f109 0908 	add.w	r9, r9, #8
  401980:	2b00      	cmp	r3, #0
  401982:	d1d8      	bne.n	401936 <__sprint_r.part.0+0x1a>
  401984:	2000      	movs	r0, #0
  401986:	e7ea      	b.n	40195e <__sprint_r.part.0+0x42>
  401988:	f001 fa0a 	bl	402da0 <__sfvwrite_r>
  40198c:	2300      	movs	r3, #0
  40198e:	f8cb 3008 	str.w	r3, [fp, #8]
  401992:	f8cb 3004 	str.w	r3, [fp, #4]
  401996:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40199a:	bf00      	nop

0040199c <_vfiprintf_r>:
  40199c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4019a0:	b0ad      	sub	sp, #180	; 0xb4
  4019a2:	461d      	mov	r5, r3
  4019a4:	468b      	mov	fp, r1
  4019a6:	4690      	mov	r8, r2
  4019a8:	9307      	str	r3, [sp, #28]
  4019aa:	9006      	str	r0, [sp, #24]
  4019ac:	b118      	cbz	r0, 4019b6 <_vfiprintf_r+0x1a>
  4019ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4019b0:	2b00      	cmp	r3, #0
  4019b2:	f000 80f3 	beq.w	401b9c <_vfiprintf_r+0x200>
  4019b6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4019ba:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4019be:	07df      	lsls	r7, r3, #31
  4019c0:	b281      	uxth	r1, r0
  4019c2:	d402      	bmi.n	4019ca <_vfiprintf_r+0x2e>
  4019c4:	058e      	lsls	r6, r1, #22
  4019c6:	f140 80fc 	bpl.w	401bc2 <_vfiprintf_r+0x226>
  4019ca:	048c      	lsls	r4, r1, #18
  4019cc:	d40a      	bmi.n	4019e4 <_vfiprintf_r+0x48>
  4019ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4019d2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4019d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4019da:	f8ab 100c 	strh.w	r1, [fp, #12]
  4019de:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4019e2:	b289      	uxth	r1, r1
  4019e4:	0708      	lsls	r0, r1, #28
  4019e6:	f140 80b3 	bpl.w	401b50 <_vfiprintf_r+0x1b4>
  4019ea:	f8db 3010 	ldr.w	r3, [fp, #16]
  4019ee:	2b00      	cmp	r3, #0
  4019f0:	f000 80ae 	beq.w	401b50 <_vfiprintf_r+0x1b4>
  4019f4:	f001 031a 	and.w	r3, r1, #26
  4019f8:	2b0a      	cmp	r3, #10
  4019fa:	f000 80b5 	beq.w	401b68 <_vfiprintf_r+0x1cc>
  4019fe:	2300      	movs	r3, #0
  401a00:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401a04:	930b      	str	r3, [sp, #44]	; 0x2c
  401a06:	9311      	str	r3, [sp, #68]	; 0x44
  401a08:	9310      	str	r3, [sp, #64]	; 0x40
  401a0a:	9303      	str	r3, [sp, #12]
  401a0c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401a10:	46ca      	mov	sl, r9
  401a12:	f8cd b010 	str.w	fp, [sp, #16]
  401a16:	f898 3000 	ldrb.w	r3, [r8]
  401a1a:	4644      	mov	r4, r8
  401a1c:	b1fb      	cbz	r3, 401a5e <_vfiprintf_r+0xc2>
  401a1e:	2b25      	cmp	r3, #37	; 0x25
  401a20:	d102      	bne.n	401a28 <_vfiprintf_r+0x8c>
  401a22:	e01c      	b.n	401a5e <_vfiprintf_r+0xc2>
  401a24:	2b25      	cmp	r3, #37	; 0x25
  401a26:	d003      	beq.n	401a30 <_vfiprintf_r+0x94>
  401a28:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401a2c:	2b00      	cmp	r3, #0
  401a2e:	d1f9      	bne.n	401a24 <_vfiprintf_r+0x88>
  401a30:	eba4 0508 	sub.w	r5, r4, r8
  401a34:	b19d      	cbz	r5, 401a5e <_vfiprintf_r+0xc2>
  401a36:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401a38:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401a3a:	f8ca 8000 	str.w	r8, [sl]
  401a3e:	3301      	adds	r3, #1
  401a40:	442a      	add	r2, r5
  401a42:	2b07      	cmp	r3, #7
  401a44:	f8ca 5004 	str.w	r5, [sl, #4]
  401a48:	9211      	str	r2, [sp, #68]	; 0x44
  401a4a:	9310      	str	r3, [sp, #64]	; 0x40
  401a4c:	dd7a      	ble.n	401b44 <_vfiprintf_r+0x1a8>
  401a4e:	2a00      	cmp	r2, #0
  401a50:	f040 84b0 	bne.w	4023b4 <_vfiprintf_r+0xa18>
  401a54:	9b03      	ldr	r3, [sp, #12]
  401a56:	9210      	str	r2, [sp, #64]	; 0x40
  401a58:	442b      	add	r3, r5
  401a5a:	46ca      	mov	sl, r9
  401a5c:	9303      	str	r3, [sp, #12]
  401a5e:	7823      	ldrb	r3, [r4, #0]
  401a60:	2b00      	cmp	r3, #0
  401a62:	f000 83e0 	beq.w	402226 <_vfiprintf_r+0x88a>
  401a66:	2000      	movs	r0, #0
  401a68:	f04f 0300 	mov.w	r3, #0
  401a6c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401a70:	f104 0801 	add.w	r8, r4, #1
  401a74:	7862      	ldrb	r2, [r4, #1]
  401a76:	4605      	mov	r5, r0
  401a78:	4606      	mov	r6, r0
  401a7a:	4603      	mov	r3, r0
  401a7c:	f04f 34ff 	mov.w	r4, #4294967295
  401a80:	f108 0801 	add.w	r8, r8, #1
  401a84:	f1a2 0120 	sub.w	r1, r2, #32
  401a88:	2958      	cmp	r1, #88	; 0x58
  401a8a:	f200 82de 	bhi.w	40204a <_vfiprintf_r+0x6ae>
  401a8e:	e8df f011 	tbh	[pc, r1, lsl #1]
  401a92:	0221      	.short	0x0221
  401a94:	02dc02dc 	.word	0x02dc02dc
  401a98:	02dc0229 	.word	0x02dc0229
  401a9c:	02dc02dc 	.word	0x02dc02dc
  401aa0:	02dc02dc 	.word	0x02dc02dc
  401aa4:	028902dc 	.word	0x028902dc
  401aa8:	02dc0295 	.word	0x02dc0295
  401aac:	02bd00a2 	.word	0x02bd00a2
  401ab0:	019f02dc 	.word	0x019f02dc
  401ab4:	01a401a4 	.word	0x01a401a4
  401ab8:	01a401a4 	.word	0x01a401a4
  401abc:	01a401a4 	.word	0x01a401a4
  401ac0:	01a401a4 	.word	0x01a401a4
  401ac4:	02dc01a4 	.word	0x02dc01a4
  401ac8:	02dc02dc 	.word	0x02dc02dc
  401acc:	02dc02dc 	.word	0x02dc02dc
  401ad0:	02dc02dc 	.word	0x02dc02dc
  401ad4:	02dc02dc 	.word	0x02dc02dc
  401ad8:	01b202dc 	.word	0x01b202dc
  401adc:	02dc02dc 	.word	0x02dc02dc
  401ae0:	02dc02dc 	.word	0x02dc02dc
  401ae4:	02dc02dc 	.word	0x02dc02dc
  401ae8:	02dc02dc 	.word	0x02dc02dc
  401aec:	02dc02dc 	.word	0x02dc02dc
  401af0:	02dc0197 	.word	0x02dc0197
  401af4:	02dc02dc 	.word	0x02dc02dc
  401af8:	02dc02dc 	.word	0x02dc02dc
  401afc:	02dc019b 	.word	0x02dc019b
  401b00:	025302dc 	.word	0x025302dc
  401b04:	02dc02dc 	.word	0x02dc02dc
  401b08:	02dc02dc 	.word	0x02dc02dc
  401b0c:	02dc02dc 	.word	0x02dc02dc
  401b10:	02dc02dc 	.word	0x02dc02dc
  401b14:	02dc02dc 	.word	0x02dc02dc
  401b18:	021b025a 	.word	0x021b025a
  401b1c:	02dc02dc 	.word	0x02dc02dc
  401b20:	026e02dc 	.word	0x026e02dc
  401b24:	02dc021b 	.word	0x02dc021b
  401b28:	027302dc 	.word	0x027302dc
  401b2c:	01f502dc 	.word	0x01f502dc
  401b30:	02090182 	.word	0x02090182
  401b34:	02dc02d7 	.word	0x02dc02d7
  401b38:	02dc029a 	.word	0x02dc029a
  401b3c:	02dc00a7 	.word	0x02dc00a7
  401b40:	022e02dc 	.word	0x022e02dc
  401b44:	f10a 0a08 	add.w	sl, sl, #8
  401b48:	9b03      	ldr	r3, [sp, #12]
  401b4a:	442b      	add	r3, r5
  401b4c:	9303      	str	r3, [sp, #12]
  401b4e:	e786      	b.n	401a5e <_vfiprintf_r+0xc2>
  401b50:	4659      	mov	r1, fp
  401b52:	9806      	ldr	r0, [sp, #24]
  401b54:	f000 fdac 	bl	4026b0 <__swsetup_r>
  401b58:	bb18      	cbnz	r0, 401ba2 <_vfiprintf_r+0x206>
  401b5a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  401b5e:	f001 031a 	and.w	r3, r1, #26
  401b62:	2b0a      	cmp	r3, #10
  401b64:	f47f af4b 	bne.w	4019fe <_vfiprintf_r+0x62>
  401b68:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  401b6c:	2b00      	cmp	r3, #0
  401b6e:	f6ff af46 	blt.w	4019fe <_vfiprintf_r+0x62>
  401b72:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401b76:	07db      	lsls	r3, r3, #31
  401b78:	d405      	bmi.n	401b86 <_vfiprintf_r+0x1ea>
  401b7a:	058f      	lsls	r7, r1, #22
  401b7c:	d403      	bmi.n	401b86 <_vfiprintf_r+0x1ea>
  401b7e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401b82:	f001 fac3 	bl	40310c <__retarget_lock_release_recursive>
  401b86:	462b      	mov	r3, r5
  401b88:	4642      	mov	r2, r8
  401b8a:	4659      	mov	r1, fp
  401b8c:	9806      	ldr	r0, [sp, #24]
  401b8e:	f000 fd4d 	bl	40262c <__sbprintf>
  401b92:	9003      	str	r0, [sp, #12]
  401b94:	9803      	ldr	r0, [sp, #12]
  401b96:	b02d      	add	sp, #180	; 0xb4
  401b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b9c:	f000 fef4 	bl	402988 <__sinit>
  401ba0:	e709      	b.n	4019b6 <_vfiprintf_r+0x1a>
  401ba2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401ba6:	07d9      	lsls	r1, r3, #31
  401ba8:	d404      	bmi.n	401bb4 <_vfiprintf_r+0x218>
  401baa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401bae:	059a      	lsls	r2, r3, #22
  401bb0:	f140 84aa 	bpl.w	402508 <_vfiprintf_r+0xb6c>
  401bb4:	f04f 33ff 	mov.w	r3, #4294967295
  401bb8:	9303      	str	r3, [sp, #12]
  401bba:	9803      	ldr	r0, [sp, #12]
  401bbc:	b02d      	add	sp, #180	; 0xb4
  401bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401bc2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401bc6:	f001 fa9f 	bl	403108 <__retarget_lock_acquire_recursive>
  401bca:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  401bce:	b281      	uxth	r1, r0
  401bd0:	e6fb      	b.n	4019ca <_vfiprintf_r+0x2e>
  401bd2:	4276      	negs	r6, r6
  401bd4:	9207      	str	r2, [sp, #28]
  401bd6:	f043 0304 	orr.w	r3, r3, #4
  401bda:	f898 2000 	ldrb.w	r2, [r8]
  401bde:	e74f      	b.n	401a80 <_vfiprintf_r+0xe4>
  401be0:	9608      	str	r6, [sp, #32]
  401be2:	069e      	lsls	r6, r3, #26
  401be4:	f100 8450 	bmi.w	402488 <_vfiprintf_r+0xaec>
  401be8:	9907      	ldr	r1, [sp, #28]
  401bea:	06dd      	lsls	r5, r3, #27
  401bec:	460a      	mov	r2, r1
  401bee:	f100 83ef 	bmi.w	4023d0 <_vfiprintf_r+0xa34>
  401bf2:	0658      	lsls	r0, r3, #25
  401bf4:	f140 83ec 	bpl.w	4023d0 <_vfiprintf_r+0xa34>
  401bf8:	880e      	ldrh	r6, [r1, #0]
  401bfa:	3104      	adds	r1, #4
  401bfc:	2700      	movs	r7, #0
  401bfe:	2201      	movs	r2, #1
  401c00:	9107      	str	r1, [sp, #28]
  401c02:	f04f 0100 	mov.w	r1, #0
  401c06:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401c0a:	2500      	movs	r5, #0
  401c0c:	1c61      	adds	r1, r4, #1
  401c0e:	f000 8116 	beq.w	401e3e <_vfiprintf_r+0x4a2>
  401c12:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401c16:	9102      	str	r1, [sp, #8]
  401c18:	ea56 0107 	orrs.w	r1, r6, r7
  401c1c:	f040 8114 	bne.w	401e48 <_vfiprintf_r+0x4ac>
  401c20:	2c00      	cmp	r4, #0
  401c22:	f040 835c 	bne.w	4022de <_vfiprintf_r+0x942>
  401c26:	2a00      	cmp	r2, #0
  401c28:	f040 83b7 	bne.w	40239a <_vfiprintf_r+0x9fe>
  401c2c:	f013 0301 	ands.w	r3, r3, #1
  401c30:	9305      	str	r3, [sp, #20]
  401c32:	f000 8457 	beq.w	4024e4 <_vfiprintf_r+0xb48>
  401c36:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401c3a:	2330      	movs	r3, #48	; 0x30
  401c3c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401c40:	9b05      	ldr	r3, [sp, #20]
  401c42:	42a3      	cmp	r3, r4
  401c44:	bfb8      	it	lt
  401c46:	4623      	movlt	r3, r4
  401c48:	9301      	str	r3, [sp, #4]
  401c4a:	b10d      	cbz	r5, 401c50 <_vfiprintf_r+0x2b4>
  401c4c:	3301      	adds	r3, #1
  401c4e:	9301      	str	r3, [sp, #4]
  401c50:	9b02      	ldr	r3, [sp, #8]
  401c52:	f013 0302 	ands.w	r3, r3, #2
  401c56:	9309      	str	r3, [sp, #36]	; 0x24
  401c58:	d002      	beq.n	401c60 <_vfiprintf_r+0x2c4>
  401c5a:	9b01      	ldr	r3, [sp, #4]
  401c5c:	3302      	adds	r3, #2
  401c5e:	9301      	str	r3, [sp, #4]
  401c60:	9b02      	ldr	r3, [sp, #8]
  401c62:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401c66:	930a      	str	r3, [sp, #40]	; 0x28
  401c68:	f040 8217 	bne.w	40209a <_vfiprintf_r+0x6fe>
  401c6c:	9b08      	ldr	r3, [sp, #32]
  401c6e:	9a01      	ldr	r2, [sp, #4]
  401c70:	1a9d      	subs	r5, r3, r2
  401c72:	2d00      	cmp	r5, #0
  401c74:	f340 8211 	ble.w	40209a <_vfiprintf_r+0x6fe>
  401c78:	2d10      	cmp	r5, #16
  401c7a:	f340 8490 	ble.w	40259e <_vfiprintf_r+0xc02>
  401c7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401c80:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c82:	4ec4      	ldr	r6, [pc, #784]	; (401f94 <_vfiprintf_r+0x5f8>)
  401c84:	46d6      	mov	lr, sl
  401c86:	2710      	movs	r7, #16
  401c88:	46a2      	mov	sl, r4
  401c8a:	4619      	mov	r1, r3
  401c8c:	9c06      	ldr	r4, [sp, #24]
  401c8e:	e007      	b.n	401ca0 <_vfiprintf_r+0x304>
  401c90:	f101 0c02 	add.w	ip, r1, #2
  401c94:	f10e 0e08 	add.w	lr, lr, #8
  401c98:	4601      	mov	r1, r0
  401c9a:	3d10      	subs	r5, #16
  401c9c:	2d10      	cmp	r5, #16
  401c9e:	dd11      	ble.n	401cc4 <_vfiprintf_r+0x328>
  401ca0:	1c48      	adds	r0, r1, #1
  401ca2:	3210      	adds	r2, #16
  401ca4:	2807      	cmp	r0, #7
  401ca6:	9211      	str	r2, [sp, #68]	; 0x44
  401ca8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401cac:	9010      	str	r0, [sp, #64]	; 0x40
  401cae:	ddef      	ble.n	401c90 <_vfiprintf_r+0x2f4>
  401cb0:	2a00      	cmp	r2, #0
  401cb2:	f040 81e4 	bne.w	40207e <_vfiprintf_r+0x6e2>
  401cb6:	3d10      	subs	r5, #16
  401cb8:	2d10      	cmp	r5, #16
  401cba:	4611      	mov	r1, r2
  401cbc:	f04f 0c01 	mov.w	ip, #1
  401cc0:	46ce      	mov	lr, r9
  401cc2:	dced      	bgt.n	401ca0 <_vfiprintf_r+0x304>
  401cc4:	4654      	mov	r4, sl
  401cc6:	4661      	mov	r1, ip
  401cc8:	46f2      	mov	sl, lr
  401cca:	442a      	add	r2, r5
  401ccc:	2907      	cmp	r1, #7
  401cce:	9211      	str	r2, [sp, #68]	; 0x44
  401cd0:	f8ca 6000 	str.w	r6, [sl]
  401cd4:	f8ca 5004 	str.w	r5, [sl, #4]
  401cd8:	9110      	str	r1, [sp, #64]	; 0x40
  401cda:	f300 82ec 	bgt.w	4022b6 <_vfiprintf_r+0x91a>
  401cde:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401ce2:	f10a 0a08 	add.w	sl, sl, #8
  401ce6:	1c48      	adds	r0, r1, #1
  401ce8:	2d00      	cmp	r5, #0
  401cea:	f040 81de 	bne.w	4020aa <_vfiprintf_r+0x70e>
  401cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401cf0:	2b00      	cmp	r3, #0
  401cf2:	f000 81f8 	beq.w	4020e6 <_vfiprintf_r+0x74a>
  401cf6:	3202      	adds	r2, #2
  401cf8:	a90e      	add	r1, sp, #56	; 0x38
  401cfa:	2302      	movs	r3, #2
  401cfc:	2807      	cmp	r0, #7
  401cfe:	9211      	str	r2, [sp, #68]	; 0x44
  401d00:	9010      	str	r0, [sp, #64]	; 0x40
  401d02:	e88a 000a 	stmia.w	sl, {r1, r3}
  401d06:	f340 81ea 	ble.w	4020de <_vfiprintf_r+0x742>
  401d0a:	2a00      	cmp	r2, #0
  401d0c:	f040 838c 	bne.w	402428 <_vfiprintf_r+0xa8c>
  401d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401d12:	2b80      	cmp	r3, #128	; 0x80
  401d14:	f04f 0001 	mov.w	r0, #1
  401d18:	4611      	mov	r1, r2
  401d1a:	46ca      	mov	sl, r9
  401d1c:	f040 81e7 	bne.w	4020ee <_vfiprintf_r+0x752>
  401d20:	9b08      	ldr	r3, [sp, #32]
  401d22:	9d01      	ldr	r5, [sp, #4]
  401d24:	1b5e      	subs	r6, r3, r5
  401d26:	2e00      	cmp	r6, #0
  401d28:	f340 81e1 	ble.w	4020ee <_vfiprintf_r+0x752>
  401d2c:	2e10      	cmp	r6, #16
  401d2e:	4d9a      	ldr	r5, [pc, #616]	; (401f98 <_vfiprintf_r+0x5fc>)
  401d30:	f340 8450 	ble.w	4025d4 <_vfiprintf_r+0xc38>
  401d34:	46d4      	mov	ip, sl
  401d36:	2710      	movs	r7, #16
  401d38:	46a2      	mov	sl, r4
  401d3a:	9c06      	ldr	r4, [sp, #24]
  401d3c:	e007      	b.n	401d4e <_vfiprintf_r+0x3b2>
  401d3e:	f101 0e02 	add.w	lr, r1, #2
  401d42:	f10c 0c08 	add.w	ip, ip, #8
  401d46:	4601      	mov	r1, r0
  401d48:	3e10      	subs	r6, #16
  401d4a:	2e10      	cmp	r6, #16
  401d4c:	dd11      	ble.n	401d72 <_vfiprintf_r+0x3d6>
  401d4e:	1c48      	adds	r0, r1, #1
  401d50:	3210      	adds	r2, #16
  401d52:	2807      	cmp	r0, #7
  401d54:	9211      	str	r2, [sp, #68]	; 0x44
  401d56:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401d5a:	9010      	str	r0, [sp, #64]	; 0x40
  401d5c:	ddef      	ble.n	401d3e <_vfiprintf_r+0x3a2>
  401d5e:	2a00      	cmp	r2, #0
  401d60:	f040 829d 	bne.w	40229e <_vfiprintf_r+0x902>
  401d64:	3e10      	subs	r6, #16
  401d66:	2e10      	cmp	r6, #16
  401d68:	f04f 0e01 	mov.w	lr, #1
  401d6c:	4611      	mov	r1, r2
  401d6e:	46cc      	mov	ip, r9
  401d70:	dced      	bgt.n	401d4e <_vfiprintf_r+0x3b2>
  401d72:	4654      	mov	r4, sl
  401d74:	46e2      	mov	sl, ip
  401d76:	4432      	add	r2, r6
  401d78:	f1be 0f07 	cmp.w	lr, #7
  401d7c:	9211      	str	r2, [sp, #68]	; 0x44
  401d7e:	e88a 0060 	stmia.w	sl, {r5, r6}
  401d82:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401d86:	f300 8369 	bgt.w	40245c <_vfiprintf_r+0xac0>
  401d8a:	f10a 0a08 	add.w	sl, sl, #8
  401d8e:	f10e 0001 	add.w	r0, lr, #1
  401d92:	4671      	mov	r1, lr
  401d94:	e1ab      	b.n	4020ee <_vfiprintf_r+0x752>
  401d96:	9608      	str	r6, [sp, #32]
  401d98:	f013 0220 	ands.w	r2, r3, #32
  401d9c:	f040 838c 	bne.w	4024b8 <_vfiprintf_r+0xb1c>
  401da0:	f013 0110 	ands.w	r1, r3, #16
  401da4:	f040 831a 	bne.w	4023dc <_vfiprintf_r+0xa40>
  401da8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401dac:	f000 8316 	beq.w	4023dc <_vfiprintf_r+0xa40>
  401db0:	9807      	ldr	r0, [sp, #28]
  401db2:	460a      	mov	r2, r1
  401db4:	4601      	mov	r1, r0
  401db6:	3104      	adds	r1, #4
  401db8:	8806      	ldrh	r6, [r0, #0]
  401dba:	9107      	str	r1, [sp, #28]
  401dbc:	2700      	movs	r7, #0
  401dbe:	e720      	b.n	401c02 <_vfiprintf_r+0x266>
  401dc0:	9608      	str	r6, [sp, #32]
  401dc2:	f043 0310 	orr.w	r3, r3, #16
  401dc6:	e7e7      	b.n	401d98 <_vfiprintf_r+0x3fc>
  401dc8:	9608      	str	r6, [sp, #32]
  401dca:	f043 0310 	orr.w	r3, r3, #16
  401dce:	e708      	b.n	401be2 <_vfiprintf_r+0x246>
  401dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401dd4:	f898 2000 	ldrb.w	r2, [r8]
  401dd8:	e652      	b.n	401a80 <_vfiprintf_r+0xe4>
  401dda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401dde:	2600      	movs	r6, #0
  401de0:	f818 2b01 	ldrb.w	r2, [r8], #1
  401de4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401de8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401dec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401df0:	2909      	cmp	r1, #9
  401df2:	d9f5      	bls.n	401de0 <_vfiprintf_r+0x444>
  401df4:	e646      	b.n	401a84 <_vfiprintf_r+0xe8>
  401df6:	9608      	str	r6, [sp, #32]
  401df8:	2800      	cmp	r0, #0
  401dfa:	f040 8408 	bne.w	40260e <_vfiprintf_r+0xc72>
  401dfe:	f043 0310 	orr.w	r3, r3, #16
  401e02:	069e      	lsls	r6, r3, #26
  401e04:	f100 834c 	bmi.w	4024a0 <_vfiprintf_r+0xb04>
  401e08:	06dd      	lsls	r5, r3, #27
  401e0a:	f100 82f3 	bmi.w	4023f4 <_vfiprintf_r+0xa58>
  401e0e:	0658      	lsls	r0, r3, #25
  401e10:	f140 82f0 	bpl.w	4023f4 <_vfiprintf_r+0xa58>
  401e14:	9d07      	ldr	r5, [sp, #28]
  401e16:	f9b5 6000 	ldrsh.w	r6, [r5]
  401e1a:	462a      	mov	r2, r5
  401e1c:	17f7      	asrs	r7, r6, #31
  401e1e:	3204      	adds	r2, #4
  401e20:	4630      	mov	r0, r6
  401e22:	4639      	mov	r1, r7
  401e24:	9207      	str	r2, [sp, #28]
  401e26:	2800      	cmp	r0, #0
  401e28:	f171 0200 	sbcs.w	r2, r1, #0
  401e2c:	f2c0 835d 	blt.w	4024ea <_vfiprintf_r+0xb4e>
  401e30:	1c61      	adds	r1, r4, #1
  401e32:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401e36:	f04f 0201 	mov.w	r2, #1
  401e3a:	f47f aeea 	bne.w	401c12 <_vfiprintf_r+0x276>
  401e3e:	ea56 0107 	orrs.w	r1, r6, r7
  401e42:	f000 824d 	beq.w	4022e0 <_vfiprintf_r+0x944>
  401e46:	9302      	str	r3, [sp, #8]
  401e48:	2a01      	cmp	r2, #1
  401e4a:	f000 828c 	beq.w	402366 <_vfiprintf_r+0x9ca>
  401e4e:	2a02      	cmp	r2, #2
  401e50:	f040 825c 	bne.w	40230c <_vfiprintf_r+0x970>
  401e54:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401e56:	46cb      	mov	fp, r9
  401e58:	0933      	lsrs	r3, r6, #4
  401e5a:	f006 010f 	and.w	r1, r6, #15
  401e5e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401e62:	093a      	lsrs	r2, r7, #4
  401e64:	461e      	mov	r6, r3
  401e66:	4617      	mov	r7, r2
  401e68:	5c43      	ldrb	r3, [r0, r1]
  401e6a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401e6e:	ea56 0307 	orrs.w	r3, r6, r7
  401e72:	d1f1      	bne.n	401e58 <_vfiprintf_r+0x4bc>
  401e74:	eba9 030b 	sub.w	r3, r9, fp
  401e78:	9305      	str	r3, [sp, #20]
  401e7a:	e6e1      	b.n	401c40 <_vfiprintf_r+0x2a4>
  401e7c:	2800      	cmp	r0, #0
  401e7e:	f040 83c0 	bne.w	402602 <_vfiprintf_r+0xc66>
  401e82:	0699      	lsls	r1, r3, #26
  401e84:	f100 8367 	bmi.w	402556 <_vfiprintf_r+0xbba>
  401e88:	06da      	lsls	r2, r3, #27
  401e8a:	f100 80f1 	bmi.w	402070 <_vfiprintf_r+0x6d4>
  401e8e:	065b      	lsls	r3, r3, #25
  401e90:	f140 80ee 	bpl.w	402070 <_vfiprintf_r+0x6d4>
  401e94:	9a07      	ldr	r2, [sp, #28]
  401e96:	6813      	ldr	r3, [r2, #0]
  401e98:	3204      	adds	r2, #4
  401e9a:	9207      	str	r2, [sp, #28]
  401e9c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401ea0:	801a      	strh	r2, [r3, #0]
  401ea2:	e5b8      	b.n	401a16 <_vfiprintf_r+0x7a>
  401ea4:	9807      	ldr	r0, [sp, #28]
  401ea6:	4a3d      	ldr	r2, [pc, #244]	; (401f9c <_vfiprintf_r+0x600>)
  401ea8:	9608      	str	r6, [sp, #32]
  401eaa:	920b      	str	r2, [sp, #44]	; 0x2c
  401eac:	6806      	ldr	r6, [r0, #0]
  401eae:	2278      	movs	r2, #120	; 0x78
  401eb0:	2130      	movs	r1, #48	; 0x30
  401eb2:	3004      	adds	r0, #4
  401eb4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401eb8:	f043 0302 	orr.w	r3, r3, #2
  401ebc:	9007      	str	r0, [sp, #28]
  401ebe:	2700      	movs	r7, #0
  401ec0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401ec4:	2202      	movs	r2, #2
  401ec6:	e69c      	b.n	401c02 <_vfiprintf_r+0x266>
  401ec8:	9608      	str	r6, [sp, #32]
  401eca:	2800      	cmp	r0, #0
  401ecc:	d099      	beq.n	401e02 <_vfiprintf_r+0x466>
  401ece:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401ed2:	e796      	b.n	401e02 <_vfiprintf_r+0x466>
  401ed4:	f898 2000 	ldrb.w	r2, [r8]
  401ed8:	2d00      	cmp	r5, #0
  401eda:	f47f add1 	bne.w	401a80 <_vfiprintf_r+0xe4>
  401ede:	2001      	movs	r0, #1
  401ee0:	2520      	movs	r5, #32
  401ee2:	e5cd      	b.n	401a80 <_vfiprintf_r+0xe4>
  401ee4:	f043 0301 	orr.w	r3, r3, #1
  401ee8:	f898 2000 	ldrb.w	r2, [r8]
  401eec:	e5c8      	b.n	401a80 <_vfiprintf_r+0xe4>
  401eee:	9608      	str	r6, [sp, #32]
  401ef0:	2800      	cmp	r0, #0
  401ef2:	f040 8393 	bne.w	40261c <_vfiprintf_r+0xc80>
  401ef6:	4929      	ldr	r1, [pc, #164]	; (401f9c <_vfiprintf_r+0x600>)
  401ef8:	910b      	str	r1, [sp, #44]	; 0x2c
  401efa:	069f      	lsls	r7, r3, #26
  401efc:	f100 82e8 	bmi.w	4024d0 <_vfiprintf_r+0xb34>
  401f00:	9807      	ldr	r0, [sp, #28]
  401f02:	06de      	lsls	r6, r3, #27
  401f04:	4601      	mov	r1, r0
  401f06:	f100 8270 	bmi.w	4023ea <_vfiprintf_r+0xa4e>
  401f0a:	065d      	lsls	r5, r3, #25
  401f0c:	f140 826d 	bpl.w	4023ea <_vfiprintf_r+0xa4e>
  401f10:	3104      	adds	r1, #4
  401f12:	8806      	ldrh	r6, [r0, #0]
  401f14:	9107      	str	r1, [sp, #28]
  401f16:	2700      	movs	r7, #0
  401f18:	07d8      	lsls	r0, r3, #31
  401f1a:	f140 8222 	bpl.w	402362 <_vfiprintf_r+0x9c6>
  401f1e:	ea56 0107 	orrs.w	r1, r6, r7
  401f22:	f000 821e 	beq.w	402362 <_vfiprintf_r+0x9c6>
  401f26:	2130      	movs	r1, #48	; 0x30
  401f28:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401f2c:	f043 0302 	orr.w	r3, r3, #2
  401f30:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401f34:	2202      	movs	r2, #2
  401f36:	e664      	b.n	401c02 <_vfiprintf_r+0x266>
  401f38:	9608      	str	r6, [sp, #32]
  401f3a:	2800      	cmp	r0, #0
  401f3c:	f040 836b 	bne.w	402616 <_vfiprintf_r+0xc7a>
  401f40:	4917      	ldr	r1, [pc, #92]	; (401fa0 <_vfiprintf_r+0x604>)
  401f42:	910b      	str	r1, [sp, #44]	; 0x2c
  401f44:	e7d9      	b.n	401efa <_vfiprintf_r+0x55e>
  401f46:	9907      	ldr	r1, [sp, #28]
  401f48:	9608      	str	r6, [sp, #32]
  401f4a:	680a      	ldr	r2, [r1, #0]
  401f4c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401f50:	f04f 0000 	mov.w	r0, #0
  401f54:	460a      	mov	r2, r1
  401f56:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401f5a:	3204      	adds	r2, #4
  401f5c:	2001      	movs	r0, #1
  401f5e:	9001      	str	r0, [sp, #4]
  401f60:	9207      	str	r2, [sp, #28]
  401f62:	9005      	str	r0, [sp, #20]
  401f64:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401f68:	9302      	str	r3, [sp, #8]
  401f6a:	2400      	movs	r4, #0
  401f6c:	e670      	b.n	401c50 <_vfiprintf_r+0x2b4>
  401f6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401f72:	f898 2000 	ldrb.w	r2, [r8]
  401f76:	e583      	b.n	401a80 <_vfiprintf_r+0xe4>
  401f78:	f898 2000 	ldrb.w	r2, [r8]
  401f7c:	2a6c      	cmp	r2, #108	; 0x6c
  401f7e:	bf03      	ittte	eq
  401f80:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401f84:	f043 0320 	orreq.w	r3, r3, #32
  401f88:	f108 0801 	addeq.w	r8, r8, #1
  401f8c:	f043 0310 	orrne.w	r3, r3, #16
  401f90:	e576      	b.n	401a80 <_vfiprintf_r+0xe4>
  401f92:	bf00      	nop
  401f94:	00404468 	.word	0x00404468
  401f98:	00404478 	.word	0x00404478
  401f9c:	0040444c 	.word	0x0040444c
  401fa0:	00404438 	.word	0x00404438
  401fa4:	9907      	ldr	r1, [sp, #28]
  401fa6:	680e      	ldr	r6, [r1, #0]
  401fa8:	460a      	mov	r2, r1
  401faa:	2e00      	cmp	r6, #0
  401fac:	f102 0204 	add.w	r2, r2, #4
  401fb0:	f6ff ae0f 	blt.w	401bd2 <_vfiprintf_r+0x236>
  401fb4:	9207      	str	r2, [sp, #28]
  401fb6:	f898 2000 	ldrb.w	r2, [r8]
  401fba:	e561      	b.n	401a80 <_vfiprintf_r+0xe4>
  401fbc:	f898 2000 	ldrb.w	r2, [r8]
  401fc0:	2001      	movs	r0, #1
  401fc2:	252b      	movs	r5, #43	; 0x2b
  401fc4:	e55c      	b.n	401a80 <_vfiprintf_r+0xe4>
  401fc6:	9907      	ldr	r1, [sp, #28]
  401fc8:	9608      	str	r6, [sp, #32]
  401fca:	f8d1 b000 	ldr.w	fp, [r1]
  401fce:	f04f 0200 	mov.w	r2, #0
  401fd2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401fd6:	1d0e      	adds	r6, r1, #4
  401fd8:	f1bb 0f00 	cmp.w	fp, #0
  401fdc:	f000 82e5 	beq.w	4025aa <_vfiprintf_r+0xc0e>
  401fe0:	1c67      	adds	r7, r4, #1
  401fe2:	f000 82c4 	beq.w	40256e <_vfiprintf_r+0xbd2>
  401fe6:	4622      	mov	r2, r4
  401fe8:	2100      	movs	r1, #0
  401fea:	4658      	mov	r0, fp
  401fec:	9301      	str	r3, [sp, #4]
  401fee:	f001 fbd7 	bl	4037a0 <memchr>
  401ff2:	9b01      	ldr	r3, [sp, #4]
  401ff4:	2800      	cmp	r0, #0
  401ff6:	f000 82e5 	beq.w	4025c4 <_vfiprintf_r+0xc28>
  401ffa:	eba0 020b 	sub.w	r2, r0, fp
  401ffe:	9205      	str	r2, [sp, #20]
  402000:	9607      	str	r6, [sp, #28]
  402002:	9302      	str	r3, [sp, #8]
  402004:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402008:	2400      	movs	r4, #0
  40200a:	e619      	b.n	401c40 <_vfiprintf_r+0x2a4>
  40200c:	f898 2000 	ldrb.w	r2, [r8]
  402010:	2a2a      	cmp	r2, #42	; 0x2a
  402012:	f108 0701 	add.w	r7, r8, #1
  402016:	f000 82e9 	beq.w	4025ec <_vfiprintf_r+0xc50>
  40201a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40201e:	2909      	cmp	r1, #9
  402020:	46b8      	mov	r8, r7
  402022:	f04f 0400 	mov.w	r4, #0
  402026:	f63f ad2d 	bhi.w	401a84 <_vfiprintf_r+0xe8>
  40202a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40202e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402032:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  402036:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40203a:	2909      	cmp	r1, #9
  40203c:	d9f5      	bls.n	40202a <_vfiprintf_r+0x68e>
  40203e:	e521      	b.n	401a84 <_vfiprintf_r+0xe8>
  402040:	f043 0320 	orr.w	r3, r3, #32
  402044:	f898 2000 	ldrb.w	r2, [r8]
  402048:	e51a      	b.n	401a80 <_vfiprintf_r+0xe4>
  40204a:	9608      	str	r6, [sp, #32]
  40204c:	2800      	cmp	r0, #0
  40204e:	f040 82db 	bne.w	402608 <_vfiprintf_r+0xc6c>
  402052:	2a00      	cmp	r2, #0
  402054:	f000 80e7 	beq.w	402226 <_vfiprintf_r+0x88a>
  402058:	2101      	movs	r1, #1
  40205a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40205e:	f04f 0200 	mov.w	r2, #0
  402062:	9101      	str	r1, [sp, #4]
  402064:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  402068:	9105      	str	r1, [sp, #20]
  40206a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40206e:	e77b      	b.n	401f68 <_vfiprintf_r+0x5cc>
  402070:	9a07      	ldr	r2, [sp, #28]
  402072:	6813      	ldr	r3, [r2, #0]
  402074:	3204      	adds	r2, #4
  402076:	9207      	str	r2, [sp, #28]
  402078:	9a03      	ldr	r2, [sp, #12]
  40207a:	601a      	str	r2, [r3, #0]
  40207c:	e4cb      	b.n	401a16 <_vfiprintf_r+0x7a>
  40207e:	aa0f      	add	r2, sp, #60	; 0x3c
  402080:	9904      	ldr	r1, [sp, #16]
  402082:	4620      	mov	r0, r4
  402084:	f7ff fc4a 	bl	40191c <__sprint_r.part.0>
  402088:	2800      	cmp	r0, #0
  40208a:	f040 8139 	bne.w	402300 <_vfiprintf_r+0x964>
  40208e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402090:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402092:	f101 0c01 	add.w	ip, r1, #1
  402096:	46ce      	mov	lr, r9
  402098:	e5ff      	b.n	401c9a <_vfiprintf_r+0x2fe>
  40209a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40209c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40209e:	1c48      	adds	r0, r1, #1
  4020a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4020a4:	2d00      	cmp	r5, #0
  4020a6:	f43f ae22 	beq.w	401cee <_vfiprintf_r+0x352>
  4020aa:	3201      	adds	r2, #1
  4020ac:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4020b0:	2101      	movs	r1, #1
  4020b2:	2807      	cmp	r0, #7
  4020b4:	9211      	str	r2, [sp, #68]	; 0x44
  4020b6:	9010      	str	r0, [sp, #64]	; 0x40
  4020b8:	f8ca 5000 	str.w	r5, [sl]
  4020bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4020c0:	f340 8108 	ble.w	4022d4 <_vfiprintf_r+0x938>
  4020c4:	2a00      	cmp	r2, #0
  4020c6:	f040 81bc 	bne.w	402442 <_vfiprintf_r+0xaa6>
  4020ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020cc:	2b00      	cmp	r3, #0
  4020ce:	f43f ae1f 	beq.w	401d10 <_vfiprintf_r+0x374>
  4020d2:	ab0e      	add	r3, sp, #56	; 0x38
  4020d4:	2202      	movs	r2, #2
  4020d6:	4608      	mov	r0, r1
  4020d8:	931c      	str	r3, [sp, #112]	; 0x70
  4020da:	921d      	str	r2, [sp, #116]	; 0x74
  4020dc:	46ca      	mov	sl, r9
  4020de:	4601      	mov	r1, r0
  4020e0:	f10a 0a08 	add.w	sl, sl, #8
  4020e4:	3001      	adds	r0, #1
  4020e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4020e8:	2b80      	cmp	r3, #128	; 0x80
  4020ea:	f43f ae19 	beq.w	401d20 <_vfiprintf_r+0x384>
  4020ee:	9b05      	ldr	r3, [sp, #20]
  4020f0:	1ae4      	subs	r4, r4, r3
  4020f2:	2c00      	cmp	r4, #0
  4020f4:	dd2e      	ble.n	402154 <_vfiprintf_r+0x7b8>
  4020f6:	2c10      	cmp	r4, #16
  4020f8:	4db3      	ldr	r5, [pc, #716]	; (4023c8 <_vfiprintf_r+0xa2c>)
  4020fa:	dd1e      	ble.n	40213a <_vfiprintf_r+0x79e>
  4020fc:	46d6      	mov	lr, sl
  4020fe:	2610      	movs	r6, #16
  402100:	9f06      	ldr	r7, [sp, #24]
  402102:	f8dd a010 	ldr.w	sl, [sp, #16]
  402106:	e006      	b.n	402116 <_vfiprintf_r+0x77a>
  402108:	1c88      	adds	r0, r1, #2
  40210a:	f10e 0e08 	add.w	lr, lr, #8
  40210e:	4619      	mov	r1, r3
  402110:	3c10      	subs	r4, #16
  402112:	2c10      	cmp	r4, #16
  402114:	dd10      	ble.n	402138 <_vfiprintf_r+0x79c>
  402116:	1c4b      	adds	r3, r1, #1
  402118:	3210      	adds	r2, #16
  40211a:	2b07      	cmp	r3, #7
  40211c:	9211      	str	r2, [sp, #68]	; 0x44
  40211e:	e88e 0060 	stmia.w	lr, {r5, r6}
  402122:	9310      	str	r3, [sp, #64]	; 0x40
  402124:	ddf0      	ble.n	402108 <_vfiprintf_r+0x76c>
  402126:	2a00      	cmp	r2, #0
  402128:	d165      	bne.n	4021f6 <_vfiprintf_r+0x85a>
  40212a:	3c10      	subs	r4, #16
  40212c:	2c10      	cmp	r4, #16
  40212e:	f04f 0001 	mov.w	r0, #1
  402132:	4611      	mov	r1, r2
  402134:	46ce      	mov	lr, r9
  402136:	dcee      	bgt.n	402116 <_vfiprintf_r+0x77a>
  402138:	46f2      	mov	sl, lr
  40213a:	4422      	add	r2, r4
  40213c:	2807      	cmp	r0, #7
  40213e:	9211      	str	r2, [sp, #68]	; 0x44
  402140:	f8ca 5000 	str.w	r5, [sl]
  402144:	f8ca 4004 	str.w	r4, [sl, #4]
  402148:	9010      	str	r0, [sp, #64]	; 0x40
  40214a:	f300 8085 	bgt.w	402258 <_vfiprintf_r+0x8bc>
  40214e:	f10a 0a08 	add.w	sl, sl, #8
  402152:	3001      	adds	r0, #1
  402154:	9905      	ldr	r1, [sp, #20]
  402156:	f8ca b000 	str.w	fp, [sl]
  40215a:	440a      	add	r2, r1
  40215c:	2807      	cmp	r0, #7
  40215e:	9211      	str	r2, [sp, #68]	; 0x44
  402160:	f8ca 1004 	str.w	r1, [sl, #4]
  402164:	9010      	str	r0, [sp, #64]	; 0x40
  402166:	f340 8082 	ble.w	40226e <_vfiprintf_r+0x8d2>
  40216a:	2a00      	cmp	r2, #0
  40216c:	f040 8118 	bne.w	4023a0 <_vfiprintf_r+0xa04>
  402170:	9b02      	ldr	r3, [sp, #8]
  402172:	9210      	str	r2, [sp, #64]	; 0x40
  402174:	0758      	lsls	r0, r3, #29
  402176:	d535      	bpl.n	4021e4 <_vfiprintf_r+0x848>
  402178:	9b08      	ldr	r3, [sp, #32]
  40217a:	9901      	ldr	r1, [sp, #4]
  40217c:	1a5c      	subs	r4, r3, r1
  40217e:	2c00      	cmp	r4, #0
  402180:	f340 80e7 	ble.w	402352 <_vfiprintf_r+0x9b6>
  402184:	46ca      	mov	sl, r9
  402186:	2c10      	cmp	r4, #16
  402188:	f340 8218 	ble.w	4025bc <_vfiprintf_r+0xc20>
  40218c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40218e:	4e8f      	ldr	r6, [pc, #572]	; (4023cc <_vfiprintf_r+0xa30>)
  402190:	9f06      	ldr	r7, [sp, #24]
  402192:	f8dd b010 	ldr.w	fp, [sp, #16]
  402196:	2510      	movs	r5, #16
  402198:	e006      	b.n	4021a8 <_vfiprintf_r+0x80c>
  40219a:	1c88      	adds	r0, r1, #2
  40219c:	f10a 0a08 	add.w	sl, sl, #8
  4021a0:	4619      	mov	r1, r3
  4021a2:	3c10      	subs	r4, #16
  4021a4:	2c10      	cmp	r4, #16
  4021a6:	dd11      	ble.n	4021cc <_vfiprintf_r+0x830>
  4021a8:	1c4b      	adds	r3, r1, #1
  4021aa:	3210      	adds	r2, #16
  4021ac:	2b07      	cmp	r3, #7
  4021ae:	9211      	str	r2, [sp, #68]	; 0x44
  4021b0:	f8ca 6000 	str.w	r6, [sl]
  4021b4:	f8ca 5004 	str.w	r5, [sl, #4]
  4021b8:	9310      	str	r3, [sp, #64]	; 0x40
  4021ba:	ddee      	ble.n	40219a <_vfiprintf_r+0x7fe>
  4021bc:	bb42      	cbnz	r2, 402210 <_vfiprintf_r+0x874>
  4021be:	3c10      	subs	r4, #16
  4021c0:	2c10      	cmp	r4, #16
  4021c2:	f04f 0001 	mov.w	r0, #1
  4021c6:	4611      	mov	r1, r2
  4021c8:	46ca      	mov	sl, r9
  4021ca:	dced      	bgt.n	4021a8 <_vfiprintf_r+0x80c>
  4021cc:	4422      	add	r2, r4
  4021ce:	2807      	cmp	r0, #7
  4021d0:	9211      	str	r2, [sp, #68]	; 0x44
  4021d2:	f8ca 6000 	str.w	r6, [sl]
  4021d6:	f8ca 4004 	str.w	r4, [sl, #4]
  4021da:	9010      	str	r0, [sp, #64]	; 0x40
  4021dc:	dd51      	ble.n	402282 <_vfiprintf_r+0x8e6>
  4021de:	2a00      	cmp	r2, #0
  4021e0:	f040 819b 	bne.w	40251a <_vfiprintf_r+0xb7e>
  4021e4:	9b03      	ldr	r3, [sp, #12]
  4021e6:	9a08      	ldr	r2, [sp, #32]
  4021e8:	9901      	ldr	r1, [sp, #4]
  4021ea:	428a      	cmp	r2, r1
  4021ec:	bfac      	ite	ge
  4021ee:	189b      	addge	r3, r3, r2
  4021f0:	185b      	addlt	r3, r3, r1
  4021f2:	9303      	str	r3, [sp, #12]
  4021f4:	e04e      	b.n	402294 <_vfiprintf_r+0x8f8>
  4021f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4021f8:	4651      	mov	r1, sl
  4021fa:	4638      	mov	r0, r7
  4021fc:	f7ff fb8e 	bl	40191c <__sprint_r.part.0>
  402200:	2800      	cmp	r0, #0
  402202:	f040 813f 	bne.w	402484 <_vfiprintf_r+0xae8>
  402206:	9910      	ldr	r1, [sp, #64]	; 0x40
  402208:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40220a:	1c48      	adds	r0, r1, #1
  40220c:	46ce      	mov	lr, r9
  40220e:	e77f      	b.n	402110 <_vfiprintf_r+0x774>
  402210:	aa0f      	add	r2, sp, #60	; 0x3c
  402212:	4659      	mov	r1, fp
  402214:	4638      	mov	r0, r7
  402216:	f7ff fb81 	bl	40191c <__sprint_r.part.0>
  40221a:	b960      	cbnz	r0, 402236 <_vfiprintf_r+0x89a>
  40221c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40221e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402220:	1c48      	adds	r0, r1, #1
  402222:	46ca      	mov	sl, r9
  402224:	e7bd      	b.n	4021a2 <_vfiprintf_r+0x806>
  402226:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402228:	f8dd b010 	ldr.w	fp, [sp, #16]
  40222c:	2b00      	cmp	r3, #0
  40222e:	f040 81d4 	bne.w	4025da <_vfiprintf_r+0xc3e>
  402232:	2300      	movs	r3, #0
  402234:	9310      	str	r3, [sp, #64]	; 0x40
  402236:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40223a:	f013 0f01 	tst.w	r3, #1
  40223e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402242:	d102      	bne.n	40224a <_vfiprintf_r+0x8ae>
  402244:	059a      	lsls	r2, r3, #22
  402246:	f140 80de 	bpl.w	402406 <_vfiprintf_r+0xa6a>
  40224a:	065b      	lsls	r3, r3, #25
  40224c:	f53f acb2 	bmi.w	401bb4 <_vfiprintf_r+0x218>
  402250:	9803      	ldr	r0, [sp, #12]
  402252:	b02d      	add	sp, #180	; 0xb4
  402254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402258:	2a00      	cmp	r2, #0
  40225a:	f040 8106 	bne.w	40246a <_vfiprintf_r+0xace>
  40225e:	9a05      	ldr	r2, [sp, #20]
  402260:	921d      	str	r2, [sp, #116]	; 0x74
  402262:	2301      	movs	r3, #1
  402264:	9211      	str	r2, [sp, #68]	; 0x44
  402266:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40226a:	9310      	str	r3, [sp, #64]	; 0x40
  40226c:	46ca      	mov	sl, r9
  40226e:	f10a 0a08 	add.w	sl, sl, #8
  402272:	9b02      	ldr	r3, [sp, #8]
  402274:	0759      	lsls	r1, r3, #29
  402276:	d504      	bpl.n	402282 <_vfiprintf_r+0x8e6>
  402278:	9b08      	ldr	r3, [sp, #32]
  40227a:	9901      	ldr	r1, [sp, #4]
  40227c:	1a5c      	subs	r4, r3, r1
  40227e:	2c00      	cmp	r4, #0
  402280:	dc81      	bgt.n	402186 <_vfiprintf_r+0x7ea>
  402282:	9b03      	ldr	r3, [sp, #12]
  402284:	9908      	ldr	r1, [sp, #32]
  402286:	9801      	ldr	r0, [sp, #4]
  402288:	4281      	cmp	r1, r0
  40228a:	bfac      	ite	ge
  40228c:	185b      	addge	r3, r3, r1
  40228e:	181b      	addlt	r3, r3, r0
  402290:	9303      	str	r3, [sp, #12]
  402292:	bb72      	cbnz	r2, 4022f2 <_vfiprintf_r+0x956>
  402294:	2300      	movs	r3, #0
  402296:	9310      	str	r3, [sp, #64]	; 0x40
  402298:	46ca      	mov	sl, r9
  40229a:	f7ff bbbc 	b.w	401a16 <_vfiprintf_r+0x7a>
  40229e:	aa0f      	add	r2, sp, #60	; 0x3c
  4022a0:	9904      	ldr	r1, [sp, #16]
  4022a2:	4620      	mov	r0, r4
  4022a4:	f7ff fb3a 	bl	40191c <__sprint_r.part.0>
  4022a8:	bb50      	cbnz	r0, 402300 <_vfiprintf_r+0x964>
  4022aa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4022ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022ae:	f101 0e01 	add.w	lr, r1, #1
  4022b2:	46cc      	mov	ip, r9
  4022b4:	e548      	b.n	401d48 <_vfiprintf_r+0x3ac>
  4022b6:	2a00      	cmp	r2, #0
  4022b8:	f040 8140 	bne.w	40253c <_vfiprintf_r+0xba0>
  4022bc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4022c0:	2900      	cmp	r1, #0
  4022c2:	f000 811b 	beq.w	4024fc <_vfiprintf_r+0xb60>
  4022c6:	2201      	movs	r2, #1
  4022c8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4022cc:	4610      	mov	r0, r2
  4022ce:	921d      	str	r2, [sp, #116]	; 0x74
  4022d0:	911c      	str	r1, [sp, #112]	; 0x70
  4022d2:	46ca      	mov	sl, r9
  4022d4:	4601      	mov	r1, r0
  4022d6:	f10a 0a08 	add.w	sl, sl, #8
  4022da:	3001      	adds	r0, #1
  4022dc:	e507      	b.n	401cee <_vfiprintf_r+0x352>
  4022de:	9b02      	ldr	r3, [sp, #8]
  4022e0:	2a01      	cmp	r2, #1
  4022e2:	f000 8098 	beq.w	402416 <_vfiprintf_r+0xa7a>
  4022e6:	2a02      	cmp	r2, #2
  4022e8:	d10d      	bne.n	402306 <_vfiprintf_r+0x96a>
  4022ea:	9302      	str	r3, [sp, #8]
  4022ec:	2600      	movs	r6, #0
  4022ee:	2700      	movs	r7, #0
  4022f0:	e5b0      	b.n	401e54 <_vfiprintf_r+0x4b8>
  4022f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4022f4:	9904      	ldr	r1, [sp, #16]
  4022f6:	9806      	ldr	r0, [sp, #24]
  4022f8:	f7ff fb10 	bl	40191c <__sprint_r.part.0>
  4022fc:	2800      	cmp	r0, #0
  4022fe:	d0c9      	beq.n	402294 <_vfiprintf_r+0x8f8>
  402300:	f8dd b010 	ldr.w	fp, [sp, #16]
  402304:	e797      	b.n	402236 <_vfiprintf_r+0x89a>
  402306:	9302      	str	r3, [sp, #8]
  402308:	2600      	movs	r6, #0
  40230a:	2700      	movs	r7, #0
  40230c:	4649      	mov	r1, r9
  40230e:	e000      	b.n	402312 <_vfiprintf_r+0x976>
  402310:	4659      	mov	r1, fp
  402312:	08f2      	lsrs	r2, r6, #3
  402314:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402318:	08f8      	lsrs	r0, r7, #3
  40231a:	f006 0307 	and.w	r3, r6, #7
  40231e:	4607      	mov	r7, r0
  402320:	4616      	mov	r6, r2
  402322:	3330      	adds	r3, #48	; 0x30
  402324:	ea56 0207 	orrs.w	r2, r6, r7
  402328:	f801 3c01 	strb.w	r3, [r1, #-1]
  40232c:	f101 3bff 	add.w	fp, r1, #4294967295
  402330:	d1ee      	bne.n	402310 <_vfiprintf_r+0x974>
  402332:	9a02      	ldr	r2, [sp, #8]
  402334:	07d6      	lsls	r6, r2, #31
  402336:	f57f ad9d 	bpl.w	401e74 <_vfiprintf_r+0x4d8>
  40233a:	2b30      	cmp	r3, #48	; 0x30
  40233c:	f43f ad9a 	beq.w	401e74 <_vfiprintf_r+0x4d8>
  402340:	3902      	subs	r1, #2
  402342:	2330      	movs	r3, #48	; 0x30
  402344:	f80b 3c01 	strb.w	r3, [fp, #-1]
  402348:	eba9 0301 	sub.w	r3, r9, r1
  40234c:	9305      	str	r3, [sp, #20]
  40234e:	468b      	mov	fp, r1
  402350:	e476      	b.n	401c40 <_vfiprintf_r+0x2a4>
  402352:	9b03      	ldr	r3, [sp, #12]
  402354:	9a08      	ldr	r2, [sp, #32]
  402356:	428a      	cmp	r2, r1
  402358:	bfac      	ite	ge
  40235a:	189b      	addge	r3, r3, r2
  40235c:	185b      	addlt	r3, r3, r1
  40235e:	9303      	str	r3, [sp, #12]
  402360:	e798      	b.n	402294 <_vfiprintf_r+0x8f8>
  402362:	2202      	movs	r2, #2
  402364:	e44d      	b.n	401c02 <_vfiprintf_r+0x266>
  402366:	2f00      	cmp	r7, #0
  402368:	bf08      	it	eq
  40236a:	2e0a      	cmpeq	r6, #10
  40236c:	d352      	bcc.n	402414 <_vfiprintf_r+0xa78>
  40236e:	46cb      	mov	fp, r9
  402370:	4630      	mov	r0, r6
  402372:	4639      	mov	r1, r7
  402374:	220a      	movs	r2, #10
  402376:	2300      	movs	r3, #0
  402378:	f001 fe9c 	bl	4040b4 <__aeabi_uldivmod>
  40237c:	3230      	adds	r2, #48	; 0x30
  40237e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402382:	4630      	mov	r0, r6
  402384:	4639      	mov	r1, r7
  402386:	2300      	movs	r3, #0
  402388:	220a      	movs	r2, #10
  40238a:	f001 fe93 	bl	4040b4 <__aeabi_uldivmod>
  40238e:	4606      	mov	r6, r0
  402390:	460f      	mov	r7, r1
  402392:	ea56 0307 	orrs.w	r3, r6, r7
  402396:	d1eb      	bne.n	402370 <_vfiprintf_r+0x9d4>
  402398:	e56c      	b.n	401e74 <_vfiprintf_r+0x4d8>
  40239a:	9405      	str	r4, [sp, #20]
  40239c:	46cb      	mov	fp, r9
  40239e:	e44f      	b.n	401c40 <_vfiprintf_r+0x2a4>
  4023a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4023a2:	9904      	ldr	r1, [sp, #16]
  4023a4:	9806      	ldr	r0, [sp, #24]
  4023a6:	f7ff fab9 	bl	40191c <__sprint_r.part.0>
  4023aa:	2800      	cmp	r0, #0
  4023ac:	d1a8      	bne.n	402300 <_vfiprintf_r+0x964>
  4023ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023b0:	46ca      	mov	sl, r9
  4023b2:	e75e      	b.n	402272 <_vfiprintf_r+0x8d6>
  4023b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4023b6:	9904      	ldr	r1, [sp, #16]
  4023b8:	9806      	ldr	r0, [sp, #24]
  4023ba:	f7ff faaf 	bl	40191c <__sprint_r.part.0>
  4023be:	2800      	cmp	r0, #0
  4023c0:	d19e      	bne.n	402300 <_vfiprintf_r+0x964>
  4023c2:	46ca      	mov	sl, r9
  4023c4:	f7ff bbc0 	b.w	401b48 <_vfiprintf_r+0x1ac>
  4023c8:	00404478 	.word	0x00404478
  4023cc:	00404468 	.word	0x00404468
  4023d0:	3104      	adds	r1, #4
  4023d2:	6816      	ldr	r6, [r2, #0]
  4023d4:	9107      	str	r1, [sp, #28]
  4023d6:	2201      	movs	r2, #1
  4023d8:	2700      	movs	r7, #0
  4023da:	e412      	b.n	401c02 <_vfiprintf_r+0x266>
  4023dc:	9807      	ldr	r0, [sp, #28]
  4023de:	4601      	mov	r1, r0
  4023e0:	3104      	adds	r1, #4
  4023e2:	6806      	ldr	r6, [r0, #0]
  4023e4:	9107      	str	r1, [sp, #28]
  4023e6:	2700      	movs	r7, #0
  4023e8:	e40b      	b.n	401c02 <_vfiprintf_r+0x266>
  4023ea:	680e      	ldr	r6, [r1, #0]
  4023ec:	3104      	adds	r1, #4
  4023ee:	9107      	str	r1, [sp, #28]
  4023f0:	2700      	movs	r7, #0
  4023f2:	e591      	b.n	401f18 <_vfiprintf_r+0x57c>
  4023f4:	9907      	ldr	r1, [sp, #28]
  4023f6:	680e      	ldr	r6, [r1, #0]
  4023f8:	460a      	mov	r2, r1
  4023fa:	17f7      	asrs	r7, r6, #31
  4023fc:	3204      	adds	r2, #4
  4023fe:	9207      	str	r2, [sp, #28]
  402400:	4630      	mov	r0, r6
  402402:	4639      	mov	r1, r7
  402404:	e50f      	b.n	401e26 <_vfiprintf_r+0x48a>
  402406:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40240a:	f000 fe7f 	bl	40310c <__retarget_lock_release_recursive>
  40240e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402412:	e71a      	b.n	40224a <_vfiprintf_r+0x8ae>
  402414:	9b02      	ldr	r3, [sp, #8]
  402416:	9302      	str	r3, [sp, #8]
  402418:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40241c:	3630      	adds	r6, #48	; 0x30
  40241e:	2301      	movs	r3, #1
  402420:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  402424:	9305      	str	r3, [sp, #20]
  402426:	e40b      	b.n	401c40 <_vfiprintf_r+0x2a4>
  402428:	aa0f      	add	r2, sp, #60	; 0x3c
  40242a:	9904      	ldr	r1, [sp, #16]
  40242c:	9806      	ldr	r0, [sp, #24]
  40242e:	f7ff fa75 	bl	40191c <__sprint_r.part.0>
  402432:	2800      	cmp	r0, #0
  402434:	f47f af64 	bne.w	402300 <_vfiprintf_r+0x964>
  402438:	9910      	ldr	r1, [sp, #64]	; 0x40
  40243a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40243c:	1c48      	adds	r0, r1, #1
  40243e:	46ca      	mov	sl, r9
  402440:	e651      	b.n	4020e6 <_vfiprintf_r+0x74a>
  402442:	aa0f      	add	r2, sp, #60	; 0x3c
  402444:	9904      	ldr	r1, [sp, #16]
  402446:	9806      	ldr	r0, [sp, #24]
  402448:	f7ff fa68 	bl	40191c <__sprint_r.part.0>
  40244c:	2800      	cmp	r0, #0
  40244e:	f47f af57 	bne.w	402300 <_vfiprintf_r+0x964>
  402452:	9910      	ldr	r1, [sp, #64]	; 0x40
  402454:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402456:	1c48      	adds	r0, r1, #1
  402458:	46ca      	mov	sl, r9
  40245a:	e448      	b.n	401cee <_vfiprintf_r+0x352>
  40245c:	2a00      	cmp	r2, #0
  40245e:	f040 8091 	bne.w	402584 <_vfiprintf_r+0xbe8>
  402462:	2001      	movs	r0, #1
  402464:	4611      	mov	r1, r2
  402466:	46ca      	mov	sl, r9
  402468:	e641      	b.n	4020ee <_vfiprintf_r+0x752>
  40246a:	aa0f      	add	r2, sp, #60	; 0x3c
  40246c:	9904      	ldr	r1, [sp, #16]
  40246e:	9806      	ldr	r0, [sp, #24]
  402470:	f7ff fa54 	bl	40191c <__sprint_r.part.0>
  402474:	2800      	cmp	r0, #0
  402476:	f47f af43 	bne.w	402300 <_vfiprintf_r+0x964>
  40247a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40247c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40247e:	3001      	adds	r0, #1
  402480:	46ca      	mov	sl, r9
  402482:	e667      	b.n	402154 <_vfiprintf_r+0x7b8>
  402484:	46d3      	mov	fp, sl
  402486:	e6d6      	b.n	402236 <_vfiprintf_r+0x89a>
  402488:	9e07      	ldr	r6, [sp, #28]
  40248a:	3607      	adds	r6, #7
  40248c:	f026 0207 	bic.w	r2, r6, #7
  402490:	f102 0108 	add.w	r1, r2, #8
  402494:	e9d2 6700 	ldrd	r6, r7, [r2]
  402498:	9107      	str	r1, [sp, #28]
  40249a:	2201      	movs	r2, #1
  40249c:	f7ff bbb1 	b.w	401c02 <_vfiprintf_r+0x266>
  4024a0:	9e07      	ldr	r6, [sp, #28]
  4024a2:	3607      	adds	r6, #7
  4024a4:	f026 0607 	bic.w	r6, r6, #7
  4024a8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4024ac:	f106 0208 	add.w	r2, r6, #8
  4024b0:	9207      	str	r2, [sp, #28]
  4024b2:	4606      	mov	r6, r0
  4024b4:	460f      	mov	r7, r1
  4024b6:	e4b6      	b.n	401e26 <_vfiprintf_r+0x48a>
  4024b8:	9e07      	ldr	r6, [sp, #28]
  4024ba:	3607      	adds	r6, #7
  4024bc:	f026 0207 	bic.w	r2, r6, #7
  4024c0:	f102 0108 	add.w	r1, r2, #8
  4024c4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4024c8:	9107      	str	r1, [sp, #28]
  4024ca:	2200      	movs	r2, #0
  4024cc:	f7ff bb99 	b.w	401c02 <_vfiprintf_r+0x266>
  4024d0:	9e07      	ldr	r6, [sp, #28]
  4024d2:	3607      	adds	r6, #7
  4024d4:	f026 0107 	bic.w	r1, r6, #7
  4024d8:	f101 0008 	add.w	r0, r1, #8
  4024dc:	9007      	str	r0, [sp, #28]
  4024de:	e9d1 6700 	ldrd	r6, r7, [r1]
  4024e2:	e519      	b.n	401f18 <_vfiprintf_r+0x57c>
  4024e4:	46cb      	mov	fp, r9
  4024e6:	f7ff bbab 	b.w	401c40 <_vfiprintf_r+0x2a4>
  4024ea:	252d      	movs	r5, #45	; 0x2d
  4024ec:	4276      	negs	r6, r6
  4024ee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4024f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4024f6:	2201      	movs	r2, #1
  4024f8:	f7ff bb88 	b.w	401c0c <_vfiprintf_r+0x270>
  4024fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4024fe:	b9b3      	cbnz	r3, 40252e <_vfiprintf_r+0xb92>
  402500:	4611      	mov	r1, r2
  402502:	2001      	movs	r0, #1
  402504:	46ca      	mov	sl, r9
  402506:	e5f2      	b.n	4020ee <_vfiprintf_r+0x752>
  402508:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40250c:	f000 fdfe 	bl	40310c <__retarget_lock_release_recursive>
  402510:	f04f 33ff 	mov.w	r3, #4294967295
  402514:	9303      	str	r3, [sp, #12]
  402516:	f7ff bb50 	b.w	401bba <_vfiprintf_r+0x21e>
  40251a:	aa0f      	add	r2, sp, #60	; 0x3c
  40251c:	9904      	ldr	r1, [sp, #16]
  40251e:	9806      	ldr	r0, [sp, #24]
  402520:	f7ff f9fc 	bl	40191c <__sprint_r.part.0>
  402524:	2800      	cmp	r0, #0
  402526:	f47f aeeb 	bne.w	402300 <_vfiprintf_r+0x964>
  40252a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40252c:	e6a9      	b.n	402282 <_vfiprintf_r+0x8e6>
  40252e:	ab0e      	add	r3, sp, #56	; 0x38
  402530:	2202      	movs	r2, #2
  402532:	931c      	str	r3, [sp, #112]	; 0x70
  402534:	921d      	str	r2, [sp, #116]	; 0x74
  402536:	2001      	movs	r0, #1
  402538:	46ca      	mov	sl, r9
  40253a:	e5d0      	b.n	4020de <_vfiprintf_r+0x742>
  40253c:	aa0f      	add	r2, sp, #60	; 0x3c
  40253e:	9904      	ldr	r1, [sp, #16]
  402540:	9806      	ldr	r0, [sp, #24]
  402542:	f7ff f9eb 	bl	40191c <__sprint_r.part.0>
  402546:	2800      	cmp	r0, #0
  402548:	f47f aeda 	bne.w	402300 <_vfiprintf_r+0x964>
  40254c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40254e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402550:	1c48      	adds	r0, r1, #1
  402552:	46ca      	mov	sl, r9
  402554:	e5a4      	b.n	4020a0 <_vfiprintf_r+0x704>
  402556:	9a07      	ldr	r2, [sp, #28]
  402558:	9903      	ldr	r1, [sp, #12]
  40255a:	6813      	ldr	r3, [r2, #0]
  40255c:	17cd      	asrs	r5, r1, #31
  40255e:	4608      	mov	r0, r1
  402560:	3204      	adds	r2, #4
  402562:	4629      	mov	r1, r5
  402564:	9207      	str	r2, [sp, #28]
  402566:	e9c3 0100 	strd	r0, r1, [r3]
  40256a:	f7ff ba54 	b.w	401a16 <_vfiprintf_r+0x7a>
  40256e:	4658      	mov	r0, fp
  402570:	9607      	str	r6, [sp, #28]
  402572:	9302      	str	r3, [sp, #8]
  402574:	f7ff f964 	bl	401840 <strlen>
  402578:	2400      	movs	r4, #0
  40257a:	9005      	str	r0, [sp, #20]
  40257c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402580:	f7ff bb5e 	b.w	401c40 <_vfiprintf_r+0x2a4>
  402584:	aa0f      	add	r2, sp, #60	; 0x3c
  402586:	9904      	ldr	r1, [sp, #16]
  402588:	9806      	ldr	r0, [sp, #24]
  40258a:	f7ff f9c7 	bl	40191c <__sprint_r.part.0>
  40258e:	2800      	cmp	r0, #0
  402590:	f47f aeb6 	bne.w	402300 <_vfiprintf_r+0x964>
  402594:	9910      	ldr	r1, [sp, #64]	; 0x40
  402596:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402598:	1c48      	adds	r0, r1, #1
  40259a:	46ca      	mov	sl, r9
  40259c:	e5a7      	b.n	4020ee <_vfiprintf_r+0x752>
  40259e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4025a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4025a2:	4e20      	ldr	r6, [pc, #128]	; (402624 <_vfiprintf_r+0xc88>)
  4025a4:	3101      	adds	r1, #1
  4025a6:	f7ff bb90 	b.w	401cca <_vfiprintf_r+0x32e>
  4025aa:	2c06      	cmp	r4, #6
  4025ac:	bf28      	it	cs
  4025ae:	2406      	movcs	r4, #6
  4025b0:	9405      	str	r4, [sp, #20]
  4025b2:	9607      	str	r6, [sp, #28]
  4025b4:	9401      	str	r4, [sp, #4]
  4025b6:	f8df b070 	ldr.w	fp, [pc, #112]	; 402628 <_vfiprintf_r+0xc8c>
  4025ba:	e4d5      	b.n	401f68 <_vfiprintf_r+0x5cc>
  4025bc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4025be:	4e19      	ldr	r6, [pc, #100]	; (402624 <_vfiprintf_r+0xc88>)
  4025c0:	3001      	adds	r0, #1
  4025c2:	e603      	b.n	4021cc <_vfiprintf_r+0x830>
  4025c4:	9405      	str	r4, [sp, #20]
  4025c6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4025ca:	9607      	str	r6, [sp, #28]
  4025cc:	9302      	str	r3, [sp, #8]
  4025ce:	4604      	mov	r4, r0
  4025d0:	f7ff bb36 	b.w	401c40 <_vfiprintf_r+0x2a4>
  4025d4:	4686      	mov	lr, r0
  4025d6:	f7ff bbce 	b.w	401d76 <_vfiprintf_r+0x3da>
  4025da:	9806      	ldr	r0, [sp, #24]
  4025dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4025de:	4659      	mov	r1, fp
  4025e0:	f7ff f99c 	bl	40191c <__sprint_r.part.0>
  4025e4:	2800      	cmp	r0, #0
  4025e6:	f43f ae24 	beq.w	402232 <_vfiprintf_r+0x896>
  4025ea:	e624      	b.n	402236 <_vfiprintf_r+0x89a>
  4025ec:	9907      	ldr	r1, [sp, #28]
  4025ee:	f898 2001 	ldrb.w	r2, [r8, #1]
  4025f2:	680c      	ldr	r4, [r1, #0]
  4025f4:	3104      	adds	r1, #4
  4025f6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4025fa:	46b8      	mov	r8, r7
  4025fc:	9107      	str	r1, [sp, #28]
  4025fe:	f7ff ba3f 	b.w	401a80 <_vfiprintf_r+0xe4>
  402602:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402606:	e43c      	b.n	401e82 <_vfiprintf_r+0x4e6>
  402608:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40260c:	e521      	b.n	402052 <_vfiprintf_r+0x6b6>
  40260e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402612:	f7ff bbf4 	b.w	401dfe <_vfiprintf_r+0x462>
  402616:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40261a:	e491      	b.n	401f40 <_vfiprintf_r+0x5a4>
  40261c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402620:	e469      	b.n	401ef6 <_vfiprintf_r+0x55a>
  402622:	bf00      	nop
  402624:	00404468 	.word	0x00404468
  402628:	00404460 	.word	0x00404460

0040262c <__sbprintf>:
  40262c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402630:	460c      	mov	r4, r1
  402632:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402636:	8989      	ldrh	r1, [r1, #12]
  402638:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40263a:	89e5      	ldrh	r5, [r4, #14]
  40263c:	9619      	str	r6, [sp, #100]	; 0x64
  40263e:	f021 0102 	bic.w	r1, r1, #2
  402642:	4606      	mov	r6, r0
  402644:	69e0      	ldr	r0, [r4, #28]
  402646:	f8ad 100c 	strh.w	r1, [sp, #12]
  40264a:	4617      	mov	r7, r2
  40264c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402650:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402652:	f8ad 500e 	strh.w	r5, [sp, #14]
  402656:	4698      	mov	r8, r3
  402658:	ad1a      	add	r5, sp, #104	; 0x68
  40265a:	2300      	movs	r3, #0
  40265c:	9007      	str	r0, [sp, #28]
  40265e:	a816      	add	r0, sp, #88	; 0x58
  402660:	9209      	str	r2, [sp, #36]	; 0x24
  402662:	9306      	str	r3, [sp, #24]
  402664:	9500      	str	r5, [sp, #0]
  402666:	9504      	str	r5, [sp, #16]
  402668:	9102      	str	r1, [sp, #8]
  40266a:	9105      	str	r1, [sp, #20]
  40266c:	f000 fd48 	bl	403100 <__retarget_lock_init_recursive>
  402670:	4643      	mov	r3, r8
  402672:	463a      	mov	r2, r7
  402674:	4669      	mov	r1, sp
  402676:	4630      	mov	r0, r6
  402678:	f7ff f990 	bl	40199c <_vfiprintf_r>
  40267c:	1e05      	subs	r5, r0, #0
  40267e:	db07      	blt.n	402690 <__sbprintf+0x64>
  402680:	4630      	mov	r0, r6
  402682:	4669      	mov	r1, sp
  402684:	f000 f928 	bl	4028d8 <_fflush_r>
  402688:	2800      	cmp	r0, #0
  40268a:	bf18      	it	ne
  40268c:	f04f 35ff 	movne.w	r5, #4294967295
  402690:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402694:	065b      	lsls	r3, r3, #25
  402696:	d503      	bpl.n	4026a0 <__sbprintf+0x74>
  402698:	89a3      	ldrh	r3, [r4, #12]
  40269a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40269e:	81a3      	strh	r3, [r4, #12]
  4026a0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4026a2:	f000 fd2f 	bl	403104 <__retarget_lock_close_recursive>
  4026a6:	4628      	mov	r0, r5
  4026a8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4026ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004026b0 <__swsetup_r>:
  4026b0:	b538      	push	{r3, r4, r5, lr}
  4026b2:	4b30      	ldr	r3, [pc, #192]	; (402774 <__swsetup_r+0xc4>)
  4026b4:	681b      	ldr	r3, [r3, #0]
  4026b6:	4605      	mov	r5, r0
  4026b8:	460c      	mov	r4, r1
  4026ba:	b113      	cbz	r3, 4026c2 <__swsetup_r+0x12>
  4026bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4026be:	2a00      	cmp	r2, #0
  4026c0:	d038      	beq.n	402734 <__swsetup_r+0x84>
  4026c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4026c6:	b293      	uxth	r3, r2
  4026c8:	0718      	lsls	r0, r3, #28
  4026ca:	d50c      	bpl.n	4026e6 <__swsetup_r+0x36>
  4026cc:	6920      	ldr	r0, [r4, #16]
  4026ce:	b1a8      	cbz	r0, 4026fc <__swsetup_r+0x4c>
  4026d0:	f013 0201 	ands.w	r2, r3, #1
  4026d4:	d01e      	beq.n	402714 <__swsetup_r+0x64>
  4026d6:	6963      	ldr	r3, [r4, #20]
  4026d8:	2200      	movs	r2, #0
  4026da:	425b      	negs	r3, r3
  4026dc:	61a3      	str	r3, [r4, #24]
  4026de:	60a2      	str	r2, [r4, #8]
  4026e0:	b1f0      	cbz	r0, 402720 <__swsetup_r+0x70>
  4026e2:	2000      	movs	r0, #0
  4026e4:	bd38      	pop	{r3, r4, r5, pc}
  4026e6:	06d9      	lsls	r1, r3, #27
  4026e8:	d53c      	bpl.n	402764 <__swsetup_r+0xb4>
  4026ea:	0758      	lsls	r0, r3, #29
  4026ec:	d426      	bmi.n	40273c <__swsetup_r+0x8c>
  4026ee:	6920      	ldr	r0, [r4, #16]
  4026f0:	f042 0308 	orr.w	r3, r2, #8
  4026f4:	81a3      	strh	r3, [r4, #12]
  4026f6:	b29b      	uxth	r3, r3
  4026f8:	2800      	cmp	r0, #0
  4026fa:	d1e9      	bne.n	4026d0 <__swsetup_r+0x20>
  4026fc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402700:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402704:	d0e4      	beq.n	4026d0 <__swsetup_r+0x20>
  402706:	4628      	mov	r0, r5
  402708:	4621      	mov	r1, r4
  40270a:	f000 fd2f 	bl	40316c <__smakebuf_r>
  40270e:	89a3      	ldrh	r3, [r4, #12]
  402710:	6920      	ldr	r0, [r4, #16]
  402712:	e7dd      	b.n	4026d0 <__swsetup_r+0x20>
  402714:	0799      	lsls	r1, r3, #30
  402716:	bf58      	it	pl
  402718:	6962      	ldrpl	r2, [r4, #20]
  40271a:	60a2      	str	r2, [r4, #8]
  40271c:	2800      	cmp	r0, #0
  40271e:	d1e0      	bne.n	4026e2 <__swsetup_r+0x32>
  402720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402724:	061a      	lsls	r2, r3, #24
  402726:	d5dd      	bpl.n	4026e4 <__swsetup_r+0x34>
  402728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40272c:	81a3      	strh	r3, [r4, #12]
  40272e:	f04f 30ff 	mov.w	r0, #4294967295
  402732:	bd38      	pop	{r3, r4, r5, pc}
  402734:	4618      	mov	r0, r3
  402736:	f000 f927 	bl	402988 <__sinit>
  40273a:	e7c2      	b.n	4026c2 <__swsetup_r+0x12>
  40273c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40273e:	b151      	cbz	r1, 402756 <__swsetup_r+0xa6>
  402740:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402744:	4299      	cmp	r1, r3
  402746:	d004      	beq.n	402752 <__swsetup_r+0xa2>
  402748:	4628      	mov	r0, r5
  40274a:	f000 fa43 	bl	402bd4 <_free_r>
  40274e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402752:	2300      	movs	r3, #0
  402754:	6323      	str	r3, [r4, #48]	; 0x30
  402756:	2300      	movs	r3, #0
  402758:	6920      	ldr	r0, [r4, #16]
  40275a:	6063      	str	r3, [r4, #4]
  40275c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402760:	6020      	str	r0, [r4, #0]
  402762:	e7c5      	b.n	4026f0 <__swsetup_r+0x40>
  402764:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402768:	2309      	movs	r3, #9
  40276a:	602b      	str	r3, [r5, #0]
  40276c:	f04f 30ff 	mov.w	r0, #4294967295
  402770:	81a2      	strh	r2, [r4, #12]
  402772:	bd38      	pop	{r3, r4, r5, pc}
  402774:	20400020 	.word	0x20400020

00402778 <register_fini>:
  402778:	4b02      	ldr	r3, [pc, #8]	; (402784 <register_fini+0xc>)
  40277a:	b113      	cbz	r3, 402782 <register_fini+0xa>
  40277c:	4802      	ldr	r0, [pc, #8]	; (402788 <register_fini+0x10>)
  40277e:	f000 b805 	b.w	40278c <atexit>
  402782:	4770      	bx	lr
  402784:	00000000 	.word	0x00000000
  402788:	004029f9 	.word	0x004029f9

0040278c <atexit>:
  40278c:	2300      	movs	r3, #0
  40278e:	4601      	mov	r1, r0
  402790:	461a      	mov	r2, r3
  402792:	4618      	mov	r0, r3
  402794:	f001 bb66 	b.w	403e64 <__register_exitproc>

00402798 <__sflush_r>:
  402798:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40279c:	b29a      	uxth	r2, r3
  40279e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4027a2:	460d      	mov	r5, r1
  4027a4:	0711      	lsls	r1, r2, #28
  4027a6:	4680      	mov	r8, r0
  4027a8:	d43a      	bmi.n	402820 <__sflush_r+0x88>
  4027aa:	686a      	ldr	r2, [r5, #4]
  4027ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4027b0:	2a00      	cmp	r2, #0
  4027b2:	81ab      	strh	r3, [r5, #12]
  4027b4:	dd6f      	ble.n	402896 <__sflush_r+0xfe>
  4027b6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4027b8:	2c00      	cmp	r4, #0
  4027ba:	d049      	beq.n	402850 <__sflush_r+0xb8>
  4027bc:	2200      	movs	r2, #0
  4027be:	b29b      	uxth	r3, r3
  4027c0:	f8d8 6000 	ldr.w	r6, [r8]
  4027c4:	f8c8 2000 	str.w	r2, [r8]
  4027c8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4027cc:	d067      	beq.n	40289e <__sflush_r+0x106>
  4027ce:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4027d0:	075f      	lsls	r7, r3, #29
  4027d2:	d505      	bpl.n	4027e0 <__sflush_r+0x48>
  4027d4:	6869      	ldr	r1, [r5, #4]
  4027d6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4027d8:	1a52      	subs	r2, r2, r1
  4027da:	b10b      	cbz	r3, 4027e0 <__sflush_r+0x48>
  4027dc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4027de:	1ad2      	subs	r2, r2, r3
  4027e0:	2300      	movs	r3, #0
  4027e2:	69e9      	ldr	r1, [r5, #28]
  4027e4:	4640      	mov	r0, r8
  4027e6:	47a0      	blx	r4
  4027e8:	1c44      	adds	r4, r0, #1
  4027ea:	d03c      	beq.n	402866 <__sflush_r+0xce>
  4027ec:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4027f0:	692a      	ldr	r2, [r5, #16]
  4027f2:	602a      	str	r2, [r5, #0]
  4027f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4027f8:	2200      	movs	r2, #0
  4027fa:	81ab      	strh	r3, [r5, #12]
  4027fc:	04db      	lsls	r3, r3, #19
  4027fe:	606a      	str	r2, [r5, #4]
  402800:	d447      	bmi.n	402892 <__sflush_r+0xfa>
  402802:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402804:	f8c8 6000 	str.w	r6, [r8]
  402808:	b311      	cbz	r1, 402850 <__sflush_r+0xb8>
  40280a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40280e:	4299      	cmp	r1, r3
  402810:	d002      	beq.n	402818 <__sflush_r+0x80>
  402812:	4640      	mov	r0, r8
  402814:	f000 f9de 	bl	402bd4 <_free_r>
  402818:	2000      	movs	r0, #0
  40281a:	6328      	str	r0, [r5, #48]	; 0x30
  40281c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402820:	692e      	ldr	r6, [r5, #16]
  402822:	b1ae      	cbz	r6, 402850 <__sflush_r+0xb8>
  402824:	682c      	ldr	r4, [r5, #0]
  402826:	602e      	str	r6, [r5, #0]
  402828:	0791      	lsls	r1, r2, #30
  40282a:	bf0c      	ite	eq
  40282c:	696b      	ldreq	r3, [r5, #20]
  40282e:	2300      	movne	r3, #0
  402830:	1ba4      	subs	r4, r4, r6
  402832:	60ab      	str	r3, [r5, #8]
  402834:	e00a      	b.n	40284c <__sflush_r+0xb4>
  402836:	4623      	mov	r3, r4
  402838:	4632      	mov	r2, r6
  40283a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40283c:	69e9      	ldr	r1, [r5, #28]
  40283e:	4640      	mov	r0, r8
  402840:	47b8      	blx	r7
  402842:	2800      	cmp	r0, #0
  402844:	eba4 0400 	sub.w	r4, r4, r0
  402848:	4406      	add	r6, r0
  40284a:	dd04      	ble.n	402856 <__sflush_r+0xbe>
  40284c:	2c00      	cmp	r4, #0
  40284e:	dcf2      	bgt.n	402836 <__sflush_r+0x9e>
  402850:	2000      	movs	r0, #0
  402852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402856:	89ab      	ldrh	r3, [r5, #12]
  402858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40285c:	81ab      	strh	r3, [r5, #12]
  40285e:	f04f 30ff 	mov.w	r0, #4294967295
  402862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402866:	f8d8 4000 	ldr.w	r4, [r8]
  40286a:	2c1d      	cmp	r4, #29
  40286c:	d8f3      	bhi.n	402856 <__sflush_r+0xbe>
  40286e:	4b19      	ldr	r3, [pc, #100]	; (4028d4 <__sflush_r+0x13c>)
  402870:	40e3      	lsrs	r3, r4
  402872:	43db      	mvns	r3, r3
  402874:	f013 0301 	ands.w	r3, r3, #1
  402878:	d1ed      	bne.n	402856 <__sflush_r+0xbe>
  40287a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40287e:	606b      	str	r3, [r5, #4]
  402880:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402884:	6929      	ldr	r1, [r5, #16]
  402886:	81ab      	strh	r3, [r5, #12]
  402888:	04da      	lsls	r2, r3, #19
  40288a:	6029      	str	r1, [r5, #0]
  40288c:	d5b9      	bpl.n	402802 <__sflush_r+0x6a>
  40288e:	2c00      	cmp	r4, #0
  402890:	d1b7      	bne.n	402802 <__sflush_r+0x6a>
  402892:	6528      	str	r0, [r5, #80]	; 0x50
  402894:	e7b5      	b.n	402802 <__sflush_r+0x6a>
  402896:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402898:	2a00      	cmp	r2, #0
  40289a:	dc8c      	bgt.n	4027b6 <__sflush_r+0x1e>
  40289c:	e7d8      	b.n	402850 <__sflush_r+0xb8>
  40289e:	2301      	movs	r3, #1
  4028a0:	69e9      	ldr	r1, [r5, #28]
  4028a2:	4640      	mov	r0, r8
  4028a4:	47a0      	blx	r4
  4028a6:	1c43      	adds	r3, r0, #1
  4028a8:	4602      	mov	r2, r0
  4028aa:	d002      	beq.n	4028b2 <__sflush_r+0x11a>
  4028ac:	89ab      	ldrh	r3, [r5, #12]
  4028ae:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4028b0:	e78e      	b.n	4027d0 <__sflush_r+0x38>
  4028b2:	f8d8 3000 	ldr.w	r3, [r8]
  4028b6:	2b00      	cmp	r3, #0
  4028b8:	d0f8      	beq.n	4028ac <__sflush_r+0x114>
  4028ba:	2b1d      	cmp	r3, #29
  4028bc:	d001      	beq.n	4028c2 <__sflush_r+0x12a>
  4028be:	2b16      	cmp	r3, #22
  4028c0:	d102      	bne.n	4028c8 <__sflush_r+0x130>
  4028c2:	f8c8 6000 	str.w	r6, [r8]
  4028c6:	e7c3      	b.n	402850 <__sflush_r+0xb8>
  4028c8:	89ab      	ldrh	r3, [r5, #12]
  4028ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4028ce:	81ab      	strh	r3, [r5, #12]
  4028d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028d4:	20400001 	.word	0x20400001

004028d8 <_fflush_r>:
  4028d8:	b538      	push	{r3, r4, r5, lr}
  4028da:	460d      	mov	r5, r1
  4028dc:	4604      	mov	r4, r0
  4028de:	b108      	cbz	r0, 4028e4 <_fflush_r+0xc>
  4028e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4028e2:	b1bb      	cbz	r3, 402914 <_fflush_r+0x3c>
  4028e4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4028e8:	b188      	cbz	r0, 40290e <_fflush_r+0x36>
  4028ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4028ec:	07db      	lsls	r3, r3, #31
  4028ee:	d401      	bmi.n	4028f4 <_fflush_r+0x1c>
  4028f0:	0581      	lsls	r1, r0, #22
  4028f2:	d517      	bpl.n	402924 <_fflush_r+0x4c>
  4028f4:	4620      	mov	r0, r4
  4028f6:	4629      	mov	r1, r5
  4028f8:	f7ff ff4e 	bl	402798 <__sflush_r>
  4028fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4028fe:	07da      	lsls	r2, r3, #31
  402900:	4604      	mov	r4, r0
  402902:	d402      	bmi.n	40290a <_fflush_r+0x32>
  402904:	89ab      	ldrh	r3, [r5, #12]
  402906:	059b      	lsls	r3, r3, #22
  402908:	d507      	bpl.n	40291a <_fflush_r+0x42>
  40290a:	4620      	mov	r0, r4
  40290c:	bd38      	pop	{r3, r4, r5, pc}
  40290e:	4604      	mov	r4, r0
  402910:	4620      	mov	r0, r4
  402912:	bd38      	pop	{r3, r4, r5, pc}
  402914:	f000 f838 	bl	402988 <__sinit>
  402918:	e7e4      	b.n	4028e4 <_fflush_r+0xc>
  40291a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40291c:	f000 fbf6 	bl	40310c <__retarget_lock_release_recursive>
  402920:	4620      	mov	r0, r4
  402922:	bd38      	pop	{r3, r4, r5, pc}
  402924:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402926:	f000 fbef 	bl	403108 <__retarget_lock_acquire_recursive>
  40292a:	e7e3      	b.n	4028f4 <_fflush_r+0x1c>

0040292c <_cleanup_r>:
  40292c:	4901      	ldr	r1, [pc, #4]	; (402934 <_cleanup_r+0x8>)
  40292e:	f000 bbaf 	b.w	403090 <_fwalk_reent>
  402932:	bf00      	nop
  402934:	00403f4d 	.word	0x00403f4d

00402938 <std.isra.0>:
  402938:	b510      	push	{r4, lr}
  40293a:	2300      	movs	r3, #0
  40293c:	4604      	mov	r4, r0
  40293e:	8181      	strh	r1, [r0, #12]
  402940:	81c2      	strh	r2, [r0, #14]
  402942:	6003      	str	r3, [r0, #0]
  402944:	6043      	str	r3, [r0, #4]
  402946:	6083      	str	r3, [r0, #8]
  402948:	6643      	str	r3, [r0, #100]	; 0x64
  40294a:	6103      	str	r3, [r0, #16]
  40294c:	6143      	str	r3, [r0, #20]
  40294e:	6183      	str	r3, [r0, #24]
  402950:	4619      	mov	r1, r3
  402952:	2208      	movs	r2, #8
  402954:	305c      	adds	r0, #92	; 0x5c
  402956:	f7fe fdeb 	bl	401530 <memset>
  40295a:	4807      	ldr	r0, [pc, #28]	; (402978 <std.isra.0+0x40>)
  40295c:	4907      	ldr	r1, [pc, #28]	; (40297c <std.isra.0+0x44>)
  40295e:	4a08      	ldr	r2, [pc, #32]	; (402980 <std.isra.0+0x48>)
  402960:	4b08      	ldr	r3, [pc, #32]	; (402984 <std.isra.0+0x4c>)
  402962:	6220      	str	r0, [r4, #32]
  402964:	61e4      	str	r4, [r4, #28]
  402966:	6261      	str	r1, [r4, #36]	; 0x24
  402968:	62a2      	str	r2, [r4, #40]	; 0x28
  40296a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40296c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402974:	f000 bbc4 	b.w	403100 <__retarget_lock_init_recursive>
  402978:	00403c91 	.word	0x00403c91
  40297c:	00403cb5 	.word	0x00403cb5
  402980:	00403cf1 	.word	0x00403cf1
  402984:	00403d11 	.word	0x00403d11

00402988 <__sinit>:
  402988:	b510      	push	{r4, lr}
  40298a:	4604      	mov	r4, r0
  40298c:	4812      	ldr	r0, [pc, #72]	; (4029d8 <__sinit+0x50>)
  40298e:	f000 fbbb 	bl	403108 <__retarget_lock_acquire_recursive>
  402992:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402994:	b9d2      	cbnz	r2, 4029cc <__sinit+0x44>
  402996:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40299a:	4810      	ldr	r0, [pc, #64]	; (4029dc <__sinit+0x54>)
  40299c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4029a0:	2103      	movs	r1, #3
  4029a2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4029a6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4029a8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4029ac:	6860      	ldr	r0, [r4, #4]
  4029ae:	2104      	movs	r1, #4
  4029b0:	f7ff ffc2 	bl	402938 <std.isra.0>
  4029b4:	2201      	movs	r2, #1
  4029b6:	2109      	movs	r1, #9
  4029b8:	68a0      	ldr	r0, [r4, #8]
  4029ba:	f7ff ffbd 	bl	402938 <std.isra.0>
  4029be:	2202      	movs	r2, #2
  4029c0:	2112      	movs	r1, #18
  4029c2:	68e0      	ldr	r0, [r4, #12]
  4029c4:	f7ff ffb8 	bl	402938 <std.isra.0>
  4029c8:	2301      	movs	r3, #1
  4029ca:	63a3      	str	r3, [r4, #56]	; 0x38
  4029cc:	4802      	ldr	r0, [pc, #8]	; (4029d8 <__sinit+0x50>)
  4029ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4029d2:	f000 bb9b 	b.w	40310c <__retarget_lock_release_recursive>
  4029d6:	bf00      	nop
  4029d8:	2043b4bc 	.word	0x2043b4bc
  4029dc:	0040292d 	.word	0x0040292d

004029e0 <__sfp_lock_acquire>:
  4029e0:	4801      	ldr	r0, [pc, #4]	; (4029e8 <__sfp_lock_acquire+0x8>)
  4029e2:	f000 bb91 	b.w	403108 <__retarget_lock_acquire_recursive>
  4029e6:	bf00      	nop
  4029e8:	2043b4d0 	.word	0x2043b4d0

004029ec <__sfp_lock_release>:
  4029ec:	4801      	ldr	r0, [pc, #4]	; (4029f4 <__sfp_lock_release+0x8>)
  4029ee:	f000 bb8d 	b.w	40310c <__retarget_lock_release_recursive>
  4029f2:	bf00      	nop
  4029f4:	2043b4d0 	.word	0x2043b4d0

004029f8 <__libc_fini_array>:
  4029f8:	b538      	push	{r3, r4, r5, lr}
  4029fa:	4c0a      	ldr	r4, [pc, #40]	; (402a24 <__libc_fini_array+0x2c>)
  4029fc:	4d0a      	ldr	r5, [pc, #40]	; (402a28 <__libc_fini_array+0x30>)
  4029fe:	1b64      	subs	r4, r4, r5
  402a00:	10a4      	asrs	r4, r4, #2
  402a02:	d00a      	beq.n	402a1a <__libc_fini_array+0x22>
  402a04:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402a08:	3b01      	subs	r3, #1
  402a0a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402a0e:	3c01      	subs	r4, #1
  402a10:	f855 3904 	ldr.w	r3, [r5], #-4
  402a14:	4798      	blx	r3
  402a16:	2c00      	cmp	r4, #0
  402a18:	d1f9      	bne.n	402a0e <__libc_fini_array+0x16>
  402a1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402a1e:	f001 bdc7 	b.w	4045b0 <_fini>
  402a22:	bf00      	nop
  402a24:	004045c0 	.word	0x004045c0
  402a28:	004045bc 	.word	0x004045bc

00402a2c <__fputwc>:
  402a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402a30:	b082      	sub	sp, #8
  402a32:	4680      	mov	r8, r0
  402a34:	4689      	mov	r9, r1
  402a36:	4614      	mov	r4, r2
  402a38:	f000 fb54 	bl	4030e4 <__locale_mb_cur_max>
  402a3c:	2801      	cmp	r0, #1
  402a3e:	d036      	beq.n	402aae <__fputwc+0x82>
  402a40:	464a      	mov	r2, r9
  402a42:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402a46:	a901      	add	r1, sp, #4
  402a48:	4640      	mov	r0, r8
  402a4a:	f001 f9bd 	bl	403dc8 <_wcrtomb_r>
  402a4e:	1c42      	adds	r2, r0, #1
  402a50:	4606      	mov	r6, r0
  402a52:	d025      	beq.n	402aa0 <__fputwc+0x74>
  402a54:	b3a8      	cbz	r0, 402ac2 <__fputwc+0x96>
  402a56:	f89d e004 	ldrb.w	lr, [sp, #4]
  402a5a:	2500      	movs	r5, #0
  402a5c:	f10d 0a04 	add.w	sl, sp, #4
  402a60:	e009      	b.n	402a76 <__fputwc+0x4a>
  402a62:	6823      	ldr	r3, [r4, #0]
  402a64:	1c5a      	adds	r2, r3, #1
  402a66:	6022      	str	r2, [r4, #0]
  402a68:	f883 e000 	strb.w	lr, [r3]
  402a6c:	3501      	adds	r5, #1
  402a6e:	42b5      	cmp	r5, r6
  402a70:	d227      	bcs.n	402ac2 <__fputwc+0x96>
  402a72:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402a76:	68a3      	ldr	r3, [r4, #8]
  402a78:	3b01      	subs	r3, #1
  402a7a:	2b00      	cmp	r3, #0
  402a7c:	60a3      	str	r3, [r4, #8]
  402a7e:	daf0      	bge.n	402a62 <__fputwc+0x36>
  402a80:	69a7      	ldr	r7, [r4, #24]
  402a82:	42bb      	cmp	r3, r7
  402a84:	4671      	mov	r1, lr
  402a86:	4622      	mov	r2, r4
  402a88:	4640      	mov	r0, r8
  402a8a:	db02      	blt.n	402a92 <__fputwc+0x66>
  402a8c:	f1be 0f0a 	cmp.w	lr, #10
  402a90:	d1e7      	bne.n	402a62 <__fputwc+0x36>
  402a92:	f001 f941 	bl	403d18 <__swbuf_r>
  402a96:	1c43      	adds	r3, r0, #1
  402a98:	d1e8      	bne.n	402a6c <__fputwc+0x40>
  402a9a:	b002      	add	sp, #8
  402a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402aa0:	89a3      	ldrh	r3, [r4, #12]
  402aa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402aa6:	81a3      	strh	r3, [r4, #12]
  402aa8:	b002      	add	sp, #8
  402aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402aae:	f109 33ff 	add.w	r3, r9, #4294967295
  402ab2:	2bfe      	cmp	r3, #254	; 0xfe
  402ab4:	d8c4      	bhi.n	402a40 <__fputwc+0x14>
  402ab6:	fa5f fe89 	uxtb.w	lr, r9
  402aba:	4606      	mov	r6, r0
  402abc:	f88d e004 	strb.w	lr, [sp, #4]
  402ac0:	e7cb      	b.n	402a5a <__fputwc+0x2e>
  402ac2:	4648      	mov	r0, r9
  402ac4:	b002      	add	sp, #8
  402ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402aca:	bf00      	nop

00402acc <_fputwc_r>:
  402acc:	b530      	push	{r4, r5, lr}
  402ace:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402ad0:	f013 0f01 	tst.w	r3, #1
  402ad4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402ad8:	4614      	mov	r4, r2
  402ada:	b083      	sub	sp, #12
  402adc:	4605      	mov	r5, r0
  402ade:	b29a      	uxth	r2, r3
  402ae0:	d101      	bne.n	402ae6 <_fputwc_r+0x1a>
  402ae2:	0590      	lsls	r0, r2, #22
  402ae4:	d51c      	bpl.n	402b20 <_fputwc_r+0x54>
  402ae6:	0490      	lsls	r0, r2, #18
  402ae8:	d406      	bmi.n	402af8 <_fputwc_r+0x2c>
  402aea:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402aec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402af0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402af4:	81a3      	strh	r3, [r4, #12]
  402af6:	6662      	str	r2, [r4, #100]	; 0x64
  402af8:	4628      	mov	r0, r5
  402afa:	4622      	mov	r2, r4
  402afc:	f7ff ff96 	bl	402a2c <__fputwc>
  402b00:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402b02:	07da      	lsls	r2, r3, #31
  402b04:	4605      	mov	r5, r0
  402b06:	d402      	bmi.n	402b0e <_fputwc_r+0x42>
  402b08:	89a3      	ldrh	r3, [r4, #12]
  402b0a:	059b      	lsls	r3, r3, #22
  402b0c:	d502      	bpl.n	402b14 <_fputwc_r+0x48>
  402b0e:	4628      	mov	r0, r5
  402b10:	b003      	add	sp, #12
  402b12:	bd30      	pop	{r4, r5, pc}
  402b14:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402b16:	f000 faf9 	bl	40310c <__retarget_lock_release_recursive>
  402b1a:	4628      	mov	r0, r5
  402b1c:	b003      	add	sp, #12
  402b1e:	bd30      	pop	{r4, r5, pc}
  402b20:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402b22:	9101      	str	r1, [sp, #4]
  402b24:	f000 faf0 	bl	403108 <__retarget_lock_acquire_recursive>
  402b28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b2c:	9901      	ldr	r1, [sp, #4]
  402b2e:	b29a      	uxth	r2, r3
  402b30:	e7d9      	b.n	402ae6 <_fputwc_r+0x1a>
  402b32:	bf00      	nop

00402b34 <_malloc_trim_r>:
  402b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402b36:	4f24      	ldr	r7, [pc, #144]	; (402bc8 <_malloc_trim_r+0x94>)
  402b38:	460c      	mov	r4, r1
  402b3a:	4606      	mov	r6, r0
  402b3c:	f000 fee4 	bl	403908 <__malloc_lock>
  402b40:	68bb      	ldr	r3, [r7, #8]
  402b42:	685d      	ldr	r5, [r3, #4]
  402b44:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402b48:	310f      	adds	r1, #15
  402b4a:	f025 0503 	bic.w	r5, r5, #3
  402b4e:	4429      	add	r1, r5
  402b50:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402b54:	f021 010f 	bic.w	r1, r1, #15
  402b58:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402b5c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402b60:	db07      	blt.n	402b72 <_malloc_trim_r+0x3e>
  402b62:	2100      	movs	r1, #0
  402b64:	4630      	mov	r0, r6
  402b66:	f001 f881 	bl	403c6c <_sbrk_r>
  402b6a:	68bb      	ldr	r3, [r7, #8]
  402b6c:	442b      	add	r3, r5
  402b6e:	4298      	cmp	r0, r3
  402b70:	d004      	beq.n	402b7c <_malloc_trim_r+0x48>
  402b72:	4630      	mov	r0, r6
  402b74:	f000 fece 	bl	403914 <__malloc_unlock>
  402b78:	2000      	movs	r0, #0
  402b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402b7c:	4261      	negs	r1, r4
  402b7e:	4630      	mov	r0, r6
  402b80:	f001 f874 	bl	403c6c <_sbrk_r>
  402b84:	3001      	adds	r0, #1
  402b86:	d00d      	beq.n	402ba4 <_malloc_trim_r+0x70>
  402b88:	4b10      	ldr	r3, [pc, #64]	; (402bcc <_malloc_trim_r+0x98>)
  402b8a:	68ba      	ldr	r2, [r7, #8]
  402b8c:	6819      	ldr	r1, [r3, #0]
  402b8e:	1b2d      	subs	r5, r5, r4
  402b90:	f045 0501 	orr.w	r5, r5, #1
  402b94:	4630      	mov	r0, r6
  402b96:	1b09      	subs	r1, r1, r4
  402b98:	6055      	str	r5, [r2, #4]
  402b9a:	6019      	str	r1, [r3, #0]
  402b9c:	f000 feba 	bl	403914 <__malloc_unlock>
  402ba0:	2001      	movs	r0, #1
  402ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402ba4:	2100      	movs	r1, #0
  402ba6:	4630      	mov	r0, r6
  402ba8:	f001 f860 	bl	403c6c <_sbrk_r>
  402bac:	68ba      	ldr	r2, [r7, #8]
  402bae:	1a83      	subs	r3, r0, r2
  402bb0:	2b0f      	cmp	r3, #15
  402bb2:	ddde      	ble.n	402b72 <_malloc_trim_r+0x3e>
  402bb4:	4c06      	ldr	r4, [pc, #24]	; (402bd0 <_malloc_trim_r+0x9c>)
  402bb6:	4905      	ldr	r1, [pc, #20]	; (402bcc <_malloc_trim_r+0x98>)
  402bb8:	6824      	ldr	r4, [r4, #0]
  402bba:	f043 0301 	orr.w	r3, r3, #1
  402bbe:	1b00      	subs	r0, r0, r4
  402bc0:	6053      	str	r3, [r2, #4]
  402bc2:	6008      	str	r0, [r1, #0]
  402bc4:	e7d5      	b.n	402b72 <_malloc_trim_r+0x3e>
  402bc6:	bf00      	nop
  402bc8:	204005c0 	.word	0x204005c0
  402bcc:	2043b3e8 	.word	0x2043b3e8
  402bd0:	204009c8 	.word	0x204009c8

00402bd4 <_free_r>:
  402bd4:	2900      	cmp	r1, #0
  402bd6:	d044      	beq.n	402c62 <_free_r+0x8e>
  402bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402bdc:	460d      	mov	r5, r1
  402bde:	4680      	mov	r8, r0
  402be0:	f000 fe92 	bl	403908 <__malloc_lock>
  402be4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402be8:	4969      	ldr	r1, [pc, #420]	; (402d90 <_free_r+0x1bc>)
  402bea:	f027 0301 	bic.w	r3, r7, #1
  402bee:	f1a5 0408 	sub.w	r4, r5, #8
  402bf2:	18e2      	adds	r2, r4, r3
  402bf4:	688e      	ldr	r6, [r1, #8]
  402bf6:	6850      	ldr	r0, [r2, #4]
  402bf8:	42b2      	cmp	r2, r6
  402bfa:	f020 0003 	bic.w	r0, r0, #3
  402bfe:	d05e      	beq.n	402cbe <_free_r+0xea>
  402c00:	07fe      	lsls	r6, r7, #31
  402c02:	6050      	str	r0, [r2, #4]
  402c04:	d40b      	bmi.n	402c1e <_free_r+0x4a>
  402c06:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402c0a:	1be4      	subs	r4, r4, r7
  402c0c:	f101 0e08 	add.w	lr, r1, #8
  402c10:	68a5      	ldr	r5, [r4, #8]
  402c12:	4575      	cmp	r5, lr
  402c14:	443b      	add	r3, r7
  402c16:	d06d      	beq.n	402cf4 <_free_r+0x120>
  402c18:	68e7      	ldr	r7, [r4, #12]
  402c1a:	60ef      	str	r7, [r5, #12]
  402c1c:	60bd      	str	r5, [r7, #8]
  402c1e:	1815      	adds	r5, r2, r0
  402c20:	686d      	ldr	r5, [r5, #4]
  402c22:	07ed      	lsls	r5, r5, #31
  402c24:	d53e      	bpl.n	402ca4 <_free_r+0xd0>
  402c26:	f043 0201 	orr.w	r2, r3, #1
  402c2a:	6062      	str	r2, [r4, #4]
  402c2c:	50e3      	str	r3, [r4, r3]
  402c2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402c32:	d217      	bcs.n	402c64 <_free_r+0x90>
  402c34:	08db      	lsrs	r3, r3, #3
  402c36:	1c58      	adds	r0, r3, #1
  402c38:	109a      	asrs	r2, r3, #2
  402c3a:	684d      	ldr	r5, [r1, #4]
  402c3c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402c40:	60a7      	str	r7, [r4, #8]
  402c42:	2301      	movs	r3, #1
  402c44:	4093      	lsls	r3, r2
  402c46:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402c4a:	432b      	orrs	r3, r5
  402c4c:	3a08      	subs	r2, #8
  402c4e:	60e2      	str	r2, [r4, #12]
  402c50:	604b      	str	r3, [r1, #4]
  402c52:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402c56:	60fc      	str	r4, [r7, #12]
  402c58:	4640      	mov	r0, r8
  402c5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402c5e:	f000 be59 	b.w	403914 <__malloc_unlock>
  402c62:	4770      	bx	lr
  402c64:	0a5a      	lsrs	r2, r3, #9
  402c66:	2a04      	cmp	r2, #4
  402c68:	d852      	bhi.n	402d10 <_free_r+0x13c>
  402c6a:	099a      	lsrs	r2, r3, #6
  402c6c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402c70:	00ff      	lsls	r7, r7, #3
  402c72:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402c76:	19c8      	adds	r0, r1, r7
  402c78:	59ca      	ldr	r2, [r1, r7]
  402c7a:	3808      	subs	r0, #8
  402c7c:	4290      	cmp	r0, r2
  402c7e:	d04f      	beq.n	402d20 <_free_r+0x14c>
  402c80:	6851      	ldr	r1, [r2, #4]
  402c82:	f021 0103 	bic.w	r1, r1, #3
  402c86:	428b      	cmp	r3, r1
  402c88:	d232      	bcs.n	402cf0 <_free_r+0x11c>
  402c8a:	6892      	ldr	r2, [r2, #8]
  402c8c:	4290      	cmp	r0, r2
  402c8e:	d1f7      	bne.n	402c80 <_free_r+0xac>
  402c90:	68c3      	ldr	r3, [r0, #12]
  402c92:	60a0      	str	r0, [r4, #8]
  402c94:	60e3      	str	r3, [r4, #12]
  402c96:	609c      	str	r4, [r3, #8]
  402c98:	60c4      	str	r4, [r0, #12]
  402c9a:	4640      	mov	r0, r8
  402c9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402ca0:	f000 be38 	b.w	403914 <__malloc_unlock>
  402ca4:	6895      	ldr	r5, [r2, #8]
  402ca6:	4f3b      	ldr	r7, [pc, #236]	; (402d94 <_free_r+0x1c0>)
  402ca8:	42bd      	cmp	r5, r7
  402caa:	4403      	add	r3, r0
  402cac:	d040      	beq.n	402d30 <_free_r+0x15c>
  402cae:	68d0      	ldr	r0, [r2, #12]
  402cb0:	60e8      	str	r0, [r5, #12]
  402cb2:	f043 0201 	orr.w	r2, r3, #1
  402cb6:	6085      	str	r5, [r0, #8]
  402cb8:	6062      	str	r2, [r4, #4]
  402cba:	50e3      	str	r3, [r4, r3]
  402cbc:	e7b7      	b.n	402c2e <_free_r+0x5a>
  402cbe:	07ff      	lsls	r7, r7, #31
  402cc0:	4403      	add	r3, r0
  402cc2:	d407      	bmi.n	402cd4 <_free_r+0x100>
  402cc4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402cc8:	1aa4      	subs	r4, r4, r2
  402cca:	4413      	add	r3, r2
  402ccc:	68a0      	ldr	r0, [r4, #8]
  402cce:	68e2      	ldr	r2, [r4, #12]
  402cd0:	60c2      	str	r2, [r0, #12]
  402cd2:	6090      	str	r0, [r2, #8]
  402cd4:	4a30      	ldr	r2, [pc, #192]	; (402d98 <_free_r+0x1c4>)
  402cd6:	6812      	ldr	r2, [r2, #0]
  402cd8:	f043 0001 	orr.w	r0, r3, #1
  402cdc:	4293      	cmp	r3, r2
  402cde:	6060      	str	r0, [r4, #4]
  402ce0:	608c      	str	r4, [r1, #8]
  402ce2:	d3b9      	bcc.n	402c58 <_free_r+0x84>
  402ce4:	4b2d      	ldr	r3, [pc, #180]	; (402d9c <_free_r+0x1c8>)
  402ce6:	4640      	mov	r0, r8
  402ce8:	6819      	ldr	r1, [r3, #0]
  402cea:	f7ff ff23 	bl	402b34 <_malloc_trim_r>
  402cee:	e7b3      	b.n	402c58 <_free_r+0x84>
  402cf0:	4610      	mov	r0, r2
  402cf2:	e7cd      	b.n	402c90 <_free_r+0xbc>
  402cf4:	1811      	adds	r1, r2, r0
  402cf6:	6849      	ldr	r1, [r1, #4]
  402cf8:	07c9      	lsls	r1, r1, #31
  402cfa:	d444      	bmi.n	402d86 <_free_r+0x1b2>
  402cfc:	6891      	ldr	r1, [r2, #8]
  402cfe:	68d2      	ldr	r2, [r2, #12]
  402d00:	60ca      	str	r2, [r1, #12]
  402d02:	4403      	add	r3, r0
  402d04:	f043 0001 	orr.w	r0, r3, #1
  402d08:	6091      	str	r1, [r2, #8]
  402d0a:	6060      	str	r0, [r4, #4]
  402d0c:	50e3      	str	r3, [r4, r3]
  402d0e:	e7a3      	b.n	402c58 <_free_r+0x84>
  402d10:	2a14      	cmp	r2, #20
  402d12:	d816      	bhi.n	402d42 <_free_r+0x16e>
  402d14:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402d18:	00ff      	lsls	r7, r7, #3
  402d1a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402d1e:	e7aa      	b.n	402c76 <_free_r+0xa2>
  402d20:	10aa      	asrs	r2, r5, #2
  402d22:	2301      	movs	r3, #1
  402d24:	684d      	ldr	r5, [r1, #4]
  402d26:	4093      	lsls	r3, r2
  402d28:	432b      	orrs	r3, r5
  402d2a:	604b      	str	r3, [r1, #4]
  402d2c:	4603      	mov	r3, r0
  402d2e:	e7b0      	b.n	402c92 <_free_r+0xbe>
  402d30:	f043 0201 	orr.w	r2, r3, #1
  402d34:	614c      	str	r4, [r1, #20]
  402d36:	610c      	str	r4, [r1, #16]
  402d38:	60e5      	str	r5, [r4, #12]
  402d3a:	60a5      	str	r5, [r4, #8]
  402d3c:	6062      	str	r2, [r4, #4]
  402d3e:	50e3      	str	r3, [r4, r3]
  402d40:	e78a      	b.n	402c58 <_free_r+0x84>
  402d42:	2a54      	cmp	r2, #84	; 0x54
  402d44:	d806      	bhi.n	402d54 <_free_r+0x180>
  402d46:	0b1a      	lsrs	r2, r3, #12
  402d48:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402d4c:	00ff      	lsls	r7, r7, #3
  402d4e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402d52:	e790      	b.n	402c76 <_free_r+0xa2>
  402d54:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402d58:	d806      	bhi.n	402d68 <_free_r+0x194>
  402d5a:	0bda      	lsrs	r2, r3, #15
  402d5c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402d60:	00ff      	lsls	r7, r7, #3
  402d62:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402d66:	e786      	b.n	402c76 <_free_r+0xa2>
  402d68:	f240 5054 	movw	r0, #1364	; 0x554
  402d6c:	4282      	cmp	r2, r0
  402d6e:	d806      	bhi.n	402d7e <_free_r+0x1aa>
  402d70:	0c9a      	lsrs	r2, r3, #18
  402d72:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402d76:	00ff      	lsls	r7, r7, #3
  402d78:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402d7c:	e77b      	b.n	402c76 <_free_r+0xa2>
  402d7e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402d82:	257e      	movs	r5, #126	; 0x7e
  402d84:	e777      	b.n	402c76 <_free_r+0xa2>
  402d86:	f043 0101 	orr.w	r1, r3, #1
  402d8a:	6061      	str	r1, [r4, #4]
  402d8c:	6013      	str	r3, [r2, #0]
  402d8e:	e763      	b.n	402c58 <_free_r+0x84>
  402d90:	204005c0 	.word	0x204005c0
  402d94:	204005c8 	.word	0x204005c8
  402d98:	204009cc 	.word	0x204009cc
  402d9c:	2043b418 	.word	0x2043b418

00402da0 <__sfvwrite_r>:
  402da0:	6893      	ldr	r3, [r2, #8]
  402da2:	2b00      	cmp	r3, #0
  402da4:	d073      	beq.n	402e8e <__sfvwrite_r+0xee>
  402da6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402daa:	898b      	ldrh	r3, [r1, #12]
  402dac:	b083      	sub	sp, #12
  402dae:	460c      	mov	r4, r1
  402db0:	0719      	lsls	r1, r3, #28
  402db2:	9000      	str	r0, [sp, #0]
  402db4:	4616      	mov	r6, r2
  402db6:	d526      	bpl.n	402e06 <__sfvwrite_r+0x66>
  402db8:	6922      	ldr	r2, [r4, #16]
  402dba:	b322      	cbz	r2, 402e06 <__sfvwrite_r+0x66>
  402dbc:	f013 0002 	ands.w	r0, r3, #2
  402dc0:	6835      	ldr	r5, [r6, #0]
  402dc2:	d02c      	beq.n	402e1e <__sfvwrite_r+0x7e>
  402dc4:	f04f 0900 	mov.w	r9, #0
  402dc8:	4fb0      	ldr	r7, [pc, #704]	; (40308c <__sfvwrite_r+0x2ec>)
  402dca:	46c8      	mov	r8, r9
  402dcc:	46b2      	mov	sl, r6
  402dce:	45b8      	cmp	r8, r7
  402dd0:	4643      	mov	r3, r8
  402dd2:	464a      	mov	r2, r9
  402dd4:	bf28      	it	cs
  402dd6:	463b      	movcs	r3, r7
  402dd8:	9800      	ldr	r0, [sp, #0]
  402dda:	f1b8 0f00 	cmp.w	r8, #0
  402dde:	d050      	beq.n	402e82 <__sfvwrite_r+0xe2>
  402de0:	69e1      	ldr	r1, [r4, #28]
  402de2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402de4:	47b0      	blx	r6
  402de6:	2800      	cmp	r0, #0
  402de8:	dd58      	ble.n	402e9c <__sfvwrite_r+0xfc>
  402dea:	f8da 3008 	ldr.w	r3, [sl, #8]
  402dee:	1a1b      	subs	r3, r3, r0
  402df0:	4481      	add	r9, r0
  402df2:	eba8 0800 	sub.w	r8, r8, r0
  402df6:	f8ca 3008 	str.w	r3, [sl, #8]
  402dfa:	2b00      	cmp	r3, #0
  402dfc:	d1e7      	bne.n	402dce <__sfvwrite_r+0x2e>
  402dfe:	2000      	movs	r0, #0
  402e00:	b003      	add	sp, #12
  402e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e06:	4621      	mov	r1, r4
  402e08:	9800      	ldr	r0, [sp, #0]
  402e0a:	f7ff fc51 	bl	4026b0 <__swsetup_r>
  402e0e:	2800      	cmp	r0, #0
  402e10:	f040 8133 	bne.w	40307a <__sfvwrite_r+0x2da>
  402e14:	89a3      	ldrh	r3, [r4, #12]
  402e16:	6835      	ldr	r5, [r6, #0]
  402e18:	f013 0002 	ands.w	r0, r3, #2
  402e1c:	d1d2      	bne.n	402dc4 <__sfvwrite_r+0x24>
  402e1e:	f013 0901 	ands.w	r9, r3, #1
  402e22:	d145      	bne.n	402eb0 <__sfvwrite_r+0x110>
  402e24:	464f      	mov	r7, r9
  402e26:	9601      	str	r6, [sp, #4]
  402e28:	b337      	cbz	r7, 402e78 <__sfvwrite_r+0xd8>
  402e2a:	059a      	lsls	r2, r3, #22
  402e2c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402e30:	f140 8083 	bpl.w	402f3a <__sfvwrite_r+0x19a>
  402e34:	4547      	cmp	r7, r8
  402e36:	46c3      	mov	fp, r8
  402e38:	f0c0 80ab 	bcc.w	402f92 <__sfvwrite_r+0x1f2>
  402e3c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402e40:	f040 80ac 	bne.w	402f9c <__sfvwrite_r+0x1fc>
  402e44:	6820      	ldr	r0, [r4, #0]
  402e46:	46ba      	mov	sl, r7
  402e48:	465a      	mov	r2, fp
  402e4a:	4649      	mov	r1, r9
  402e4c:	f000 fcf8 	bl	403840 <memmove>
  402e50:	68a2      	ldr	r2, [r4, #8]
  402e52:	6823      	ldr	r3, [r4, #0]
  402e54:	eba2 0208 	sub.w	r2, r2, r8
  402e58:	445b      	add	r3, fp
  402e5a:	60a2      	str	r2, [r4, #8]
  402e5c:	6023      	str	r3, [r4, #0]
  402e5e:	9a01      	ldr	r2, [sp, #4]
  402e60:	6893      	ldr	r3, [r2, #8]
  402e62:	eba3 030a 	sub.w	r3, r3, sl
  402e66:	44d1      	add	r9, sl
  402e68:	eba7 070a 	sub.w	r7, r7, sl
  402e6c:	6093      	str	r3, [r2, #8]
  402e6e:	2b00      	cmp	r3, #0
  402e70:	d0c5      	beq.n	402dfe <__sfvwrite_r+0x5e>
  402e72:	89a3      	ldrh	r3, [r4, #12]
  402e74:	2f00      	cmp	r7, #0
  402e76:	d1d8      	bne.n	402e2a <__sfvwrite_r+0x8a>
  402e78:	f8d5 9000 	ldr.w	r9, [r5]
  402e7c:	686f      	ldr	r7, [r5, #4]
  402e7e:	3508      	adds	r5, #8
  402e80:	e7d2      	b.n	402e28 <__sfvwrite_r+0x88>
  402e82:	f8d5 9000 	ldr.w	r9, [r5]
  402e86:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402e8a:	3508      	adds	r5, #8
  402e8c:	e79f      	b.n	402dce <__sfvwrite_r+0x2e>
  402e8e:	2000      	movs	r0, #0
  402e90:	4770      	bx	lr
  402e92:	4621      	mov	r1, r4
  402e94:	9800      	ldr	r0, [sp, #0]
  402e96:	f7ff fd1f 	bl	4028d8 <_fflush_r>
  402e9a:	b370      	cbz	r0, 402efa <__sfvwrite_r+0x15a>
  402e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402ea4:	f04f 30ff 	mov.w	r0, #4294967295
  402ea8:	81a3      	strh	r3, [r4, #12]
  402eaa:	b003      	add	sp, #12
  402eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402eb0:	4681      	mov	r9, r0
  402eb2:	4633      	mov	r3, r6
  402eb4:	464e      	mov	r6, r9
  402eb6:	46a8      	mov	r8, r5
  402eb8:	469a      	mov	sl, r3
  402eba:	464d      	mov	r5, r9
  402ebc:	b34e      	cbz	r6, 402f12 <__sfvwrite_r+0x172>
  402ebe:	b380      	cbz	r0, 402f22 <__sfvwrite_r+0x182>
  402ec0:	6820      	ldr	r0, [r4, #0]
  402ec2:	6923      	ldr	r3, [r4, #16]
  402ec4:	6962      	ldr	r2, [r4, #20]
  402ec6:	45b1      	cmp	r9, r6
  402ec8:	46cb      	mov	fp, r9
  402eca:	bf28      	it	cs
  402ecc:	46b3      	movcs	fp, r6
  402ece:	4298      	cmp	r0, r3
  402ed0:	465f      	mov	r7, fp
  402ed2:	d904      	bls.n	402ede <__sfvwrite_r+0x13e>
  402ed4:	68a3      	ldr	r3, [r4, #8]
  402ed6:	4413      	add	r3, r2
  402ed8:	459b      	cmp	fp, r3
  402eda:	f300 80a6 	bgt.w	40302a <__sfvwrite_r+0x28a>
  402ede:	4593      	cmp	fp, r2
  402ee0:	db4b      	blt.n	402f7a <__sfvwrite_r+0x1da>
  402ee2:	4613      	mov	r3, r2
  402ee4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402ee6:	69e1      	ldr	r1, [r4, #28]
  402ee8:	9800      	ldr	r0, [sp, #0]
  402eea:	462a      	mov	r2, r5
  402eec:	47b8      	blx	r7
  402eee:	1e07      	subs	r7, r0, #0
  402ef0:	ddd4      	ble.n	402e9c <__sfvwrite_r+0xfc>
  402ef2:	ebb9 0907 	subs.w	r9, r9, r7
  402ef6:	d0cc      	beq.n	402e92 <__sfvwrite_r+0xf2>
  402ef8:	2001      	movs	r0, #1
  402efa:	f8da 3008 	ldr.w	r3, [sl, #8]
  402efe:	1bdb      	subs	r3, r3, r7
  402f00:	443d      	add	r5, r7
  402f02:	1bf6      	subs	r6, r6, r7
  402f04:	f8ca 3008 	str.w	r3, [sl, #8]
  402f08:	2b00      	cmp	r3, #0
  402f0a:	f43f af78 	beq.w	402dfe <__sfvwrite_r+0x5e>
  402f0e:	2e00      	cmp	r6, #0
  402f10:	d1d5      	bne.n	402ebe <__sfvwrite_r+0x11e>
  402f12:	f108 0308 	add.w	r3, r8, #8
  402f16:	e913 0060 	ldmdb	r3, {r5, r6}
  402f1a:	4698      	mov	r8, r3
  402f1c:	3308      	adds	r3, #8
  402f1e:	2e00      	cmp	r6, #0
  402f20:	d0f9      	beq.n	402f16 <__sfvwrite_r+0x176>
  402f22:	4632      	mov	r2, r6
  402f24:	210a      	movs	r1, #10
  402f26:	4628      	mov	r0, r5
  402f28:	f000 fc3a 	bl	4037a0 <memchr>
  402f2c:	2800      	cmp	r0, #0
  402f2e:	f000 80a1 	beq.w	403074 <__sfvwrite_r+0x2d4>
  402f32:	3001      	adds	r0, #1
  402f34:	eba0 0905 	sub.w	r9, r0, r5
  402f38:	e7c2      	b.n	402ec0 <__sfvwrite_r+0x120>
  402f3a:	6820      	ldr	r0, [r4, #0]
  402f3c:	6923      	ldr	r3, [r4, #16]
  402f3e:	4298      	cmp	r0, r3
  402f40:	d802      	bhi.n	402f48 <__sfvwrite_r+0x1a8>
  402f42:	6963      	ldr	r3, [r4, #20]
  402f44:	429f      	cmp	r7, r3
  402f46:	d25d      	bcs.n	403004 <__sfvwrite_r+0x264>
  402f48:	45b8      	cmp	r8, r7
  402f4a:	bf28      	it	cs
  402f4c:	46b8      	movcs	r8, r7
  402f4e:	4642      	mov	r2, r8
  402f50:	4649      	mov	r1, r9
  402f52:	f000 fc75 	bl	403840 <memmove>
  402f56:	68a3      	ldr	r3, [r4, #8]
  402f58:	6822      	ldr	r2, [r4, #0]
  402f5a:	eba3 0308 	sub.w	r3, r3, r8
  402f5e:	4442      	add	r2, r8
  402f60:	60a3      	str	r3, [r4, #8]
  402f62:	6022      	str	r2, [r4, #0]
  402f64:	b10b      	cbz	r3, 402f6a <__sfvwrite_r+0x1ca>
  402f66:	46c2      	mov	sl, r8
  402f68:	e779      	b.n	402e5e <__sfvwrite_r+0xbe>
  402f6a:	4621      	mov	r1, r4
  402f6c:	9800      	ldr	r0, [sp, #0]
  402f6e:	f7ff fcb3 	bl	4028d8 <_fflush_r>
  402f72:	2800      	cmp	r0, #0
  402f74:	d192      	bne.n	402e9c <__sfvwrite_r+0xfc>
  402f76:	46c2      	mov	sl, r8
  402f78:	e771      	b.n	402e5e <__sfvwrite_r+0xbe>
  402f7a:	465a      	mov	r2, fp
  402f7c:	4629      	mov	r1, r5
  402f7e:	f000 fc5f 	bl	403840 <memmove>
  402f82:	68a2      	ldr	r2, [r4, #8]
  402f84:	6823      	ldr	r3, [r4, #0]
  402f86:	eba2 020b 	sub.w	r2, r2, fp
  402f8a:	445b      	add	r3, fp
  402f8c:	60a2      	str	r2, [r4, #8]
  402f8e:	6023      	str	r3, [r4, #0]
  402f90:	e7af      	b.n	402ef2 <__sfvwrite_r+0x152>
  402f92:	6820      	ldr	r0, [r4, #0]
  402f94:	46b8      	mov	r8, r7
  402f96:	46ba      	mov	sl, r7
  402f98:	46bb      	mov	fp, r7
  402f9a:	e755      	b.n	402e48 <__sfvwrite_r+0xa8>
  402f9c:	6962      	ldr	r2, [r4, #20]
  402f9e:	6820      	ldr	r0, [r4, #0]
  402fa0:	6921      	ldr	r1, [r4, #16]
  402fa2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402fa6:	eba0 0a01 	sub.w	sl, r0, r1
  402faa:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402fae:	f10a 0001 	add.w	r0, sl, #1
  402fb2:	ea4f 0868 	mov.w	r8, r8, asr #1
  402fb6:	4438      	add	r0, r7
  402fb8:	4540      	cmp	r0, r8
  402fba:	4642      	mov	r2, r8
  402fbc:	bf84      	itt	hi
  402fbe:	4680      	movhi	r8, r0
  402fc0:	4642      	movhi	r2, r8
  402fc2:	055b      	lsls	r3, r3, #21
  402fc4:	d544      	bpl.n	403050 <__sfvwrite_r+0x2b0>
  402fc6:	4611      	mov	r1, r2
  402fc8:	9800      	ldr	r0, [sp, #0]
  402fca:	f000 f921 	bl	403210 <_malloc_r>
  402fce:	4683      	mov	fp, r0
  402fd0:	2800      	cmp	r0, #0
  402fd2:	d055      	beq.n	403080 <__sfvwrite_r+0x2e0>
  402fd4:	4652      	mov	r2, sl
  402fd6:	6921      	ldr	r1, [r4, #16]
  402fd8:	f7fe fa10 	bl	4013fc <memcpy>
  402fdc:	89a3      	ldrh	r3, [r4, #12]
  402fde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402fe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402fe6:	81a3      	strh	r3, [r4, #12]
  402fe8:	eb0b 000a 	add.w	r0, fp, sl
  402fec:	eba8 030a 	sub.w	r3, r8, sl
  402ff0:	f8c4 b010 	str.w	fp, [r4, #16]
  402ff4:	f8c4 8014 	str.w	r8, [r4, #20]
  402ff8:	6020      	str	r0, [r4, #0]
  402ffa:	60a3      	str	r3, [r4, #8]
  402ffc:	46b8      	mov	r8, r7
  402ffe:	46ba      	mov	sl, r7
  403000:	46bb      	mov	fp, r7
  403002:	e721      	b.n	402e48 <__sfvwrite_r+0xa8>
  403004:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  403008:	42b9      	cmp	r1, r7
  40300a:	bf28      	it	cs
  40300c:	4639      	movcs	r1, r7
  40300e:	464a      	mov	r2, r9
  403010:	fb91 f1f3 	sdiv	r1, r1, r3
  403014:	9800      	ldr	r0, [sp, #0]
  403016:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403018:	fb03 f301 	mul.w	r3, r3, r1
  40301c:	69e1      	ldr	r1, [r4, #28]
  40301e:	47b0      	blx	r6
  403020:	f1b0 0a00 	subs.w	sl, r0, #0
  403024:	f73f af1b 	bgt.w	402e5e <__sfvwrite_r+0xbe>
  403028:	e738      	b.n	402e9c <__sfvwrite_r+0xfc>
  40302a:	461a      	mov	r2, r3
  40302c:	4629      	mov	r1, r5
  40302e:	9301      	str	r3, [sp, #4]
  403030:	f000 fc06 	bl	403840 <memmove>
  403034:	6822      	ldr	r2, [r4, #0]
  403036:	9b01      	ldr	r3, [sp, #4]
  403038:	9800      	ldr	r0, [sp, #0]
  40303a:	441a      	add	r2, r3
  40303c:	6022      	str	r2, [r4, #0]
  40303e:	4621      	mov	r1, r4
  403040:	f7ff fc4a 	bl	4028d8 <_fflush_r>
  403044:	9b01      	ldr	r3, [sp, #4]
  403046:	2800      	cmp	r0, #0
  403048:	f47f af28 	bne.w	402e9c <__sfvwrite_r+0xfc>
  40304c:	461f      	mov	r7, r3
  40304e:	e750      	b.n	402ef2 <__sfvwrite_r+0x152>
  403050:	9800      	ldr	r0, [sp, #0]
  403052:	f000 fc65 	bl	403920 <_realloc_r>
  403056:	4683      	mov	fp, r0
  403058:	2800      	cmp	r0, #0
  40305a:	d1c5      	bne.n	402fe8 <__sfvwrite_r+0x248>
  40305c:	9d00      	ldr	r5, [sp, #0]
  40305e:	6921      	ldr	r1, [r4, #16]
  403060:	4628      	mov	r0, r5
  403062:	f7ff fdb7 	bl	402bd4 <_free_r>
  403066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40306a:	220c      	movs	r2, #12
  40306c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403070:	602a      	str	r2, [r5, #0]
  403072:	e715      	b.n	402ea0 <__sfvwrite_r+0x100>
  403074:	f106 0901 	add.w	r9, r6, #1
  403078:	e722      	b.n	402ec0 <__sfvwrite_r+0x120>
  40307a:	f04f 30ff 	mov.w	r0, #4294967295
  40307e:	e6bf      	b.n	402e00 <__sfvwrite_r+0x60>
  403080:	9a00      	ldr	r2, [sp, #0]
  403082:	230c      	movs	r3, #12
  403084:	6013      	str	r3, [r2, #0]
  403086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40308a:	e709      	b.n	402ea0 <__sfvwrite_r+0x100>
  40308c:	7ffffc00 	.word	0x7ffffc00

00403090 <_fwalk_reent>:
  403090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403094:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403098:	d01f      	beq.n	4030da <_fwalk_reent+0x4a>
  40309a:	4688      	mov	r8, r1
  40309c:	4606      	mov	r6, r0
  40309e:	f04f 0900 	mov.w	r9, #0
  4030a2:	687d      	ldr	r5, [r7, #4]
  4030a4:	68bc      	ldr	r4, [r7, #8]
  4030a6:	3d01      	subs	r5, #1
  4030a8:	d411      	bmi.n	4030ce <_fwalk_reent+0x3e>
  4030aa:	89a3      	ldrh	r3, [r4, #12]
  4030ac:	2b01      	cmp	r3, #1
  4030ae:	f105 35ff 	add.w	r5, r5, #4294967295
  4030b2:	d908      	bls.n	4030c6 <_fwalk_reent+0x36>
  4030b4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4030b8:	3301      	adds	r3, #1
  4030ba:	4621      	mov	r1, r4
  4030bc:	4630      	mov	r0, r6
  4030be:	d002      	beq.n	4030c6 <_fwalk_reent+0x36>
  4030c0:	47c0      	blx	r8
  4030c2:	ea49 0900 	orr.w	r9, r9, r0
  4030c6:	1c6b      	adds	r3, r5, #1
  4030c8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4030cc:	d1ed      	bne.n	4030aa <_fwalk_reent+0x1a>
  4030ce:	683f      	ldr	r7, [r7, #0]
  4030d0:	2f00      	cmp	r7, #0
  4030d2:	d1e6      	bne.n	4030a2 <_fwalk_reent+0x12>
  4030d4:	4648      	mov	r0, r9
  4030d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4030da:	46b9      	mov	r9, r7
  4030dc:	4648      	mov	r0, r9
  4030de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4030e2:	bf00      	nop

004030e4 <__locale_mb_cur_max>:
  4030e4:	4b04      	ldr	r3, [pc, #16]	; (4030f8 <__locale_mb_cur_max+0x14>)
  4030e6:	4a05      	ldr	r2, [pc, #20]	; (4030fc <__locale_mb_cur_max+0x18>)
  4030e8:	681b      	ldr	r3, [r3, #0]
  4030ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4030ec:	2b00      	cmp	r3, #0
  4030ee:	bf08      	it	eq
  4030f0:	4613      	moveq	r3, r2
  4030f2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4030f6:	4770      	bx	lr
  4030f8:	20400020 	.word	0x20400020
  4030fc:	20400454 	.word	0x20400454

00403100 <__retarget_lock_init_recursive>:
  403100:	4770      	bx	lr
  403102:	bf00      	nop

00403104 <__retarget_lock_close_recursive>:
  403104:	4770      	bx	lr
  403106:	bf00      	nop

00403108 <__retarget_lock_acquire_recursive>:
  403108:	4770      	bx	lr
  40310a:	bf00      	nop

0040310c <__retarget_lock_release_recursive>:
  40310c:	4770      	bx	lr
  40310e:	bf00      	nop

00403110 <__swhatbuf_r>:
  403110:	b570      	push	{r4, r5, r6, lr}
  403112:	460c      	mov	r4, r1
  403114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403118:	2900      	cmp	r1, #0
  40311a:	b090      	sub	sp, #64	; 0x40
  40311c:	4615      	mov	r5, r2
  40311e:	461e      	mov	r6, r3
  403120:	db14      	blt.n	40314c <__swhatbuf_r+0x3c>
  403122:	aa01      	add	r2, sp, #4
  403124:	f000 ff74 	bl	404010 <_fstat_r>
  403128:	2800      	cmp	r0, #0
  40312a:	db0f      	blt.n	40314c <__swhatbuf_r+0x3c>
  40312c:	9a02      	ldr	r2, [sp, #8]
  40312e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403132:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403136:	fab2 f282 	clz	r2, r2
  40313a:	0952      	lsrs	r2, r2, #5
  40313c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403140:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403144:	6032      	str	r2, [r6, #0]
  403146:	602b      	str	r3, [r5, #0]
  403148:	b010      	add	sp, #64	; 0x40
  40314a:	bd70      	pop	{r4, r5, r6, pc}
  40314c:	89a2      	ldrh	r2, [r4, #12]
  40314e:	2300      	movs	r3, #0
  403150:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  403154:	6033      	str	r3, [r6, #0]
  403156:	d004      	beq.n	403162 <__swhatbuf_r+0x52>
  403158:	2240      	movs	r2, #64	; 0x40
  40315a:	4618      	mov	r0, r3
  40315c:	602a      	str	r2, [r5, #0]
  40315e:	b010      	add	sp, #64	; 0x40
  403160:	bd70      	pop	{r4, r5, r6, pc}
  403162:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403166:	602b      	str	r3, [r5, #0]
  403168:	b010      	add	sp, #64	; 0x40
  40316a:	bd70      	pop	{r4, r5, r6, pc}

0040316c <__smakebuf_r>:
  40316c:	898a      	ldrh	r2, [r1, #12]
  40316e:	0792      	lsls	r2, r2, #30
  403170:	460b      	mov	r3, r1
  403172:	d506      	bpl.n	403182 <__smakebuf_r+0x16>
  403174:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403178:	2101      	movs	r1, #1
  40317a:	601a      	str	r2, [r3, #0]
  40317c:	611a      	str	r2, [r3, #16]
  40317e:	6159      	str	r1, [r3, #20]
  403180:	4770      	bx	lr
  403182:	b5f0      	push	{r4, r5, r6, r7, lr}
  403184:	b083      	sub	sp, #12
  403186:	ab01      	add	r3, sp, #4
  403188:	466a      	mov	r2, sp
  40318a:	460c      	mov	r4, r1
  40318c:	4606      	mov	r6, r0
  40318e:	f7ff ffbf 	bl	403110 <__swhatbuf_r>
  403192:	9900      	ldr	r1, [sp, #0]
  403194:	4605      	mov	r5, r0
  403196:	4630      	mov	r0, r6
  403198:	f000 f83a 	bl	403210 <_malloc_r>
  40319c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4031a0:	b1d8      	cbz	r0, 4031da <__smakebuf_r+0x6e>
  4031a2:	9a01      	ldr	r2, [sp, #4]
  4031a4:	4f15      	ldr	r7, [pc, #84]	; (4031fc <__smakebuf_r+0x90>)
  4031a6:	9900      	ldr	r1, [sp, #0]
  4031a8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4031aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4031ae:	81a3      	strh	r3, [r4, #12]
  4031b0:	6020      	str	r0, [r4, #0]
  4031b2:	6120      	str	r0, [r4, #16]
  4031b4:	6161      	str	r1, [r4, #20]
  4031b6:	b91a      	cbnz	r2, 4031c0 <__smakebuf_r+0x54>
  4031b8:	432b      	orrs	r3, r5
  4031ba:	81a3      	strh	r3, [r4, #12]
  4031bc:	b003      	add	sp, #12
  4031be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4031c0:	4630      	mov	r0, r6
  4031c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4031c6:	f000 ff37 	bl	404038 <_isatty_r>
  4031ca:	b1a0      	cbz	r0, 4031f6 <__smakebuf_r+0x8a>
  4031cc:	89a3      	ldrh	r3, [r4, #12]
  4031ce:	f023 0303 	bic.w	r3, r3, #3
  4031d2:	f043 0301 	orr.w	r3, r3, #1
  4031d6:	b21b      	sxth	r3, r3
  4031d8:	e7ee      	b.n	4031b8 <__smakebuf_r+0x4c>
  4031da:	059a      	lsls	r2, r3, #22
  4031dc:	d4ee      	bmi.n	4031bc <__smakebuf_r+0x50>
  4031de:	f023 0303 	bic.w	r3, r3, #3
  4031e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4031e6:	f043 0302 	orr.w	r3, r3, #2
  4031ea:	2101      	movs	r1, #1
  4031ec:	81a3      	strh	r3, [r4, #12]
  4031ee:	6022      	str	r2, [r4, #0]
  4031f0:	6122      	str	r2, [r4, #16]
  4031f2:	6161      	str	r1, [r4, #20]
  4031f4:	e7e2      	b.n	4031bc <__smakebuf_r+0x50>
  4031f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4031fa:	e7dd      	b.n	4031b8 <__smakebuf_r+0x4c>
  4031fc:	0040292d 	.word	0x0040292d

00403200 <malloc>:
  403200:	4b02      	ldr	r3, [pc, #8]	; (40320c <malloc+0xc>)
  403202:	4601      	mov	r1, r0
  403204:	6818      	ldr	r0, [r3, #0]
  403206:	f000 b803 	b.w	403210 <_malloc_r>
  40320a:	bf00      	nop
  40320c:	20400020 	.word	0x20400020

00403210 <_malloc_r>:
  403210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403214:	f101 060b 	add.w	r6, r1, #11
  403218:	2e16      	cmp	r6, #22
  40321a:	b083      	sub	sp, #12
  40321c:	4605      	mov	r5, r0
  40321e:	f240 809e 	bls.w	40335e <_malloc_r+0x14e>
  403222:	f036 0607 	bics.w	r6, r6, #7
  403226:	f100 80bd 	bmi.w	4033a4 <_malloc_r+0x194>
  40322a:	42b1      	cmp	r1, r6
  40322c:	f200 80ba 	bhi.w	4033a4 <_malloc_r+0x194>
  403230:	f000 fb6a 	bl	403908 <__malloc_lock>
  403234:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403238:	f0c0 8293 	bcc.w	403762 <_malloc_r+0x552>
  40323c:	0a73      	lsrs	r3, r6, #9
  40323e:	f000 80b8 	beq.w	4033b2 <_malloc_r+0x1a2>
  403242:	2b04      	cmp	r3, #4
  403244:	f200 8179 	bhi.w	40353a <_malloc_r+0x32a>
  403248:	09b3      	lsrs	r3, r6, #6
  40324a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40324e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403252:	00c3      	lsls	r3, r0, #3
  403254:	4fbf      	ldr	r7, [pc, #764]	; (403554 <_malloc_r+0x344>)
  403256:	443b      	add	r3, r7
  403258:	f1a3 0108 	sub.w	r1, r3, #8
  40325c:	685c      	ldr	r4, [r3, #4]
  40325e:	42a1      	cmp	r1, r4
  403260:	d106      	bne.n	403270 <_malloc_r+0x60>
  403262:	e00c      	b.n	40327e <_malloc_r+0x6e>
  403264:	2a00      	cmp	r2, #0
  403266:	f280 80aa 	bge.w	4033be <_malloc_r+0x1ae>
  40326a:	68e4      	ldr	r4, [r4, #12]
  40326c:	42a1      	cmp	r1, r4
  40326e:	d006      	beq.n	40327e <_malloc_r+0x6e>
  403270:	6863      	ldr	r3, [r4, #4]
  403272:	f023 0303 	bic.w	r3, r3, #3
  403276:	1b9a      	subs	r2, r3, r6
  403278:	2a0f      	cmp	r2, #15
  40327a:	ddf3      	ble.n	403264 <_malloc_r+0x54>
  40327c:	4670      	mov	r0, lr
  40327e:	693c      	ldr	r4, [r7, #16]
  403280:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403568 <_malloc_r+0x358>
  403284:	4574      	cmp	r4, lr
  403286:	f000 81ab 	beq.w	4035e0 <_malloc_r+0x3d0>
  40328a:	6863      	ldr	r3, [r4, #4]
  40328c:	f023 0303 	bic.w	r3, r3, #3
  403290:	1b9a      	subs	r2, r3, r6
  403292:	2a0f      	cmp	r2, #15
  403294:	f300 8190 	bgt.w	4035b8 <_malloc_r+0x3a8>
  403298:	2a00      	cmp	r2, #0
  40329a:	f8c7 e014 	str.w	lr, [r7, #20]
  40329e:	f8c7 e010 	str.w	lr, [r7, #16]
  4032a2:	f280 809d 	bge.w	4033e0 <_malloc_r+0x1d0>
  4032a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4032aa:	f080 8161 	bcs.w	403570 <_malloc_r+0x360>
  4032ae:	08db      	lsrs	r3, r3, #3
  4032b0:	f103 0c01 	add.w	ip, r3, #1
  4032b4:	1099      	asrs	r1, r3, #2
  4032b6:	687a      	ldr	r2, [r7, #4]
  4032b8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4032bc:	f8c4 8008 	str.w	r8, [r4, #8]
  4032c0:	2301      	movs	r3, #1
  4032c2:	408b      	lsls	r3, r1
  4032c4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4032c8:	4313      	orrs	r3, r2
  4032ca:	3908      	subs	r1, #8
  4032cc:	60e1      	str	r1, [r4, #12]
  4032ce:	607b      	str	r3, [r7, #4]
  4032d0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4032d4:	f8c8 400c 	str.w	r4, [r8, #12]
  4032d8:	1082      	asrs	r2, r0, #2
  4032da:	2401      	movs	r4, #1
  4032dc:	4094      	lsls	r4, r2
  4032de:	429c      	cmp	r4, r3
  4032e0:	f200 808b 	bhi.w	4033fa <_malloc_r+0x1ea>
  4032e4:	421c      	tst	r4, r3
  4032e6:	d106      	bne.n	4032f6 <_malloc_r+0xe6>
  4032e8:	f020 0003 	bic.w	r0, r0, #3
  4032ec:	0064      	lsls	r4, r4, #1
  4032ee:	421c      	tst	r4, r3
  4032f0:	f100 0004 	add.w	r0, r0, #4
  4032f4:	d0fa      	beq.n	4032ec <_malloc_r+0xdc>
  4032f6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4032fa:	46cc      	mov	ip, r9
  4032fc:	4680      	mov	r8, r0
  4032fe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403302:	459c      	cmp	ip, r3
  403304:	d107      	bne.n	403316 <_malloc_r+0x106>
  403306:	e16d      	b.n	4035e4 <_malloc_r+0x3d4>
  403308:	2a00      	cmp	r2, #0
  40330a:	f280 817b 	bge.w	403604 <_malloc_r+0x3f4>
  40330e:	68db      	ldr	r3, [r3, #12]
  403310:	459c      	cmp	ip, r3
  403312:	f000 8167 	beq.w	4035e4 <_malloc_r+0x3d4>
  403316:	6859      	ldr	r1, [r3, #4]
  403318:	f021 0103 	bic.w	r1, r1, #3
  40331c:	1b8a      	subs	r2, r1, r6
  40331e:	2a0f      	cmp	r2, #15
  403320:	ddf2      	ble.n	403308 <_malloc_r+0xf8>
  403322:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403326:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40332a:	9300      	str	r3, [sp, #0]
  40332c:	199c      	adds	r4, r3, r6
  40332e:	4628      	mov	r0, r5
  403330:	f046 0601 	orr.w	r6, r6, #1
  403334:	f042 0501 	orr.w	r5, r2, #1
  403338:	605e      	str	r6, [r3, #4]
  40333a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40333e:	f8cc 8008 	str.w	r8, [ip, #8]
  403342:	617c      	str	r4, [r7, #20]
  403344:	613c      	str	r4, [r7, #16]
  403346:	f8c4 e00c 	str.w	lr, [r4, #12]
  40334a:	f8c4 e008 	str.w	lr, [r4, #8]
  40334e:	6065      	str	r5, [r4, #4]
  403350:	505a      	str	r2, [r3, r1]
  403352:	f000 fadf 	bl	403914 <__malloc_unlock>
  403356:	9b00      	ldr	r3, [sp, #0]
  403358:	f103 0408 	add.w	r4, r3, #8
  40335c:	e01e      	b.n	40339c <_malloc_r+0x18c>
  40335e:	2910      	cmp	r1, #16
  403360:	d820      	bhi.n	4033a4 <_malloc_r+0x194>
  403362:	f000 fad1 	bl	403908 <__malloc_lock>
  403366:	2610      	movs	r6, #16
  403368:	2318      	movs	r3, #24
  40336a:	2002      	movs	r0, #2
  40336c:	4f79      	ldr	r7, [pc, #484]	; (403554 <_malloc_r+0x344>)
  40336e:	443b      	add	r3, r7
  403370:	f1a3 0208 	sub.w	r2, r3, #8
  403374:	685c      	ldr	r4, [r3, #4]
  403376:	4294      	cmp	r4, r2
  403378:	f000 813d 	beq.w	4035f6 <_malloc_r+0x3e6>
  40337c:	6863      	ldr	r3, [r4, #4]
  40337e:	68e1      	ldr	r1, [r4, #12]
  403380:	68a6      	ldr	r6, [r4, #8]
  403382:	f023 0303 	bic.w	r3, r3, #3
  403386:	4423      	add	r3, r4
  403388:	4628      	mov	r0, r5
  40338a:	685a      	ldr	r2, [r3, #4]
  40338c:	60f1      	str	r1, [r6, #12]
  40338e:	f042 0201 	orr.w	r2, r2, #1
  403392:	608e      	str	r6, [r1, #8]
  403394:	605a      	str	r2, [r3, #4]
  403396:	f000 fabd 	bl	403914 <__malloc_unlock>
  40339a:	3408      	adds	r4, #8
  40339c:	4620      	mov	r0, r4
  40339e:	b003      	add	sp, #12
  4033a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033a4:	2400      	movs	r4, #0
  4033a6:	230c      	movs	r3, #12
  4033a8:	4620      	mov	r0, r4
  4033aa:	602b      	str	r3, [r5, #0]
  4033ac:	b003      	add	sp, #12
  4033ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033b2:	2040      	movs	r0, #64	; 0x40
  4033b4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4033b8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4033bc:	e74a      	b.n	403254 <_malloc_r+0x44>
  4033be:	4423      	add	r3, r4
  4033c0:	68e1      	ldr	r1, [r4, #12]
  4033c2:	685a      	ldr	r2, [r3, #4]
  4033c4:	68a6      	ldr	r6, [r4, #8]
  4033c6:	f042 0201 	orr.w	r2, r2, #1
  4033ca:	60f1      	str	r1, [r6, #12]
  4033cc:	4628      	mov	r0, r5
  4033ce:	608e      	str	r6, [r1, #8]
  4033d0:	605a      	str	r2, [r3, #4]
  4033d2:	f000 fa9f 	bl	403914 <__malloc_unlock>
  4033d6:	3408      	adds	r4, #8
  4033d8:	4620      	mov	r0, r4
  4033da:	b003      	add	sp, #12
  4033dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033e0:	4423      	add	r3, r4
  4033e2:	4628      	mov	r0, r5
  4033e4:	685a      	ldr	r2, [r3, #4]
  4033e6:	f042 0201 	orr.w	r2, r2, #1
  4033ea:	605a      	str	r2, [r3, #4]
  4033ec:	f000 fa92 	bl	403914 <__malloc_unlock>
  4033f0:	3408      	adds	r4, #8
  4033f2:	4620      	mov	r0, r4
  4033f4:	b003      	add	sp, #12
  4033f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033fa:	68bc      	ldr	r4, [r7, #8]
  4033fc:	6863      	ldr	r3, [r4, #4]
  4033fe:	f023 0803 	bic.w	r8, r3, #3
  403402:	45b0      	cmp	r8, r6
  403404:	d304      	bcc.n	403410 <_malloc_r+0x200>
  403406:	eba8 0306 	sub.w	r3, r8, r6
  40340a:	2b0f      	cmp	r3, #15
  40340c:	f300 8085 	bgt.w	40351a <_malloc_r+0x30a>
  403410:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40356c <_malloc_r+0x35c>
  403414:	4b50      	ldr	r3, [pc, #320]	; (403558 <_malloc_r+0x348>)
  403416:	f8d9 2000 	ldr.w	r2, [r9]
  40341a:	681b      	ldr	r3, [r3, #0]
  40341c:	3201      	adds	r2, #1
  40341e:	4433      	add	r3, r6
  403420:	eb04 0a08 	add.w	sl, r4, r8
  403424:	f000 8155 	beq.w	4036d2 <_malloc_r+0x4c2>
  403428:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40342c:	330f      	adds	r3, #15
  40342e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403432:	f02b 0b0f 	bic.w	fp, fp, #15
  403436:	4659      	mov	r1, fp
  403438:	4628      	mov	r0, r5
  40343a:	f000 fc17 	bl	403c6c <_sbrk_r>
  40343e:	1c41      	adds	r1, r0, #1
  403440:	4602      	mov	r2, r0
  403442:	f000 80fc 	beq.w	40363e <_malloc_r+0x42e>
  403446:	4582      	cmp	sl, r0
  403448:	f200 80f7 	bhi.w	40363a <_malloc_r+0x42a>
  40344c:	4b43      	ldr	r3, [pc, #268]	; (40355c <_malloc_r+0x34c>)
  40344e:	6819      	ldr	r1, [r3, #0]
  403450:	4459      	add	r1, fp
  403452:	6019      	str	r1, [r3, #0]
  403454:	f000 814d 	beq.w	4036f2 <_malloc_r+0x4e2>
  403458:	f8d9 0000 	ldr.w	r0, [r9]
  40345c:	3001      	adds	r0, #1
  40345e:	bf1b      	ittet	ne
  403460:	eba2 0a0a 	subne.w	sl, r2, sl
  403464:	4451      	addne	r1, sl
  403466:	f8c9 2000 	streq.w	r2, [r9]
  40346a:	6019      	strne	r1, [r3, #0]
  40346c:	f012 0107 	ands.w	r1, r2, #7
  403470:	f000 8115 	beq.w	40369e <_malloc_r+0x48e>
  403474:	f1c1 0008 	rsb	r0, r1, #8
  403478:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40347c:	4402      	add	r2, r0
  40347e:	3108      	adds	r1, #8
  403480:	eb02 090b 	add.w	r9, r2, fp
  403484:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403488:	eba1 0909 	sub.w	r9, r1, r9
  40348c:	4649      	mov	r1, r9
  40348e:	4628      	mov	r0, r5
  403490:	9301      	str	r3, [sp, #4]
  403492:	9200      	str	r2, [sp, #0]
  403494:	f000 fbea 	bl	403c6c <_sbrk_r>
  403498:	1c43      	adds	r3, r0, #1
  40349a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40349e:	f000 8143 	beq.w	403728 <_malloc_r+0x518>
  4034a2:	1a80      	subs	r0, r0, r2
  4034a4:	4448      	add	r0, r9
  4034a6:	f040 0001 	orr.w	r0, r0, #1
  4034aa:	6819      	ldr	r1, [r3, #0]
  4034ac:	60ba      	str	r2, [r7, #8]
  4034ae:	4449      	add	r1, r9
  4034b0:	42bc      	cmp	r4, r7
  4034b2:	6050      	str	r0, [r2, #4]
  4034b4:	6019      	str	r1, [r3, #0]
  4034b6:	d017      	beq.n	4034e8 <_malloc_r+0x2d8>
  4034b8:	f1b8 0f0f 	cmp.w	r8, #15
  4034bc:	f240 80fb 	bls.w	4036b6 <_malloc_r+0x4a6>
  4034c0:	6860      	ldr	r0, [r4, #4]
  4034c2:	f1a8 020c 	sub.w	r2, r8, #12
  4034c6:	f022 0207 	bic.w	r2, r2, #7
  4034ca:	eb04 0e02 	add.w	lr, r4, r2
  4034ce:	f000 0001 	and.w	r0, r0, #1
  4034d2:	f04f 0c05 	mov.w	ip, #5
  4034d6:	4310      	orrs	r0, r2
  4034d8:	2a0f      	cmp	r2, #15
  4034da:	6060      	str	r0, [r4, #4]
  4034dc:	f8ce c004 	str.w	ip, [lr, #4]
  4034e0:	f8ce c008 	str.w	ip, [lr, #8]
  4034e4:	f200 8117 	bhi.w	403716 <_malloc_r+0x506>
  4034e8:	4b1d      	ldr	r3, [pc, #116]	; (403560 <_malloc_r+0x350>)
  4034ea:	68bc      	ldr	r4, [r7, #8]
  4034ec:	681a      	ldr	r2, [r3, #0]
  4034ee:	4291      	cmp	r1, r2
  4034f0:	bf88      	it	hi
  4034f2:	6019      	strhi	r1, [r3, #0]
  4034f4:	4b1b      	ldr	r3, [pc, #108]	; (403564 <_malloc_r+0x354>)
  4034f6:	681a      	ldr	r2, [r3, #0]
  4034f8:	4291      	cmp	r1, r2
  4034fa:	6862      	ldr	r2, [r4, #4]
  4034fc:	bf88      	it	hi
  4034fe:	6019      	strhi	r1, [r3, #0]
  403500:	f022 0203 	bic.w	r2, r2, #3
  403504:	4296      	cmp	r6, r2
  403506:	eba2 0306 	sub.w	r3, r2, r6
  40350a:	d801      	bhi.n	403510 <_malloc_r+0x300>
  40350c:	2b0f      	cmp	r3, #15
  40350e:	dc04      	bgt.n	40351a <_malloc_r+0x30a>
  403510:	4628      	mov	r0, r5
  403512:	f000 f9ff 	bl	403914 <__malloc_unlock>
  403516:	2400      	movs	r4, #0
  403518:	e740      	b.n	40339c <_malloc_r+0x18c>
  40351a:	19a2      	adds	r2, r4, r6
  40351c:	f043 0301 	orr.w	r3, r3, #1
  403520:	f046 0601 	orr.w	r6, r6, #1
  403524:	6066      	str	r6, [r4, #4]
  403526:	4628      	mov	r0, r5
  403528:	60ba      	str	r2, [r7, #8]
  40352a:	6053      	str	r3, [r2, #4]
  40352c:	f000 f9f2 	bl	403914 <__malloc_unlock>
  403530:	3408      	adds	r4, #8
  403532:	4620      	mov	r0, r4
  403534:	b003      	add	sp, #12
  403536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40353a:	2b14      	cmp	r3, #20
  40353c:	d971      	bls.n	403622 <_malloc_r+0x412>
  40353e:	2b54      	cmp	r3, #84	; 0x54
  403540:	f200 80a3 	bhi.w	40368a <_malloc_r+0x47a>
  403544:	0b33      	lsrs	r3, r6, #12
  403546:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40354a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40354e:	00c3      	lsls	r3, r0, #3
  403550:	e680      	b.n	403254 <_malloc_r+0x44>
  403552:	bf00      	nop
  403554:	204005c0 	.word	0x204005c0
  403558:	2043b418 	.word	0x2043b418
  40355c:	2043b3e8 	.word	0x2043b3e8
  403560:	2043b410 	.word	0x2043b410
  403564:	2043b414 	.word	0x2043b414
  403568:	204005c8 	.word	0x204005c8
  40356c:	204009c8 	.word	0x204009c8
  403570:	0a5a      	lsrs	r2, r3, #9
  403572:	2a04      	cmp	r2, #4
  403574:	d95b      	bls.n	40362e <_malloc_r+0x41e>
  403576:	2a14      	cmp	r2, #20
  403578:	f200 80ae 	bhi.w	4036d8 <_malloc_r+0x4c8>
  40357c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403580:	00c9      	lsls	r1, r1, #3
  403582:	325b      	adds	r2, #91	; 0x5b
  403584:	eb07 0c01 	add.w	ip, r7, r1
  403588:	5879      	ldr	r1, [r7, r1]
  40358a:	f1ac 0c08 	sub.w	ip, ip, #8
  40358e:	458c      	cmp	ip, r1
  403590:	f000 8088 	beq.w	4036a4 <_malloc_r+0x494>
  403594:	684a      	ldr	r2, [r1, #4]
  403596:	f022 0203 	bic.w	r2, r2, #3
  40359a:	4293      	cmp	r3, r2
  40359c:	d273      	bcs.n	403686 <_malloc_r+0x476>
  40359e:	6889      	ldr	r1, [r1, #8]
  4035a0:	458c      	cmp	ip, r1
  4035a2:	d1f7      	bne.n	403594 <_malloc_r+0x384>
  4035a4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4035a8:	687b      	ldr	r3, [r7, #4]
  4035aa:	60e2      	str	r2, [r4, #12]
  4035ac:	f8c4 c008 	str.w	ip, [r4, #8]
  4035b0:	6094      	str	r4, [r2, #8]
  4035b2:	f8cc 400c 	str.w	r4, [ip, #12]
  4035b6:	e68f      	b.n	4032d8 <_malloc_r+0xc8>
  4035b8:	19a1      	adds	r1, r4, r6
  4035ba:	f046 0c01 	orr.w	ip, r6, #1
  4035be:	f042 0601 	orr.w	r6, r2, #1
  4035c2:	f8c4 c004 	str.w	ip, [r4, #4]
  4035c6:	4628      	mov	r0, r5
  4035c8:	6179      	str	r1, [r7, #20]
  4035ca:	6139      	str	r1, [r7, #16]
  4035cc:	f8c1 e00c 	str.w	lr, [r1, #12]
  4035d0:	f8c1 e008 	str.w	lr, [r1, #8]
  4035d4:	604e      	str	r6, [r1, #4]
  4035d6:	50e2      	str	r2, [r4, r3]
  4035d8:	f000 f99c 	bl	403914 <__malloc_unlock>
  4035dc:	3408      	adds	r4, #8
  4035de:	e6dd      	b.n	40339c <_malloc_r+0x18c>
  4035e0:	687b      	ldr	r3, [r7, #4]
  4035e2:	e679      	b.n	4032d8 <_malloc_r+0xc8>
  4035e4:	f108 0801 	add.w	r8, r8, #1
  4035e8:	f018 0f03 	tst.w	r8, #3
  4035ec:	f10c 0c08 	add.w	ip, ip, #8
  4035f0:	f47f ae85 	bne.w	4032fe <_malloc_r+0xee>
  4035f4:	e02d      	b.n	403652 <_malloc_r+0x442>
  4035f6:	68dc      	ldr	r4, [r3, #12]
  4035f8:	42a3      	cmp	r3, r4
  4035fa:	bf08      	it	eq
  4035fc:	3002      	addeq	r0, #2
  4035fe:	f43f ae3e 	beq.w	40327e <_malloc_r+0x6e>
  403602:	e6bb      	b.n	40337c <_malloc_r+0x16c>
  403604:	4419      	add	r1, r3
  403606:	461c      	mov	r4, r3
  403608:	684a      	ldr	r2, [r1, #4]
  40360a:	68db      	ldr	r3, [r3, #12]
  40360c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403610:	f042 0201 	orr.w	r2, r2, #1
  403614:	604a      	str	r2, [r1, #4]
  403616:	4628      	mov	r0, r5
  403618:	60f3      	str	r3, [r6, #12]
  40361a:	609e      	str	r6, [r3, #8]
  40361c:	f000 f97a 	bl	403914 <__malloc_unlock>
  403620:	e6bc      	b.n	40339c <_malloc_r+0x18c>
  403622:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403626:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40362a:	00c3      	lsls	r3, r0, #3
  40362c:	e612      	b.n	403254 <_malloc_r+0x44>
  40362e:	099a      	lsrs	r2, r3, #6
  403630:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403634:	00c9      	lsls	r1, r1, #3
  403636:	3238      	adds	r2, #56	; 0x38
  403638:	e7a4      	b.n	403584 <_malloc_r+0x374>
  40363a:	42bc      	cmp	r4, r7
  40363c:	d054      	beq.n	4036e8 <_malloc_r+0x4d8>
  40363e:	68bc      	ldr	r4, [r7, #8]
  403640:	6862      	ldr	r2, [r4, #4]
  403642:	f022 0203 	bic.w	r2, r2, #3
  403646:	e75d      	b.n	403504 <_malloc_r+0x2f4>
  403648:	f859 3908 	ldr.w	r3, [r9], #-8
  40364c:	4599      	cmp	r9, r3
  40364e:	f040 8086 	bne.w	40375e <_malloc_r+0x54e>
  403652:	f010 0f03 	tst.w	r0, #3
  403656:	f100 30ff 	add.w	r0, r0, #4294967295
  40365a:	d1f5      	bne.n	403648 <_malloc_r+0x438>
  40365c:	687b      	ldr	r3, [r7, #4]
  40365e:	ea23 0304 	bic.w	r3, r3, r4
  403662:	607b      	str	r3, [r7, #4]
  403664:	0064      	lsls	r4, r4, #1
  403666:	429c      	cmp	r4, r3
  403668:	f63f aec7 	bhi.w	4033fa <_malloc_r+0x1ea>
  40366c:	2c00      	cmp	r4, #0
  40366e:	f43f aec4 	beq.w	4033fa <_malloc_r+0x1ea>
  403672:	421c      	tst	r4, r3
  403674:	4640      	mov	r0, r8
  403676:	f47f ae3e 	bne.w	4032f6 <_malloc_r+0xe6>
  40367a:	0064      	lsls	r4, r4, #1
  40367c:	421c      	tst	r4, r3
  40367e:	f100 0004 	add.w	r0, r0, #4
  403682:	d0fa      	beq.n	40367a <_malloc_r+0x46a>
  403684:	e637      	b.n	4032f6 <_malloc_r+0xe6>
  403686:	468c      	mov	ip, r1
  403688:	e78c      	b.n	4035a4 <_malloc_r+0x394>
  40368a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40368e:	d815      	bhi.n	4036bc <_malloc_r+0x4ac>
  403690:	0bf3      	lsrs	r3, r6, #15
  403692:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403696:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40369a:	00c3      	lsls	r3, r0, #3
  40369c:	e5da      	b.n	403254 <_malloc_r+0x44>
  40369e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4036a2:	e6ed      	b.n	403480 <_malloc_r+0x270>
  4036a4:	687b      	ldr	r3, [r7, #4]
  4036a6:	1092      	asrs	r2, r2, #2
  4036a8:	2101      	movs	r1, #1
  4036aa:	fa01 f202 	lsl.w	r2, r1, r2
  4036ae:	4313      	orrs	r3, r2
  4036b0:	607b      	str	r3, [r7, #4]
  4036b2:	4662      	mov	r2, ip
  4036b4:	e779      	b.n	4035aa <_malloc_r+0x39a>
  4036b6:	2301      	movs	r3, #1
  4036b8:	6053      	str	r3, [r2, #4]
  4036ba:	e729      	b.n	403510 <_malloc_r+0x300>
  4036bc:	f240 5254 	movw	r2, #1364	; 0x554
  4036c0:	4293      	cmp	r3, r2
  4036c2:	d822      	bhi.n	40370a <_malloc_r+0x4fa>
  4036c4:	0cb3      	lsrs	r3, r6, #18
  4036c6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4036ca:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4036ce:	00c3      	lsls	r3, r0, #3
  4036d0:	e5c0      	b.n	403254 <_malloc_r+0x44>
  4036d2:	f103 0b10 	add.w	fp, r3, #16
  4036d6:	e6ae      	b.n	403436 <_malloc_r+0x226>
  4036d8:	2a54      	cmp	r2, #84	; 0x54
  4036da:	d829      	bhi.n	403730 <_malloc_r+0x520>
  4036dc:	0b1a      	lsrs	r2, r3, #12
  4036de:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4036e2:	00c9      	lsls	r1, r1, #3
  4036e4:	326e      	adds	r2, #110	; 0x6e
  4036e6:	e74d      	b.n	403584 <_malloc_r+0x374>
  4036e8:	4b20      	ldr	r3, [pc, #128]	; (40376c <_malloc_r+0x55c>)
  4036ea:	6819      	ldr	r1, [r3, #0]
  4036ec:	4459      	add	r1, fp
  4036ee:	6019      	str	r1, [r3, #0]
  4036f0:	e6b2      	b.n	403458 <_malloc_r+0x248>
  4036f2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4036f6:	2800      	cmp	r0, #0
  4036f8:	f47f aeae 	bne.w	403458 <_malloc_r+0x248>
  4036fc:	eb08 030b 	add.w	r3, r8, fp
  403700:	68ba      	ldr	r2, [r7, #8]
  403702:	f043 0301 	orr.w	r3, r3, #1
  403706:	6053      	str	r3, [r2, #4]
  403708:	e6ee      	b.n	4034e8 <_malloc_r+0x2d8>
  40370a:	207f      	movs	r0, #127	; 0x7f
  40370c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403710:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403714:	e59e      	b.n	403254 <_malloc_r+0x44>
  403716:	f104 0108 	add.w	r1, r4, #8
  40371a:	4628      	mov	r0, r5
  40371c:	9300      	str	r3, [sp, #0]
  40371e:	f7ff fa59 	bl	402bd4 <_free_r>
  403722:	9b00      	ldr	r3, [sp, #0]
  403724:	6819      	ldr	r1, [r3, #0]
  403726:	e6df      	b.n	4034e8 <_malloc_r+0x2d8>
  403728:	2001      	movs	r0, #1
  40372a:	f04f 0900 	mov.w	r9, #0
  40372e:	e6bc      	b.n	4034aa <_malloc_r+0x29a>
  403730:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403734:	d805      	bhi.n	403742 <_malloc_r+0x532>
  403736:	0bda      	lsrs	r2, r3, #15
  403738:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40373c:	00c9      	lsls	r1, r1, #3
  40373e:	3277      	adds	r2, #119	; 0x77
  403740:	e720      	b.n	403584 <_malloc_r+0x374>
  403742:	f240 5154 	movw	r1, #1364	; 0x554
  403746:	428a      	cmp	r2, r1
  403748:	d805      	bhi.n	403756 <_malloc_r+0x546>
  40374a:	0c9a      	lsrs	r2, r3, #18
  40374c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403750:	00c9      	lsls	r1, r1, #3
  403752:	327c      	adds	r2, #124	; 0x7c
  403754:	e716      	b.n	403584 <_malloc_r+0x374>
  403756:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40375a:	227e      	movs	r2, #126	; 0x7e
  40375c:	e712      	b.n	403584 <_malloc_r+0x374>
  40375e:	687b      	ldr	r3, [r7, #4]
  403760:	e780      	b.n	403664 <_malloc_r+0x454>
  403762:	08f0      	lsrs	r0, r6, #3
  403764:	f106 0308 	add.w	r3, r6, #8
  403768:	e600      	b.n	40336c <_malloc_r+0x15c>
  40376a:	bf00      	nop
  40376c:	2043b3e8 	.word	0x2043b3e8

00403770 <__ascii_mbtowc>:
  403770:	b082      	sub	sp, #8
  403772:	b149      	cbz	r1, 403788 <__ascii_mbtowc+0x18>
  403774:	b15a      	cbz	r2, 40378e <__ascii_mbtowc+0x1e>
  403776:	b16b      	cbz	r3, 403794 <__ascii_mbtowc+0x24>
  403778:	7813      	ldrb	r3, [r2, #0]
  40377a:	600b      	str	r3, [r1, #0]
  40377c:	7812      	ldrb	r2, [r2, #0]
  40377e:	1c10      	adds	r0, r2, #0
  403780:	bf18      	it	ne
  403782:	2001      	movne	r0, #1
  403784:	b002      	add	sp, #8
  403786:	4770      	bx	lr
  403788:	a901      	add	r1, sp, #4
  40378a:	2a00      	cmp	r2, #0
  40378c:	d1f3      	bne.n	403776 <__ascii_mbtowc+0x6>
  40378e:	4610      	mov	r0, r2
  403790:	b002      	add	sp, #8
  403792:	4770      	bx	lr
  403794:	f06f 0001 	mvn.w	r0, #1
  403798:	e7f4      	b.n	403784 <__ascii_mbtowc+0x14>
  40379a:	bf00      	nop
  40379c:	0000      	movs	r0, r0
	...

004037a0 <memchr>:
  4037a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4037a4:	2a10      	cmp	r2, #16
  4037a6:	db2b      	blt.n	403800 <memchr+0x60>
  4037a8:	f010 0f07 	tst.w	r0, #7
  4037ac:	d008      	beq.n	4037c0 <memchr+0x20>
  4037ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4037b2:	3a01      	subs	r2, #1
  4037b4:	428b      	cmp	r3, r1
  4037b6:	d02d      	beq.n	403814 <memchr+0x74>
  4037b8:	f010 0f07 	tst.w	r0, #7
  4037bc:	b342      	cbz	r2, 403810 <memchr+0x70>
  4037be:	d1f6      	bne.n	4037ae <memchr+0xe>
  4037c0:	b4f0      	push	{r4, r5, r6, r7}
  4037c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4037c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4037ca:	f022 0407 	bic.w	r4, r2, #7
  4037ce:	f07f 0700 	mvns.w	r7, #0
  4037d2:	2300      	movs	r3, #0
  4037d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4037d8:	3c08      	subs	r4, #8
  4037da:	ea85 0501 	eor.w	r5, r5, r1
  4037de:	ea86 0601 	eor.w	r6, r6, r1
  4037e2:	fa85 f547 	uadd8	r5, r5, r7
  4037e6:	faa3 f587 	sel	r5, r3, r7
  4037ea:	fa86 f647 	uadd8	r6, r6, r7
  4037ee:	faa5 f687 	sel	r6, r5, r7
  4037f2:	b98e      	cbnz	r6, 403818 <memchr+0x78>
  4037f4:	d1ee      	bne.n	4037d4 <memchr+0x34>
  4037f6:	bcf0      	pop	{r4, r5, r6, r7}
  4037f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4037fc:	f002 0207 	and.w	r2, r2, #7
  403800:	b132      	cbz	r2, 403810 <memchr+0x70>
  403802:	f810 3b01 	ldrb.w	r3, [r0], #1
  403806:	3a01      	subs	r2, #1
  403808:	ea83 0301 	eor.w	r3, r3, r1
  40380c:	b113      	cbz	r3, 403814 <memchr+0x74>
  40380e:	d1f8      	bne.n	403802 <memchr+0x62>
  403810:	2000      	movs	r0, #0
  403812:	4770      	bx	lr
  403814:	3801      	subs	r0, #1
  403816:	4770      	bx	lr
  403818:	2d00      	cmp	r5, #0
  40381a:	bf06      	itte	eq
  40381c:	4635      	moveq	r5, r6
  40381e:	3803      	subeq	r0, #3
  403820:	3807      	subne	r0, #7
  403822:	f015 0f01 	tst.w	r5, #1
  403826:	d107      	bne.n	403838 <memchr+0x98>
  403828:	3001      	adds	r0, #1
  40382a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40382e:	bf02      	ittt	eq
  403830:	3001      	addeq	r0, #1
  403832:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403836:	3001      	addeq	r0, #1
  403838:	bcf0      	pop	{r4, r5, r6, r7}
  40383a:	3801      	subs	r0, #1
  40383c:	4770      	bx	lr
  40383e:	bf00      	nop

00403840 <memmove>:
  403840:	4288      	cmp	r0, r1
  403842:	b5f0      	push	{r4, r5, r6, r7, lr}
  403844:	d90d      	bls.n	403862 <memmove+0x22>
  403846:	188b      	adds	r3, r1, r2
  403848:	4298      	cmp	r0, r3
  40384a:	d20a      	bcs.n	403862 <memmove+0x22>
  40384c:	1884      	adds	r4, r0, r2
  40384e:	2a00      	cmp	r2, #0
  403850:	d051      	beq.n	4038f6 <memmove+0xb6>
  403852:	4622      	mov	r2, r4
  403854:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403858:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40385c:	4299      	cmp	r1, r3
  40385e:	d1f9      	bne.n	403854 <memmove+0x14>
  403860:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403862:	2a0f      	cmp	r2, #15
  403864:	d948      	bls.n	4038f8 <memmove+0xb8>
  403866:	ea41 0300 	orr.w	r3, r1, r0
  40386a:	079b      	lsls	r3, r3, #30
  40386c:	d146      	bne.n	4038fc <memmove+0xbc>
  40386e:	f100 0410 	add.w	r4, r0, #16
  403872:	f101 0310 	add.w	r3, r1, #16
  403876:	4615      	mov	r5, r2
  403878:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40387c:	f844 6c10 	str.w	r6, [r4, #-16]
  403880:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403884:	f844 6c0c 	str.w	r6, [r4, #-12]
  403888:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40388c:	f844 6c08 	str.w	r6, [r4, #-8]
  403890:	3d10      	subs	r5, #16
  403892:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403896:	f844 6c04 	str.w	r6, [r4, #-4]
  40389a:	2d0f      	cmp	r5, #15
  40389c:	f103 0310 	add.w	r3, r3, #16
  4038a0:	f104 0410 	add.w	r4, r4, #16
  4038a4:	d8e8      	bhi.n	403878 <memmove+0x38>
  4038a6:	f1a2 0310 	sub.w	r3, r2, #16
  4038aa:	f023 030f 	bic.w	r3, r3, #15
  4038ae:	f002 0e0f 	and.w	lr, r2, #15
  4038b2:	3310      	adds	r3, #16
  4038b4:	f1be 0f03 	cmp.w	lr, #3
  4038b8:	4419      	add	r1, r3
  4038ba:	4403      	add	r3, r0
  4038bc:	d921      	bls.n	403902 <memmove+0xc2>
  4038be:	1f1e      	subs	r6, r3, #4
  4038c0:	460d      	mov	r5, r1
  4038c2:	4674      	mov	r4, lr
  4038c4:	3c04      	subs	r4, #4
  4038c6:	f855 7b04 	ldr.w	r7, [r5], #4
  4038ca:	f846 7f04 	str.w	r7, [r6, #4]!
  4038ce:	2c03      	cmp	r4, #3
  4038d0:	d8f8      	bhi.n	4038c4 <memmove+0x84>
  4038d2:	f1ae 0404 	sub.w	r4, lr, #4
  4038d6:	f024 0403 	bic.w	r4, r4, #3
  4038da:	3404      	adds	r4, #4
  4038dc:	4421      	add	r1, r4
  4038de:	4423      	add	r3, r4
  4038e0:	f002 0203 	and.w	r2, r2, #3
  4038e4:	b162      	cbz	r2, 403900 <memmove+0xc0>
  4038e6:	3b01      	subs	r3, #1
  4038e8:	440a      	add	r2, r1
  4038ea:	f811 4b01 	ldrb.w	r4, [r1], #1
  4038ee:	f803 4f01 	strb.w	r4, [r3, #1]!
  4038f2:	428a      	cmp	r2, r1
  4038f4:	d1f9      	bne.n	4038ea <memmove+0xaa>
  4038f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038f8:	4603      	mov	r3, r0
  4038fa:	e7f3      	b.n	4038e4 <memmove+0xa4>
  4038fc:	4603      	mov	r3, r0
  4038fe:	e7f2      	b.n	4038e6 <memmove+0xa6>
  403900:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403902:	4672      	mov	r2, lr
  403904:	e7ee      	b.n	4038e4 <memmove+0xa4>
  403906:	bf00      	nop

00403908 <__malloc_lock>:
  403908:	4801      	ldr	r0, [pc, #4]	; (403910 <__malloc_lock+0x8>)
  40390a:	f7ff bbfd 	b.w	403108 <__retarget_lock_acquire_recursive>
  40390e:	bf00      	nop
  403910:	2043b4c0 	.word	0x2043b4c0

00403914 <__malloc_unlock>:
  403914:	4801      	ldr	r0, [pc, #4]	; (40391c <__malloc_unlock+0x8>)
  403916:	f7ff bbf9 	b.w	40310c <__retarget_lock_release_recursive>
  40391a:	bf00      	nop
  40391c:	2043b4c0 	.word	0x2043b4c0

00403920 <_realloc_r>:
  403920:	2900      	cmp	r1, #0
  403922:	f000 8095 	beq.w	403a50 <_realloc_r+0x130>
  403926:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40392a:	460d      	mov	r5, r1
  40392c:	4616      	mov	r6, r2
  40392e:	b083      	sub	sp, #12
  403930:	4680      	mov	r8, r0
  403932:	f106 070b 	add.w	r7, r6, #11
  403936:	f7ff ffe7 	bl	403908 <__malloc_lock>
  40393a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40393e:	2f16      	cmp	r7, #22
  403940:	f02e 0403 	bic.w	r4, lr, #3
  403944:	f1a5 0908 	sub.w	r9, r5, #8
  403948:	d83c      	bhi.n	4039c4 <_realloc_r+0xa4>
  40394a:	2210      	movs	r2, #16
  40394c:	4617      	mov	r7, r2
  40394e:	42be      	cmp	r6, r7
  403950:	d83d      	bhi.n	4039ce <_realloc_r+0xae>
  403952:	4294      	cmp	r4, r2
  403954:	da43      	bge.n	4039de <_realloc_r+0xbe>
  403956:	4bc4      	ldr	r3, [pc, #784]	; (403c68 <_realloc_r+0x348>)
  403958:	6899      	ldr	r1, [r3, #8]
  40395a:	eb09 0004 	add.w	r0, r9, r4
  40395e:	4288      	cmp	r0, r1
  403960:	f000 80b4 	beq.w	403acc <_realloc_r+0x1ac>
  403964:	6843      	ldr	r3, [r0, #4]
  403966:	f023 0101 	bic.w	r1, r3, #1
  40396a:	4401      	add	r1, r0
  40396c:	6849      	ldr	r1, [r1, #4]
  40396e:	07c9      	lsls	r1, r1, #31
  403970:	d54c      	bpl.n	403a0c <_realloc_r+0xec>
  403972:	f01e 0f01 	tst.w	lr, #1
  403976:	f000 809b 	beq.w	403ab0 <_realloc_r+0x190>
  40397a:	4631      	mov	r1, r6
  40397c:	4640      	mov	r0, r8
  40397e:	f7ff fc47 	bl	403210 <_malloc_r>
  403982:	4606      	mov	r6, r0
  403984:	2800      	cmp	r0, #0
  403986:	d03a      	beq.n	4039fe <_realloc_r+0xde>
  403988:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40398c:	f023 0301 	bic.w	r3, r3, #1
  403990:	444b      	add	r3, r9
  403992:	f1a0 0208 	sub.w	r2, r0, #8
  403996:	429a      	cmp	r2, r3
  403998:	f000 8121 	beq.w	403bde <_realloc_r+0x2be>
  40399c:	1f22      	subs	r2, r4, #4
  40399e:	2a24      	cmp	r2, #36	; 0x24
  4039a0:	f200 8107 	bhi.w	403bb2 <_realloc_r+0x292>
  4039a4:	2a13      	cmp	r2, #19
  4039a6:	f200 80db 	bhi.w	403b60 <_realloc_r+0x240>
  4039aa:	4603      	mov	r3, r0
  4039ac:	462a      	mov	r2, r5
  4039ae:	6811      	ldr	r1, [r2, #0]
  4039b0:	6019      	str	r1, [r3, #0]
  4039b2:	6851      	ldr	r1, [r2, #4]
  4039b4:	6059      	str	r1, [r3, #4]
  4039b6:	6892      	ldr	r2, [r2, #8]
  4039b8:	609a      	str	r2, [r3, #8]
  4039ba:	4629      	mov	r1, r5
  4039bc:	4640      	mov	r0, r8
  4039be:	f7ff f909 	bl	402bd4 <_free_r>
  4039c2:	e01c      	b.n	4039fe <_realloc_r+0xde>
  4039c4:	f027 0707 	bic.w	r7, r7, #7
  4039c8:	2f00      	cmp	r7, #0
  4039ca:	463a      	mov	r2, r7
  4039cc:	dabf      	bge.n	40394e <_realloc_r+0x2e>
  4039ce:	2600      	movs	r6, #0
  4039d0:	230c      	movs	r3, #12
  4039d2:	4630      	mov	r0, r6
  4039d4:	f8c8 3000 	str.w	r3, [r8]
  4039d8:	b003      	add	sp, #12
  4039da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039de:	462e      	mov	r6, r5
  4039e0:	1be3      	subs	r3, r4, r7
  4039e2:	2b0f      	cmp	r3, #15
  4039e4:	d81e      	bhi.n	403a24 <_realloc_r+0x104>
  4039e6:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4039ea:	f003 0301 	and.w	r3, r3, #1
  4039ee:	4323      	orrs	r3, r4
  4039f0:	444c      	add	r4, r9
  4039f2:	f8c9 3004 	str.w	r3, [r9, #4]
  4039f6:	6863      	ldr	r3, [r4, #4]
  4039f8:	f043 0301 	orr.w	r3, r3, #1
  4039fc:	6063      	str	r3, [r4, #4]
  4039fe:	4640      	mov	r0, r8
  403a00:	f7ff ff88 	bl	403914 <__malloc_unlock>
  403a04:	4630      	mov	r0, r6
  403a06:	b003      	add	sp, #12
  403a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a0c:	f023 0303 	bic.w	r3, r3, #3
  403a10:	18e1      	adds	r1, r4, r3
  403a12:	4291      	cmp	r1, r2
  403a14:	db1f      	blt.n	403a56 <_realloc_r+0x136>
  403a16:	68c3      	ldr	r3, [r0, #12]
  403a18:	6882      	ldr	r2, [r0, #8]
  403a1a:	462e      	mov	r6, r5
  403a1c:	60d3      	str	r3, [r2, #12]
  403a1e:	460c      	mov	r4, r1
  403a20:	609a      	str	r2, [r3, #8]
  403a22:	e7dd      	b.n	4039e0 <_realloc_r+0xc0>
  403a24:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403a28:	eb09 0107 	add.w	r1, r9, r7
  403a2c:	f002 0201 	and.w	r2, r2, #1
  403a30:	444c      	add	r4, r9
  403a32:	f043 0301 	orr.w	r3, r3, #1
  403a36:	4317      	orrs	r7, r2
  403a38:	f8c9 7004 	str.w	r7, [r9, #4]
  403a3c:	604b      	str	r3, [r1, #4]
  403a3e:	6863      	ldr	r3, [r4, #4]
  403a40:	f043 0301 	orr.w	r3, r3, #1
  403a44:	3108      	adds	r1, #8
  403a46:	6063      	str	r3, [r4, #4]
  403a48:	4640      	mov	r0, r8
  403a4a:	f7ff f8c3 	bl	402bd4 <_free_r>
  403a4e:	e7d6      	b.n	4039fe <_realloc_r+0xde>
  403a50:	4611      	mov	r1, r2
  403a52:	f7ff bbdd 	b.w	403210 <_malloc_r>
  403a56:	f01e 0f01 	tst.w	lr, #1
  403a5a:	d18e      	bne.n	40397a <_realloc_r+0x5a>
  403a5c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403a60:	eba9 0a01 	sub.w	sl, r9, r1
  403a64:	f8da 1004 	ldr.w	r1, [sl, #4]
  403a68:	f021 0103 	bic.w	r1, r1, #3
  403a6c:	440b      	add	r3, r1
  403a6e:	4423      	add	r3, r4
  403a70:	4293      	cmp	r3, r2
  403a72:	db25      	blt.n	403ac0 <_realloc_r+0x1a0>
  403a74:	68c2      	ldr	r2, [r0, #12]
  403a76:	6881      	ldr	r1, [r0, #8]
  403a78:	4656      	mov	r6, sl
  403a7a:	60ca      	str	r2, [r1, #12]
  403a7c:	6091      	str	r1, [r2, #8]
  403a7e:	f8da 100c 	ldr.w	r1, [sl, #12]
  403a82:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403a86:	1f22      	subs	r2, r4, #4
  403a88:	2a24      	cmp	r2, #36	; 0x24
  403a8a:	60c1      	str	r1, [r0, #12]
  403a8c:	6088      	str	r0, [r1, #8]
  403a8e:	f200 8094 	bhi.w	403bba <_realloc_r+0x29a>
  403a92:	2a13      	cmp	r2, #19
  403a94:	d96f      	bls.n	403b76 <_realloc_r+0x256>
  403a96:	6829      	ldr	r1, [r5, #0]
  403a98:	f8ca 1008 	str.w	r1, [sl, #8]
  403a9c:	6869      	ldr	r1, [r5, #4]
  403a9e:	f8ca 100c 	str.w	r1, [sl, #12]
  403aa2:	2a1b      	cmp	r2, #27
  403aa4:	f200 80a2 	bhi.w	403bec <_realloc_r+0x2cc>
  403aa8:	3508      	adds	r5, #8
  403aaa:	f10a 0210 	add.w	r2, sl, #16
  403aae:	e063      	b.n	403b78 <_realloc_r+0x258>
  403ab0:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403ab4:	eba9 0a03 	sub.w	sl, r9, r3
  403ab8:	f8da 1004 	ldr.w	r1, [sl, #4]
  403abc:	f021 0103 	bic.w	r1, r1, #3
  403ac0:	1863      	adds	r3, r4, r1
  403ac2:	4293      	cmp	r3, r2
  403ac4:	f6ff af59 	blt.w	40397a <_realloc_r+0x5a>
  403ac8:	4656      	mov	r6, sl
  403aca:	e7d8      	b.n	403a7e <_realloc_r+0x15e>
  403acc:	6841      	ldr	r1, [r0, #4]
  403ace:	f021 0b03 	bic.w	fp, r1, #3
  403ad2:	44a3      	add	fp, r4
  403ad4:	f107 0010 	add.w	r0, r7, #16
  403ad8:	4583      	cmp	fp, r0
  403ada:	da56      	bge.n	403b8a <_realloc_r+0x26a>
  403adc:	f01e 0f01 	tst.w	lr, #1
  403ae0:	f47f af4b 	bne.w	40397a <_realloc_r+0x5a>
  403ae4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403ae8:	eba9 0a01 	sub.w	sl, r9, r1
  403aec:	f8da 1004 	ldr.w	r1, [sl, #4]
  403af0:	f021 0103 	bic.w	r1, r1, #3
  403af4:	448b      	add	fp, r1
  403af6:	4558      	cmp	r0, fp
  403af8:	dce2      	bgt.n	403ac0 <_realloc_r+0x1a0>
  403afa:	4656      	mov	r6, sl
  403afc:	f8da 100c 	ldr.w	r1, [sl, #12]
  403b00:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403b04:	1f22      	subs	r2, r4, #4
  403b06:	2a24      	cmp	r2, #36	; 0x24
  403b08:	60c1      	str	r1, [r0, #12]
  403b0a:	6088      	str	r0, [r1, #8]
  403b0c:	f200 808f 	bhi.w	403c2e <_realloc_r+0x30e>
  403b10:	2a13      	cmp	r2, #19
  403b12:	f240 808a 	bls.w	403c2a <_realloc_r+0x30a>
  403b16:	6829      	ldr	r1, [r5, #0]
  403b18:	f8ca 1008 	str.w	r1, [sl, #8]
  403b1c:	6869      	ldr	r1, [r5, #4]
  403b1e:	f8ca 100c 	str.w	r1, [sl, #12]
  403b22:	2a1b      	cmp	r2, #27
  403b24:	f200 808a 	bhi.w	403c3c <_realloc_r+0x31c>
  403b28:	3508      	adds	r5, #8
  403b2a:	f10a 0210 	add.w	r2, sl, #16
  403b2e:	6829      	ldr	r1, [r5, #0]
  403b30:	6011      	str	r1, [r2, #0]
  403b32:	6869      	ldr	r1, [r5, #4]
  403b34:	6051      	str	r1, [r2, #4]
  403b36:	68a9      	ldr	r1, [r5, #8]
  403b38:	6091      	str	r1, [r2, #8]
  403b3a:	eb0a 0107 	add.w	r1, sl, r7
  403b3e:	ebab 0207 	sub.w	r2, fp, r7
  403b42:	f042 0201 	orr.w	r2, r2, #1
  403b46:	6099      	str	r1, [r3, #8]
  403b48:	604a      	str	r2, [r1, #4]
  403b4a:	f8da 3004 	ldr.w	r3, [sl, #4]
  403b4e:	f003 0301 	and.w	r3, r3, #1
  403b52:	431f      	orrs	r7, r3
  403b54:	4640      	mov	r0, r8
  403b56:	f8ca 7004 	str.w	r7, [sl, #4]
  403b5a:	f7ff fedb 	bl	403914 <__malloc_unlock>
  403b5e:	e751      	b.n	403a04 <_realloc_r+0xe4>
  403b60:	682b      	ldr	r3, [r5, #0]
  403b62:	6003      	str	r3, [r0, #0]
  403b64:	686b      	ldr	r3, [r5, #4]
  403b66:	6043      	str	r3, [r0, #4]
  403b68:	2a1b      	cmp	r2, #27
  403b6a:	d82d      	bhi.n	403bc8 <_realloc_r+0x2a8>
  403b6c:	f100 0308 	add.w	r3, r0, #8
  403b70:	f105 0208 	add.w	r2, r5, #8
  403b74:	e71b      	b.n	4039ae <_realloc_r+0x8e>
  403b76:	4632      	mov	r2, r6
  403b78:	6829      	ldr	r1, [r5, #0]
  403b7a:	6011      	str	r1, [r2, #0]
  403b7c:	6869      	ldr	r1, [r5, #4]
  403b7e:	6051      	str	r1, [r2, #4]
  403b80:	68a9      	ldr	r1, [r5, #8]
  403b82:	6091      	str	r1, [r2, #8]
  403b84:	461c      	mov	r4, r3
  403b86:	46d1      	mov	r9, sl
  403b88:	e72a      	b.n	4039e0 <_realloc_r+0xc0>
  403b8a:	eb09 0107 	add.w	r1, r9, r7
  403b8e:	ebab 0b07 	sub.w	fp, fp, r7
  403b92:	f04b 0201 	orr.w	r2, fp, #1
  403b96:	6099      	str	r1, [r3, #8]
  403b98:	604a      	str	r2, [r1, #4]
  403b9a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403b9e:	f003 0301 	and.w	r3, r3, #1
  403ba2:	431f      	orrs	r7, r3
  403ba4:	4640      	mov	r0, r8
  403ba6:	f845 7c04 	str.w	r7, [r5, #-4]
  403baa:	f7ff feb3 	bl	403914 <__malloc_unlock>
  403bae:	462e      	mov	r6, r5
  403bb0:	e728      	b.n	403a04 <_realloc_r+0xe4>
  403bb2:	4629      	mov	r1, r5
  403bb4:	f7ff fe44 	bl	403840 <memmove>
  403bb8:	e6ff      	b.n	4039ba <_realloc_r+0x9a>
  403bba:	4629      	mov	r1, r5
  403bbc:	4630      	mov	r0, r6
  403bbe:	461c      	mov	r4, r3
  403bc0:	46d1      	mov	r9, sl
  403bc2:	f7ff fe3d 	bl	403840 <memmove>
  403bc6:	e70b      	b.n	4039e0 <_realloc_r+0xc0>
  403bc8:	68ab      	ldr	r3, [r5, #8]
  403bca:	6083      	str	r3, [r0, #8]
  403bcc:	68eb      	ldr	r3, [r5, #12]
  403bce:	60c3      	str	r3, [r0, #12]
  403bd0:	2a24      	cmp	r2, #36	; 0x24
  403bd2:	d017      	beq.n	403c04 <_realloc_r+0x2e4>
  403bd4:	f100 0310 	add.w	r3, r0, #16
  403bd8:	f105 0210 	add.w	r2, r5, #16
  403bdc:	e6e7      	b.n	4039ae <_realloc_r+0x8e>
  403bde:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403be2:	f023 0303 	bic.w	r3, r3, #3
  403be6:	441c      	add	r4, r3
  403be8:	462e      	mov	r6, r5
  403bea:	e6f9      	b.n	4039e0 <_realloc_r+0xc0>
  403bec:	68a9      	ldr	r1, [r5, #8]
  403bee:	f8ca 1010 	str.w	r1, [sl, #16]
  403bf2:	68e9      	ldr	r1, [r5, #12]
  403bf4:	f8ca 1014 	str.w	r1, [sl, #20]
  403bf8:	2a24      	cmp	r2, #36	; 0x24
  403bfa:	d00c      	beq.n	403c16 <_realloc_r+0x2f6>
  403bfc:	3510      	adds	r5, #16
  403bfe:	f10a 0218 	add.w	r2, sl, #24
  403c02:	e7b9      	b.n	403b78 <_realloc_r+0x258>
  403c04:	692b      	ldr	r3, [r5, #16]
  403c06:	6103      	str	r3, [r0, #16]
  403c08:	696b      	ldr	r3, [r5, #20]
  403c0a:	6143      	str	r3, [r0, #20]
  403c0c:	f105 0218 	add.w	r2, r5, #24
  403c10:	f100 0318 	add.w	r3, r0, #24
  403c14:	e6cb      	b.n	4039ae <_realloc_r+0x8e>
  403c16:	692a      	ldr	r2, [r5, #16]
  403c18:	f8ca 2018 	str.w	r2, [sl, #24]
  403c1c:	696a      	ldr	r2, [r5, #20]
  403c1e:	f8ca 201c 	str.w	r2, [sl, #28]
  403c22:	3518      	adds	r5, #24
  403c24:	f10a 0220 	add.w	r2, sl, #32
  403c28:	e7a6      	b.n	403b78 <_realloc_r+0x258>
  403c2a:	4632      	mov	r2, r6
  403c2c:	e77f      	b.n	403b2e <_realloc_r+0x20e>
  403c2e:	4629      	mov	r1, r5
  403c30:	4630      	mov	r0, r6
  403c32:	9301      	str	r3, [sp, #4]
  403c34:	f7ff fe04 	bl	403840 <memmove>
  403c38:	9b01      	ldr	r3, [sp, #4]
  403c3a:	e77e      	b.n	403b3a <_realloc_r+0x21a>
  403c3c:	68a9      	ldr	r1, [r5, #8]
  403c3e:	f8ca 1010 	str.w	r1, [sl, #16]
  403c42:	68e9      	ldr	r1, [r5, #12]
  403c44:	f8ca 1014 	str.w	r1, [sl, #20]
  403c48:	2a24      	cmp	r2, #36	; 0x24
  403c4a:	d003      	beq.n	403c54 <_realloc_r+0x334>
  403c4c:	3510      	adds	r5, #16
  403c4e:	f10a 0218 	add.w	r2, sl, #24
  403c52:	e76c      	b.n	403b2e <_realloc_r+0x20e>
  403c54:	692a      	ldr	r2, [r5, #16]
  403c56:	f8ca 2018 	str.w	r2, [sl, #24]
  403c5a:	696a      	ldr	r2, [r5, #20]
  403c5c:	f8ca 201c 	str.w	r2, [sl, #28]
  403c60:	3518      	adds	r5, #24
  403c62:	f10a 0220 	add.w	r2, sl, #32
  403c66:	e762      	b.n	403b2e <_realloc_r+0x20e>
  403c68:	204005c0 	.word	0x204005c0

00403c6c <_sbrk_r>:
  403c6c:	b538      	push	{r3, r4, r5, lr}
  403c6e:	4c07      	ldr	r4, [pc, #28]	; (403c8c <_sbrk_r+0x20>)
  403c70:	2300      	movs	r3, #0
  403c72:	4605      	mov	r5, r0
  403c74:	4608      	mov	r0, r1
  403c76:	6023      	str	r3, [r4, #0]
  403c78:	f7fd fb5c 	bl	401334 <_sbrk>
  403c7c:	1c43      	adds	r3, r0, #1
  403c7e:	d000      	beq.n	403c82 <_sbrk_r+0x16>
  403c80:	bd38      	pop	{r3, r4, r5, pc}
  403c82:	6823      	ldr	r3, [r4, #0]
  403c84:	2b00      	cmp	r3, #0
  403c86:	d0fb      	beq.n	403c80 <_sbrk_r+0x14>
  403c88:	602b      	str	r3, [r5, #0]
  403c8a:	bd38      	pop	{r3, r4, r5, pc}
  403c8c:	2043b4d4 	.word	0x2043b4d4

00403c90 <__sread>:
  403c90:	b510      	push	{r4, lr}
  403c92:	460c      	mov	r4, r1
  403c94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c98:	f000 f9f6 	bl	404088 <_read_r>
  403c9c:	2800      	cmp	r0, #0
  403c9e:	db03      	blt.n	403ca8 <__sread+0x18>
  403ca0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403ca2:	4403      	add	r3, r0
  403ca4:	6523      	str	r3, [r4, #80]	; 0x50
  403ca6:	bd10      	pop	{r4, pc}
  403ca8:	89a3      	ldrh	r3, [r4, #12]
  403caa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403cae:	81a3      	strh	r3, [r4, #12]
  403cb0:	bd10      	pop	{r4, pc}
  403cb2:	bf00      	nop

00403cb4 <__swrite>:
  403cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403cb8:	4616      	mov	r6, r2
  403cba:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403cbe:	461f      	mov	r7, r3
  403cc0:	05d3      	lsls	r3, r2, #23
  403cc2:	460c      	mov	r4, r1
  403cc4:	4605      	mov	r5, r0
  403cc6:	d507      	bpl.n	403cd8 <__swrite+0x24>
  403cc8:	2200      	movs	r2, #0
  403cca:	2302      	movs	r3, #2
  403ccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403cd0:	f000 f9c4 	bl	40405c <_lseek_r>
  403cd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403cd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403cdc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403ce0:	81a2      	strh	r2, [r4, #12]
  403ce2:	463b      	mov	r3, r7
  403ce4:	4632      	mov	r2, r6
  403ce6:	4628      	mov	r0, r5
  403ce8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403cec:	f000 b8a4 	b.w	403e38 <_write_r>

00403cf0 <__sseek>:
  403cf0:	b510      	push	{r4, lr}
  403cf2:	460c      	mov	r4, r1
  403cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403cf8:	f000 f9b0 	bl	40405c <_lseek_r>
  403cfc:	89a3      	ldrh	r3, [r4, #12]
  403cfe:	1c42      	adds	r2, r0, #1
  403d00:	bf0e      	itee	eq
  403d02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403d06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403d0a:	6520      	strne	r0, [r4, #80]	; 0x50
  403d0c:	81a3      	strh	r3, [r4, #12]
  403d0e:	bd10      	pop	{r4, pc}

00403d10 <__sclose>:
  403d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d14:	f000 b908 	b.w	403f28 <_close_r>

00403d18 <__swbuf_r>:
  403d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403d1a:	460d      	mov	r5, r1
  403d1c:	4614      	mov	r4, r2
  403d1e:	4606      	mov	r6, r0
  403d20:	b110      	cbz	r0, 403d28 <__swbuf_r+0x10>
  403d22:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403d24:	2b00      	cmp	r3, #0
  403d26:	d04b      	beq.n	403dc0 <__swbuf_r+0xa8>
  403d28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d2c:	69a3      	ldr	r3, [r4, #24]
  403d2e:	60a3      	str	r3, [r4, #8]
  403d30:	b291      	uxth	r1, r2
  403d32:	0708      	lsls	r0, r1, #28
  403d34:	d539      	bpl.n	403daa <__swbuf_r+0x92>
  403d36:	6923      	ldr	r3, [r4, #16]
  403d38:	2b00      	cmp	r3, #0
  403d3a:	d036      	beq.n	403daa <__swbuf_r+0x92>
  403d3c:	b2ed      	uxtb	r5, r5
  403d3e:	0489      	lsls	r1, r1, #18
  403d40:	462f      	mov	r7, r5
  403d42:	d515      	bpl.n	403d70 <__swbuf_r+0x58>
  403d44:	6822      	ldr	r2, [r4, #0]
  403d46:	6961      	ldr	r1, [r4, #20]
  403d48:	1ad3      	subs	r3, r2, r3
  403d4a:	428b      	cmp	r3, r1
  403d4c:	da1c      	bge.n	403d88 <__swbuf_r+0x70>
  403d4e:	3301      	adds	r3, #1
  403d50:	68a1      	ldr	r1, [r4, #8]
  403d52:	1c50      	adds	r0, r2, #1
  403d54:	3901      	subs	r1, #1
  403d56:	60a1      	str	r1, [r4, #8]
  403d58:	6020      	str	r0, [r4, #0]
  403d5a:	7015      	strb	r5, [r2, #0]
  403d5c:	6962      	ldr	r2, [r4, #20]
  403d5e:	429a      	cmp	r2, r3
  403d60:	d01a      	beq.n	403d98 <__swbuf_r+0x80>
  403d62:	89a3      	ldrh	r3, [r4, #12]
  403d64:	07db      	lsls	r3, r3, #31
  403d66:	d501      	bpl.n	403d6c <__swbuf_r+0x54>
  403d68:	2d0a      	cmp	r5, #10
  403d6a:	d015      	beq.n	403d98 <__swbuf_r+0x80>
  403d6c:	4638      	mov	r0, r7
  403d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d70:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403d72:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403d76:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403d7a:	81a2      	strh	r2, [r4, #12]
  403d7c:	6822      	ldr	r2, [r4, #0]
  403d7e:	6661      	str	r1, [r4, #100]	; 0x64
  403d80:	6961      	ldr	r1, [r4, #20]
  403d82:	1ad3      	subs	r3, r2, r3
  403d84:	428b      	cmp	r3, r1
  403d86:	dbe2      	blt.n	403d4e <__swbuf_r+0x36>
  403d88:	4621      	mov	r1, r4
  403d8a:	4630      	mov	r0, r6
  403d8c:	f7fe fda4 	bl	4028d8 <_fflush_r>
  403d90:	b940      	cbnz	r0, 403da4 <__swbuf_r+0x8c>
  403d92:	6822      	ldr	r2, [r4, #0]
  403d94:	2301      	movs	r3, #1
  403d96:	e7db      	b.n	403d50 <__swbuf_r+0x38>
  403d98:	4621      	mov	r1, r4
  403d9a:	4630      	mov	r0, r6
  403d9c:	f7fe fd9c 	bl	4028d8 <_fflush_r>
  403da0:	2800      	cmp	r0, #0
  403da2:	d0e3      	beq.n	403d6c <__swbuf_r+0x54>
  403da4:	f04f 37ff 	mov.w	r7, #4294967295
  403da8:	e7e0      	b.n	403d6c <__swbuf_r+0x54>
  403daa:	4621      	mov	r1, r4
  403dac:	4630      	mov	r0, r6
  403dae:	f7fe fc7f 	bl	4026b0 <__swsetup_r>
  403db2:	2800      	cmp	r0, #0
  403db4:	d1f6      	bne.n	403da4 <__swbuf_r+0x8c>
  403db6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403dba:	6923      	ldr	r3, [r4, #16]
  403dbc:	b291      	uxth	r1, r2
  403dbe:	e7bd      	b.n	403d3c <__swbuf_r+0x24>
  403dc0:	f7fe fde2 	bl	402988 <__sinit>
  403dc4:	e7b0      	b.n	403d28 <__swbuf_r+0x10>
  403dc6:	bf00      	nop

00403dc8 <_wcrtomb_r>:
  403dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
  403dca:	4606      	mov	r6, r0
  403dcc:	b085      	sub	sp, #20
  403dce:	461f      	mov	r7, r3
  403dd0:	b189      	cbz	r1, 403df6 <_wcrtomb_r+0x2e>
  403dd2:	4c10      	ldr	r4, [pc, #64]	; (403e14 <_wcrtomb_r+0x4c>)
  403dd4:	4d10      	ldr	r5, [pc, #64]	; (403e18 <_wcrtomb_r+0x50>)
  403dd6:	6824      	ldr	r4, [r4, #0]
  403dd8:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403dda:	2c00      	cmp	r4, #0
  403ddc:	bf08      	it	eq
  403dde:	462c      	moveq	r4, r5
  403de0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403de4:	47a0      	blx	r4
  403de6:	1c43      	adds	r3, r0, #1
  403de8:	d103      	bne.n	403df2 <_wcrtomb_r+0x2a>
  403dea:	2200      	movs	r2, #0
  403dec:	238a      	movs	r3, #138	; 0x8a
  403dee:	603a      	str	r2, [r7, #0]
  403df0:	6033      	str	r3, [r6, #0]
  403df2:	b005      	add	sp, #20
  403df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403df6:	460c      	mov	r4, r1
  403df8:	4906      	ldr	r1, [pc, #24]	; (403e14 <_wcrtomb_r+0x4c>)
  403dfa:	4a07      	ldr	r2, [pc, #28]	; (403e18 <_wcrtomb_r+0x50>)
  403dfc:	6809      	ldr	r1, [r1, #0]
  403dfe:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403e00:	2900      	cmp	r1, #0
  403e02:	bf08      	it	eq
  403e04:	4611      	moveq	r1, r2
  403e06:	4622      	mov	r2, r4
  403e08:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403e0c:	a901      	add	r1, sp, #4
  403e0e:	47a0      	blx	r4
  403e10:	e7e9      	b.n	403de6 <_wcrtomb_r+0x1e>
  403e12:	bf00      	nop
  403e14:	20400020 	.word	0x20400020
  403e18:	20400454 	.word	0x20400454

00403e1c <__ascii_wctomb>:
  403e1c:	b121      	cbz	r1, 403e28 <__ascii_wctomb+0xc>
  403e1e:	2aff      	cmp	r2, #255	; 0xff
  403e20:	d804      	bhi.n	403e2c <__ascii_wctomb+0x10>
  403e22:	700a      	strb	r2, [r1, #0]
  403e24:	2001      	movs	r0, #1
  403e26:	4770      	bx	lr
  403e28:	4608      	mov	r0, r1
  403e2a:	4770      	bx	lr
  403e2c:	238a      	movs	r3, #138	; 0x8a
  403e2e:	6003      	str	r3, [r0, #0]
  403e30:	f04f 30ff 	mov.w	r0, #4294967295
  403e34:	4770      	bx	lr
  403e36:	bf00      	nop

00403e38 <_write_r>:
  403e38:	b570      	push	{r4, r5, r6, lr}
  403e3a:	460d      	mov	r5, r1
  403e3c:	4c08      	ldr	r4, [pc, #32]	; (403e60 <_write_r+0x28>)
  403e3e:	4611      	mov	r1, r2
  403e40:	4606      	mov	r6, r0
  403e42:	461a      	mov	r2, r3
  403e44:	4628      	mov	r0, r5
  403e46:	2300      	movs	r3, #0
  403e48:	6023      	str	r3, [r4, #0]
  403e4a:	f7fc fd1b 	bl	400884 <_write>
  403e4e:	1c43      	adds	r3, r0, #1
  403e50:	d000      	beq.n	403e54 <_write_r+0x1c>
  403e52:	bd70      	pop	{r4, r5, r6, pc}
  403e54:	6823      	ldr	r3, [r4, #0]
  403e56:	2b00      	cmp	r3, #0
  403e58:	d0fb      	beq.n	403e52 <_write_r+0x1a>
  403e5a:	6033      	str	r3, [r6, #0]
  403e5c:	bd70      	pop	{r4, r5, r6, pc}
  403e5e:	bf00      	nop
  403e60:	2043b4d4 	.word	0x2043b4d4

00403e64 <__register_exitproc>:
  403e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403e68:	4d2c      	ldr	r5, [pc, #176]	; (403f1c <__register_exitproc+0xb8>)
  403e6a:	4606      	mov	r6, r0
  403e6c:	6828      	ldr	r0, [r5, #0]
  403e6e:	4698      	mov	r8, r3
  403e70:	460f      	mov	r7, r1
  403e72:	4691      	mov	r9, r2
  403e74:	f7ff f948 	bl	403108 <__retarget_lock_acquire_recursive>
  403e78:	4b29      	ldr	r3, [pc, #164]	; (403f20 <__register_exitproc+0xbc>)
  403e7a:	681c      	ldr	r4, [r3, #0]
  403e7c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403e80:	2b00      	cmp	r3, #0
  403e82:	d03e      	beq.n	403f02 <__register_exitproc+0x9e>
  403e84:	685a      	ldr	r2, [r3, #4]
  403e86:	2a1f      	cmp	r2, #31
  403e88:	dc1c      	bgt.n	403ec4 <__register_exitproc+0x60>
  403e8a:	f102 0e01 	add.w	lr, r2, #1
  403e8e:	b176      	cbz	r6, 403eae <__register_exitproc+0x4a>
  403e90:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403e94:	2401      	movs	r4, #1
  403e96:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403e9a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403e9e:	4094      	lsls	r4, r2
  403ea0:	4320      	orrs	r0, r4
  403ea2:	2e02      	cmp	r6, #2
  403ea4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403ea8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403eac:	d023      	beq.n	403ef6 <__register_exitproc+0x92>
  403eae:	3202      	adds	r2, #2
  403eb0:	f8c3 e004 	str.w	lr, [r3, #4]
  403eb4:	6828      	ldr	r0, [r5, #0]
  403eb6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403eba:	f7ff f927 	bl	40310c <__retarget_lock_release_recursive>
  403ebe:	2000      	movs	r0, #0
  403ec0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ec4:	4b17      	ldr	r3, [pc, #92]	; (403f24 <__register_exitproc+0xc0>)
  403ec6:	b30b      	cbz	r3, 403f0c <__register_exitproc+0xa8>
  403ec8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403ecc:	f7ff f998 	bl	403200 <malloc>
  403ed0:	4603      	mov	r3, r0
  403ed2:	b1d8      	cbz	r0, 403f0c <__register_exitproc+0xa8>
  403ed4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403ed8:	6002      	str	r2, [r0, #0]
  403eda:	2100      	movs	r1, #0
  403edc:	6041      	str	r1, [r0, #4]
  403ede:	460a      	mov	r2, r1
  403ee0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403ee4:	f04f 0e01 	mov.w	lr, #1
  403ee8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403eec:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403ef0:	2e00      	cmp	r6, #0
  403ef2:	d0dc      	beq.n	403eae <__register_exitproc+0x4a>
  403ef4:	e7cc      	b.n	403e90 <__register_exitproc+0x2c>
  403ef6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403efa:	430c      	orrs	r4, r1
  403efc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403f00:	e7d5      	b.n	403eae <__register_exitproc+0x4a>
  403f02:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403f06:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403f0a:	e7bb      	b.n	403e84 <__register_exitproc+0x20>
  403f0c:	6828      	ldr	r0, [r5, #0]
  403f0e:	f7ff f8fd 	bl	40310c <__retarget_lock_release_recursive>
  403f12:	f04f 30ff 	mov.w	r0, #4294967295
  403f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403f1a:	bf00      	nop
  403f1c:	20400450 	.word	0x20400450
  403f20:	00404430 	.word	0x00404430
  403f24:	00403201 	.word	0x00403201

00403f28 <_close_r>:
  403f28:	b538      	push	{r3, r4, r5, lr}
  403f2a:	4c07      	ldr	r4, [pc, #28]	; (403f48 <_close_r+0x20>)
  403f2c:	2300      	movs	r3, #0
  403f2e:	4605      	mov	r5, r0
  403f30:	4608      	mov	r0, r1
  403f32:	6023      	str	r3, [r4, #0]
  403f34:	f7fd fa1a 	bl	40136c <_close>
  403f38:	1c43      	adds	r3, r0, #1
  403f3a:	d000      	beq.n	403f3e <_close_r+0x16>
  403f3c:	bd38      	pop	{r3, r4, r5, pc}
  403f3e:	6823      	ldr	r3, [r4, #0]
  403f40:	2b00      	cmp	r3, #0
  403f42:	d0fb      	beq.n	403f3c <_close_r+0x14>
  403f44:	602b      	str	r3, [r5, #0]
  403f46:	bd38      	pop	{r3, r4, r5, pc}
  403f48:	2043b4d4 	.word	0x2043b4d4

00403f4c <_fclose_r>:
  403f4c:	b570      	push	{r4, r5, r6, lr}
  403f4e:	b159      	cbz	r1, 403f68 <_fclose_r+0x1c>
  403f50:	4605      	mov	r5, r0
  403f52:	460c      	mov	r4, r1
  403f54:	b110      	cbz	r0, 403f5c <_fclose_r+0x10>
  403f56:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403f58:	2b00      	cmp	r3, #0
  403f5a:	d03c      	beq.n	403fd6 <_fclose_r+0x8a>
  403f5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403f5e:	07d8      	lsls	r0, r3, #31
  403f60:	d505      	bpl.n	403f6e <_fclose_r+0x22>
  403f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f66:	b92b      	cbnz	r3, 403f74 <_fclose_r+0x28>
  403f68:	2600      	movs	r6, #0
  403f6a:	4630      	mov	r0, r6
  403f6c:	bd70      	pop	{r4, r5, r6, pc}
  403f6e:	89a3      	ldrh	r3, [r4, #12]
  403f70:	0599      	lsls	r1, r3, #22
  403f72:	d53c      	bpl.n	403fee <_fclose_r+0xa2>
  403f74:	4621      	mov	r1, r4
  403f76:	4628      	mov	r0, r5
  403f78:	f7fe fc0e 	bl	402798 <__sflush_r>
  403f7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403f7e:	4606      	mov	r6, r0
  403f80:	b133      	cbz	r3, 403f90 <_fclose_r+0x44>
  403f82:	69e1      	ldr	r1, [r4, #28]
  403f84:	4628      	mov	r0, r5
  403f86:	4798      	blx	r3
  403f88:	2800      	cmp	r0, #0
  403f8a:	bfb8      	it	lt
  403f8c:	f04f 36ff 	movlt.w	r6, #4294967295
  403f90:	89a3      	ldrh	r3, [r4, #12]
  403f92:	061a      	lsls	r2, r3, #24
  403f94:	d422      	bmi.n	403fdc <_fclose_r+0x90>
  403f96:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403f98:	b141      	cbz	r1, 403fac <_fclose_r+0x60>
  403f9a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403f9e:	4299      	cmp	r1, r3
  403fa0:	d002      	beq.n	403fa8 <_fclose_r+0x5c>
  403fa2:	4628      	mov	r0, r5
  403fa4:	f7fe fe16 	bl	402bd4 <_free_r>
  403fa8:	2300      	movs	r3, #0
  403faa:	6323      	str	r3, [r4, #48]	; 0x30
  403fac:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403fae:	b121      	cbz	r1, 403fba <_fclose_r+0x6e>
  403fb0:	4628      	mov	r0, r5
  403fb2:	f7fe fe0f 	bl	402bd4 <_free_r>
  403fb6:	2300      	movs	r3, #0
  403fb8:	6463      	str	r3, [r4, #68]	; 0x44
  403fba:	f7fe fd11 	bl	4029e0 <__sfp_lock_acquire>
  403fbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403fc0:	2200      	movs	r2, #0
  403fc2:	07db      	lsls	r3, r3, #31
  403fc4:	81a2      	strh	r2, [r4, #12]
  403fc6:	d50e      	bpl.n	403fe6 <_fclose_r+0x9a>
  403fc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403fca:	f7ff f89b 	bl	403104 <__retarget_lock_close_recursive>
  403fce:	f7fe fd0d 	bl	4029ec <__sfp_lock_release>
  403fd2:	4630      	mov	r0, r6
  403fd4:	bd70      	pop	{r4, r5, r6, pc}
  403fd6:	f7fe fcd7 	bl	402988 <__sinit>
  403fda:	e7bf      	b.n	403f5c <_fclose_r+0x10>
  403fdc:	6921      	ldr	r1, [r4, #16]
  403fde:	4628      	mov	r0, r5
  403fe0:	f7fe fdf8 	bl	402bd4 <_free_r>
  403fe4:	e7d7      	b.n	403f96 <_fclose_r+0x4a>
  403fe6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403fe8:	f7ff f890 	bl	40310c <__retarget_lock_release_recursive>
  403fec:	e7ec      	b.n	403fc8 <_fclose_r+0x7c>
  403fee:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403ff0:	f7ff f88a 	bl	403108 <__retarget_lock_acquire_recursive>
  403ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ff8:	2b00      	cmp	r3, #0
  403ffa:	d1bb      	bne.n	403f74 <_fclose_r+0x28>
  403ffc:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403ffe:	f016 0601 	ands.w	r6, r6, #1
  404002:	d1b1      	bne.n	403f68 <_fclose_r+0x1c>
  404004:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404006:	f7ff f881 	bl	40310c <__retarget_lock_release_recursive>
  40400a:	4630      	mov	r0, r6
  40400c:	bd70      	pop	{r4, r5, r6, pc}
  40400e:	bf00      	nop

00404010 <_fstat_r>:
  404010:	b538      	push	{r3, r4, r5, lr}
  404012:	460b      	mov	r3, r1
  404014:	4c07      	ldr	r4, [pc, #28]	; (404034 <_fstat_r+0x24>)
  404016:	4605      	mov	r5, r0
  404018:	4611      	mov	r1, r2
  40401a:	4618      	mov	r0, r3
  40401c:	2300      	movs	r3, #0
  40401e:	6023      	str	r3, [r4, #0]
  404020:	f7fd f9a7 	bl	401372 <_fstat>
  404024:	1c43      	adds	r3, r0, #1
  404026:	d000      	beq.n	40402a <_fstat_r+0x1a>
  404028:	bd38      	pop	{r3, r4, r5, pc}
  40402a:	6823      	ldr	r3, [r4, #0]
  40402c:	2b00      	cmp	r3, #0
  40402e:	d0fb      	beq.n	404028 <_fstat_r+0x18>
  404030:	602b      	str	r3, [r5, #0]
  404032:	bd38      	pop	{r3, r4, r5, pc}
  404034:	2043b4d4 	.word	0x2043b4d4

00404038 <_isatty_r>:
  404038:	b538      	push	{r3, r4, r5, lr}
  40403a:	4c07      	ldr	r4, [pc, #28]	; (404058 <_isatty_r+0x20>)
  40403c:	2300      	movs	r3, #0
  40403e:	4605      	mov	r5, r0
  404040:	4608      	mov	r0, r1
  404042:	6023      	str	r3, [r4, #0]
  404044:	f7fd f99a 	bl	40137c <_isatty>
  404048:	1c43      	adds	r3, r0, #1
  40404a:	d000      	beq.n	40404e <_isatty_r+0x16>
  40404c:	bd38      	pop	{r3, r4, r5, pc}
  40404e:	6823      	ldr	r3, [r4, #0]
  404050:	2b00      	cmp	r3, #0
  404052:	d0fb      	beq.n	40404c <_isatty_r+0x14>
  404054:	602b      	str	r3, [r5, #0]
  404056:	bd38      	pop	{r3, r4, r5, pc}
  404058:	2043b4d4 	.word	0x2043b4d4

0040405c <_lseek_r>:
  40405c:	b570      	push	{r4, r5, r6, lr}
  40405e:	460d      	mov	r5, r1
  404060:	4c08      	ldr	r4, [pc, #32]	; (404084 <_lseek_r+0x28>)
  404062:	4611      	mov	r1, r2
  404064:	4606      	mov	r6, r0
  404066:	461a      	mov	r2, r3
  404068:	4628      	mov	r0, r5
  40406a:	2300      	movs	r3, #0
  40406c:	6023      	str	r3, [r4, #0]
  40406e:	f7fd f987 	bl	401380 <_lseek>
  404072:	1c43      	adds	r3, r0, #1
  404074:	d000      	beq.n	404078 <_lseek_r+0x1c>
  404076:	bd70      	pop	{r4, r5, r6, pc}
  404078:	6823      	ldr	r3, [r4, #0]
  40407a:	2b00      	cmp	r3, #0
  40407c:	d0fb      	beq.n	404076 <_lseek_r+0x1a>
  40407e:	6033      	str	r3, [r6, #0]
  404080:	bd70      	pop	{r4, r5, r6, pc}
  404082:	bf00      	nop
  404084:	2043b4d4 	.word	0x2043b4d4

00404088 <_read_r>:
  404088:	b570      	push	{r4, r5, r6, lr}
  40408a:	460d      	mov	r5, r1
  40408c:	4c08      	ldr	r4, [pc, #32]	; (4040b0 <_read_r+0x28>)
  40408e:	4611      	mov	r1, r2
  404090:	4606      	mov	r6, r0
  404092:	461a      	mov	r2, r3
  404094:	4628      	mov	r0, r5
  404096:	2300      	movs	r3, #0
  404098:	6023      	str	r3, [r4, #0]
  40409a:	f7fc fbd5 	bl	400848 <_read>
  40409e:	1c43      	adds	r3, r0, #1
  4040a0:	d000      	beq.n	4040a4 <_read_r+0x1c>
  4040a2:	bd70      	pop	{r4, r5, r6, pc}
  4040a4:	6823      	ldr	r3, [r4, #0]
  4040a6:	2b00      	cmp	r3, #0
  4040a8:	d0fb      	beq.n	4040a2 <_read_r+0x1a>
  4040aa:	6033      	str	r3, [r6, #0]
  4040ac:	bd70      	pop	{r4, r5, r6, pc}
  4040ae:	bf00      	nop
  4040b0:	2043b4d4 	.word	0x2043b4d4

004040b4 <__aeabi_uldivmod>:
  4040b4:	b953      	cbnz	r3, 4040cc <__aeabi_uldivmod+0x18>
  4040b6:	b94a      	cbnz	r2, 4040cc <__aeabi_uldivmod+0x18>
  4040b8:	2900      	cmp	r1, #0
  4040ba:	bf08      	it	eq
  4040bc:	2800      	cmpeq	r0, #0
  4040be:	bf1c      	itt	ne
  4040c0:	f04f 31ff 	movne.w	r1, #4294967295
  4040c4:	f04f 30ff 	movne.w	r0, #4294967295
  4040c8:	f000 b97a 	b.w	4043c0 <__aeabi_idiv0>
  4040cc:	f1ad 0c08 	sub.w	ip, sp, #8
  4040d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4040d4:	f000 f806 	bl	4040e4 <__udivmoddi4>
  4040d8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4040dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4040e0:	b004      	add	sp, #16
  4040e2:	4770      	bx	lr

004040e4 <__udivmoddi4>:
  4040e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4040e8:	468c      	mov	ip, r1
  4040ea:	460d      	mov	r5, r1
  4040ec:	4604      	mov	r4, r0
  4040ee:	9e08      	ldr	r6, [sp, #32]
  4040f0:	2b00      	cmp	r3, #0
  4040f2:	d151      	bne.n	404198 <__udivmoddi4+0xb4>
  4040f4:	428a      	cmp	r2, r1
  4040f6:	4617      	mov	r7, r2
  4040f8:	d96d      	bls.n	4041d6 <__udivmoddi4+0xf2>
  4040fa:	fab2 fe82 	clz	lr, r2
  4040fe:	f1be 0f00 	cmp.w	lr, #0
  404102:	d00b      	beq.n	40411c <__udivmoddi4+0x38>
  404104:	f1ce 0c20 	rsb	ip, lr, #32
  404108:	fa01 f50e 	lsl.w	r5, r1, lr
  40410c:	fa20 fc0c 	lsr.w	ip, r0, ip
  404110:	fa02 f70e 	lsl.w	r7, r2, lr
  404114:	ea4c 0c05 	orr.w	ip, ip, r5
  404118:	fa00 f40e 	lsl.w	r4, r0, lr
  40411c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404120:	0c25      	lsrs	r5, r4, #16
  404122:	fbbc f8fa 	udiv	r8, ip, sl
  404126:	fa1f f987 	uxth.w	r9, r7
  40412a:	fb0a cc18 	mls	ip, sl, r8, ip
  40412e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404132:	fb08 f309 	mul.w	r3, r8, r9
  404136:	42ab      	cmp	r3, r5
  404138:	d90a      	bls.n	404150 <__udivmoddi4+0x6c>
  40413a:	19ed      	adds	r5, r5, r7
  40413c:	f108 32ff 	add.w	r2, r8, #4294967295
  404140:	f080 8123 	bcs.w	40438a <__udivmoddi4+0x2a6>
  404144:	42ab      	cmp	r3, r5
  404146:	f240 8120 	bls.w	40438a <__udivmoddi4+0x2a6>
  40414a:	f1a8 0802 	sub.w	r8, r8, #2
  40414e:	443d      	add	r5, r7
  404150:	1aed      	subs	r5, r5, r3
  404152:	b2a4      	uxth	r4, r4
  404154:	fbb5 f0fa 	udiv	r0, r5, sl
  404158:	fb0a 5510 	mls	r5, sl, r0, r5
  40415c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404160:	fb00 f909 	mul.w	r9, r0, r9
  404164:	45a1      	cmp	r9, r4
  404166:	d909      	bls.n	40417c <__udivmoddi4+0x98>
  404168:	19e4      	adds	r4, r4, r7
  40416a:	f100 33ff 	add.w	r3, r0, #4294967295
  40416e:	f080 810a 	bcs.w	404386 <__udivmoddi4+0x2a2>
  404172:	45a1      	cmp	r9, r4
  404174:	f240 8107 	bls.w	404386 <__udivmoddi4+0x2a2>
  404178:	3802      	subs	r0, #2
  40417a:	443c      	add	r4, r7
  40417c:	eba4 0409 	sub.w	r4, r4, r9
  404180:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404184:	2100      	movs	r1, #0
  404186:	2e00      	cmp	r6, #0
  404188:	d061      	beq.n	40424e <__udivmoddi4+0x16a>
  40418a:	fa24 f40e 	lsr.w	r4, r4, lr
  40418e:	2300      	movs	r3, #0
  404190:	6034      	str	r4, [r6, #0]
  404192:	6073      	str	r3, [r6, #4]
  404194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404198:	428b      	cmp	r3, r1
  40419a:	d907      	bls.n	4041ac <__udivmoddi4+0xc8>
  40419c:	2e00      	cmp	r6, #0
  40419e:	d054      	beq.n	40424a <__udivmoddi4+0x166>
  4041a0:	2100      	movs	r1, #0
  4041a2:	e886 0021 	stmia.w	r6, {r0, r5}
  4041a6:	4608      	mov	r0, r1
  4041a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041ac:	fab3 f183 	clz	r1, r3
  4041b0:	2900      	cmp	r1, #0
  4041b2:	f040 808e 	bne.w	4042d2 <__udivmoddi4+0x1ee>
  4041b6:	42ab      	cmp	r3, r5
  4041b8:	d302      	bcc.n	4041c0 <__udivmoddi4+0xdc>
  4041ba:	4282      	cmp	r2, r0
  4041bc:	f200 80fa 	bhi.w	4043b4 <__udivmoddi4+0x2d0>
  4041c0:	1a84      	subs	r4, r0, r2
  4041c2:	eb65 0503 	sbc.w	r5, r5, r3
  4041c6:	2001      	movs	r0, #1
  4041c8:	46ac      	mov	ip, r5
  4041ca:	2e00      	cmp	r6, #0
  4041cc:	d03f      	beq.n	40424e <__udivmoddi4+0x16a>
  4041ce:	e886 1010 	stmia.w	r6, {r4, ip}
  4041d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041d6:	b912      	cbnz	r2, 4041de <__udivmoddi4+0xfa>
  4041d8:	2701      	movs	r7, #1
  4041da:	fbb7 f7f2 	udiv	r7, r7, r2
  4041de:	fab7 fe87 	clz	lr, r7
  4041e2:	f1be 0f00 	cmp.w	lr, #0
  4041e6:	d134      	bne.n	404252 <__udivmoddi4+0x16e>
  4041e8:	1beb      	subs	r3, r5, r7
  4041ea:	0c3a      	lsrs	r2, r7, #16
  4041ec:	fa1f fc87 	uxth.w	ip, r7
  4041f0:	2101      	movs	r1, #1
  4041f2:	fbb3 f8f2 	udiv	r8, r3, r2
  4041f6:	0c25      	lsrs	r5, r4, #16
  4041f8:	fb02 3318 	mls	r3, r2, r8, r3
  4041fc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404200:	fb0c f308 	mul.w	r3, ip, r8
  404204:	42ab      	cmp	r3, r5
  404206:	d907      	bls.n	404218 <__udivmoddi4+0x134>
  404208:	19ed      	adds	r5, r5, r7
  40420a:	f108 30ff 	add.w	r0, r8, #4294967295
  40420e:	d202      	bcs.n	404216 <__udivmoddi4+0x132>
  404210:	42ab      	cmp	r3, r5
  404212:	f200 80d1 	bhi.w	4043b8 <__udivmoddi4+0x2d4>
  404216:	4680      	mov	r8, r0
  404218:	1aed      	subs	r5, r5, r3
  40421a:	b2a3      	uxth	r3, r4
  40421c:	fbb5 f0f2 	udiv	r0, r5, r2
  404220:	fb02 5510 	mls	r5, r2, r0, r5
  404224:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  404228:	fb0c fc00 	mul.w	ip, ip, r0
  40422c:	45a4      	cmp	ip, r4
  40422e:	d907      	bls.n	404240 <__udivmoddi4+0x15c>
  404230:	19e4      	adds	r4, r4, r7
  404232:	f100 33ff 	add.w	r3, r0, #4294967295
  404236:	d202      	bcs.n	40423e <__udivmoddi4+0x15a>
  404238:	45a4      	cmp	ip, r4
  40423a:	f200 80b8 	bhi.w	4043ae <__udivmoddi4+0x2ca>
  40423e:	4618      	mov	r0, r3
  404240:	eba4 040c 	sub.w	r4, r4, ip
  404244:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404248:	e79d      	b.n	404186 <__udivmoddi4+0xa2>
  40424a:	4631      	mov	r1, r6
  40424c:	4630      	mov	r0, r6
  40424e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404252:	f1ce 0420 	rsb	r4, lr, #32
  404256:	fa05 f30e 	lsl.w	r3, r5, lr
  40425a:	fa07 f70e 	lsl.w	r7, r7, lr
  40425e:	fa20 f804 	lsr.w	r8, r0, r4
  404262:	0c3a      	lsrs	r2, r7, #16
  404264:	fa25 f404 	lsr.w	r4, r5, r4
  404268:	ea48 0803 	orr.w	r8, r8, r3
  40426c:	fbb4 f1f2 	udiv	r1, r4, r2
  404270:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404274:	fb02 4411 	mls	r4, r2, r1, r4
  404278:	fa1f fc87 	uxth.w	ip, r7
  40427c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404280:	fb01 f30c 	mul.w	r3, r1, ip
  404284:	42ab      	cmp	r3, r5
  404286:	fa00 f40e 	lsl.w	r4, r0, lr
  40428a:	d909      	bls.n	4042a0 <__udivmoddi4+0x1bc>
  40428c:	19ed      	adds	r5, r5, r7
  40428e:	f101 30ff 	add.w	r0, r1, #4294967295
  404292:	f080 808a 	bcs.w	4043aa <__udivmoddi4+0x2c6>
  404296:	42ab      	cmp	r3, r5
  404298:	f240 8087 	bls.w	4043aa <__udivmoddi4+0x2c6>
  40429c:	3902      	subs	r1, #2
  40429e:	443d      	add	r5, r7
  4042a0:	1aeb      	subs	r3, r5, r3
  4042a2:	fa1f f588 	uxth.w	r5, r8
  4042a6:	fbb3 f0f2 	udiv	r0, r3, r2
  4042aa:	fb02 3310 	mls	r3, r2, r0, r3
  4042ae:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4042b2:	fb00 f30c 	mul.w	r3, r0, ip
  4042b6:	42ab      	cmp	r3, r5
  4042b8:	d907      	bls.n	4042ca <__udivmoddi4+0x1e6>
  4042ba:	19ed      	adds	r5, r5, r7
  4042bc:	f100 38ff 	add.w	r8, r0, #4294967295
  4042c0:	d26f      	bcs.n	4043a2 <__udivmoddi4+0x2be>
  4042c2:	42ab      	cmp	r3, r5
  4042c4:	d96d      	bls.n	4043a2 <__udivmoddi4+0x2be>
  4042c6:	3802      	subs	r0, #2
  4042c8:	443d      	add	r5, r7
  4042ca:	1aeb      	subs	r3, r5, r3
  4042cc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4042d0:	e78f      	b.n	4041f2 <__udivmoddi4+0x10e>
  4042d2:	f1c1 0720 	rsb	r7, r1, #32
  4042d6:	fa22 f807 	lsr.w	r8, r2, r7
  4042da:	408b      	lsls	r3, r1
  4042dc:	fa05 f401 	lsl.w	r4, r5, r1
  4042e0:	ea48 0303 	orr.w	r3, r8, r3
  4042e4:	fa20 fe07 	lsr.w	lr, r0, r7
  4042e8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4042ec:	40fd      	lsrs	r5, r7
  4042ee:	ea4e 0e04 	orr.w	lr, lr, r4
  4042f2:	fbb5 f9fc 	udiv	r9, r5, ip
  4042f6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4042fa:	fb0c 5519 	mls	r5, ip, r9, r5
  4042fe:	fa1f f883 	uxth.w	r8, r3
  404302:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  404306:	fb09 f408 	mul.w	r4, r9, r8
  40430a:	42ac      	cmp	r4, r5
  40430c:	fa02 f201 	lsl.w	r2, r2, r1
  404310:	fa00 fa01 	lsl.w	sl, r0, r1
  404314:	d908      	bls.n	404328 <__udivmoddi4+0x244>
  404316:	18ed      	adds	r5, r5, r3
  404318:	f109 30ff 	add.w	r0, r9, #4294967295
  40431c:	d243      	bcs.n	4043a6 <__udivmoddi4+0x2c2>
  40431e:	42ac      	cmp	r4, r5
  404320:	d941      	bls.n	4043a6 <__udivmoddi4+0x2c2>
  404322:	f1a9 0902 	sub.w	r9, r9, #2
  404326:	441d      	add	r5, r3
  404328:	1b2d      	subs	r5, r5, r4
  40432a:	fa1f fe8e 	uxth.w	lr, lr
  40432e:	fbb5 f0fc 	udiv	r0, r5, ip
  404332:	fb0c 5510 	mls	r5, ip, r0, r5
  404336:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40433a:	fb00 f808 	mul.w	r8, r0, r8
  40433e:	45a0      	cmp	r8, r4
  404340:	d907      	bls.n	404352 <__udivmoddi4+0x26e>
  404342:	18e4      	adds	r4, r4, r3
  404344:	f100 35ff 	add.w	r5, r0, #4294967295
  404348:	d229      	bcs.n	40439e <__udivmoddi4+0x2ba>
  40434a:	45a0      	cmp	r8, r4
  40434c:	d927      	bls.n	40439e <__udivmoddi4+0x2ba>
  40434e:	3802      	subs	r0, #2
  404350:	441c      	add	r4, r3
  404352:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  404356:	eba4 0408 	sub.w	r4, r4, r8
  40435a:	fba0 8902 	umull	r8, r9, r0, r2
  40435e:	454c      	cmp	r4, r9
  404360:	46c6      	mov	lr, r8
  404362:	464d      	mov	r5, r9
  404364:	d315      	bcc.n	404392 <__udivmoddi4+0x2ae>
  404366:	d012      	beq.n	40438e <__udivmoddi4+0x2aa>
  404368:	b156      	cbz	r6, 404380 <__udivmoddi4+0x29c>
  40436a:	ebba 030e 	subs.w	r3, sl, lr
  40436e:	eb64 0405 	sbc.w	r4, r4, r5
  404372:	fa04 f707 	lsl.w	r7, r4, r7
  404376:	40cb      	lsrs	r3, r1
  404378:	431f      	orrs	r7, r3
  40437a:	40cc      	lsrs	r4, r1
  40437c:	6037      	str	r7, [r6, #0]
  40437e:	6074      	str	r4, [r6, #4]
  404380:	2100      	movs	r1, #0
  404382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404386:	4618      	mov	r0, r3
  404388:	e6f8      	b.n	40417c <__udivmoddi4+0x98>
  40438a:	4690      	mov	r8, r2
  40438c:	e6e0      	b.n	404150 <__udivmoddi4+0x6c>
  40438e:	45c2      	cmp	sl, r8
  404390:	d2ea      	bcs.n	404368 <__udivmoddi4+0x284>
  404392:	ebb8 0e02 	subs.w	lr, r8, r2
  404396:	eb69 0503 	sbc.w	r5, r9, r3
  40439a:	3801      	subs	r0, #1
  40439c:	e7e4      	b.n	404368 <__udivmoddi4+0x284>
  40439e:	4628      	mov	r0, r5
  4043a0:	e7d7      	b.n	404352 <__udivmoddi4+0x26e>
  4043a2:	4640      	mov	r0, r8
  4043a4:	e791      	b.n	4042ca <__udivmoddi4+0x1e6>
  4043a6:	4681      	mov	r9, r0
  4043a8:	e7be      	b.n	404328 <__udivmoddi4+0x244>
  4043aa:	4601      	mov	r1, r0
  4043ac:	e778      	b.n	4042a0 <__udivmoddi4+0x1bc>
  4043ae:	3802      	subs	r0, #2
  4043b0:	443c      	add	r4, r7
  4043b2:	e745      	b.n	404240 <__udivmoddi4+0x15c>
  4043b4:	4608      	mov	r0, r1
  4043b6:	e708      	b.n	4041ca <__udivmoddi4+0xe6>
  4043b8:	f1a8 0802 	sub.w	r8, r8, #2
  4043bc:	443d      	add	r5, r7
  4043be:	e72b      	b.n	404218 <__udivmoddi4+0x134>

004043c0 <__aeabi_idiv0>:
  4043c0:	4770      	bx	lr
  4043c2:	bf00      	nop
  4043c4:	616b616b 	.word	0x616b616b
  4043c8:	0a20616b 	.word	0x0a20616b
  4043cc:	00000000 	.word	0x00000000
  4043d0:	41202d2d 	.word	0x41202d2d
  4043d4:	20434546 	.word	0x20434546
  4043d8:	706d6554 	.word	0x706d6554
  4043dc:	74617265 	.word	0x74617265
  4043e0:	20657275 	.word	0x20657275
  4043e4:	736e6553 	.word	0x736e6553
  4043e8:	4520726f 	.word	0x4520726f
  4043ec:	706d6178 	.word	0x706d6178
  4043f0:	2d20656c 	.word	0x2d20656c
  4043f4:	2d0a0d2d 	.word	0x2d0a0d2d
  4043f8:	4153202d 	.word	0x4153202d
  4043fc:	3037454d 	.word	0x3037454d
  404400:	4c50582d 	.word	0x4c50582d
  404404:	2d2d2044 	.word	0x2d2d2044
  404408:	2d2d0a0d 	.word	0x2d2d0a0d
  40440c:	6d6f4320 	.word	0x6d6f4320
  404410:	656c6970 	.word	0x656c6970
  404414:	4d203a64 	.word	0x4d203a64
  404418:	32207961 	.word	0x32207961
  40441c:	30322035 	.word	0x30322035
  404420:	31203831 	.word	0x31203831
  404424:	38323a36 	.word	0x38323a36
  404428:	2030343a 	.word	0x2030343a
  40442c:	000d2d2d 	.word	0x000d2d2d

00404430 <_global_impure_ptr>:
  404430:	20400028 0000000a 33323130 37363534     (.@ ....01234567
  404440:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  404450:	37363534 62613938 66656463 00000000     456789abcdef....
  404460:	6c756e28 0000296c                       (null)..

00404468 <blanks.7217>:
  404468:	20202020 20202020 20202020 20202020                     

00404478 <zeroes.7218>:
  404478:	30303030 30303030 30303030 30303030     0000000000000000
  404488:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404498 <_ctype_>:
  404498:	20202000 20202020 28282020 20282828     .         ((((( 
  4044a8:	20202020 20202020 20202020 20202020                     
  4044b8:	10108820 10101010 10101010 10101010      ...............
  4044c8:	04040410 04040404 10040404 10101010     ................
  4044d8:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4044e8:	01010101 01010101 01010101 10101010     ................
  4044f8:	42421010 42424242 02020202 02020202     ..BBBBBB........
  404508:	02020202 02020202 02020202 10101010     ................
  404518:	00000020 00000000 00000000 00000000      ...............
	...

0040459c <_init>:
  40459c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40459e:	bf00      	nop
  4045a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4045a2:	bc08      	pop	{r3}
  4045a4:	469e      	mov	lr, r3
  4045a6:	4770      	bx	lr

004045a8 <__init_array_start>:
  4045a8:	00402779 	.word	0x00402779

004045ac <__frame_dummy_init_array_entry>:
  4045ac:	00400165                                e.@.

004045b0 <_fini>:
  4045b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4045b2:	bf00      	nop
  4045b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4045b6:	bc08      	pop	{r3}
  4045b8:	469e      	mov	lr, r3
  4045ba:	4770      	bx	lr

004045bc <__fini_array_start>:
  4045bc:	00400141 	.word	0x00400141
