$date
	Sun Aug 20 20:46:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module traffic_light_tb $end
$var wire 1 ! yellow $end
$var wire 1 " red $end
$var wire 1 # green $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & reset_n $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset_n $end
$var wire 1 ! yellow $end
$var wire 5 ' timer [4:0] $end
$var wire 2 ( state [1:0] $end
$var wire 1 " red $end
$var wire 1 # green $end
$scope module controller $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset_n $end
$var wire 5 ) timer [4:0] $end
$var wire 2 * state [1:0] $end
$var reg 2 + state_reg [1:0] $end
$var reg 5 , timer_reg [4:0] $end
$upscope $end
$scope module state_machine $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset_n $end
$var wire 2 - state [1:0] $end
$var wire 5 . timer [4:0] $end
$var wire 1 ! yellow $end
$var wire 1 " red $end
$var wire 1 # green $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
0%
x$
0#
1"
0!
$end
#10
1&
#20
1%
#52
0%
#72
1%
#79
0%
#89
1%
#229
