$date
	Mon Jun  2 14:54:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplier_tb $end
$var wire 8 ! product [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 8 & product [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1100 &
b100 %
b11 $
b100 #
b11 "
b1100 !
$end
#10
b1001 #
b1001 %
b1010001 !
b1010001 &
b1001 "
b1001 $
#20
