/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2020 Keith & Koep GmbH
 *
 * This file works as abstraction layer between different Trizeps modules.
 * It is based on imx8mm-pinfuncs.h
 * 
 */

#ifndef __DTS_TRIZEPS8PLUS_PINFUNC_H
#define __DTS_TRIZEPS8PLUS_PINFUNC_H

#define KK_RSRVD_IN	            (1 << 0)
#define KK_RSRVD_OUT            (0 << 0)
#define KK_RSRVD_CHANGEABLE     (1 << 6)
#define KK_RSRVD_OUT_LO		    ((0 << 1) | KK_RSRVD_OUT)
#define KK_RSRVD_OUT_HI		    ((1 << 1) | KK_RSRVD_OUT)
#define KK_RSRVD_REQUEST(_idx)	((1 << 8) | ((_idx) << 16))
#define KK_RSRVD_EXPORT			(1 << 5)					// @+15.05.2017 S&B HL

#define PAD_GPIO_PU  (MX8MP_IOMUXC_PULLUP_ENABLE|MX8MP_IOMUXC_HYS|MX8MP_IOMUXC_SLOW|MX8MM_IOMUXC_DRIVE(6))
#define PAD_GPIO_PD  (MX8MP_IOMUXC_PULLDOWN_ENABLE|MX8MP_IOMUXC_HYS|MX8MP_IOMUXC_SLOW|MX8MP_IOMUXC_DRIVE(6))
#define PAD_GPIO_HYS (MX8MP_IOMUXC_HYS|MX8MP_IOMUXC_SLOW|MX8MP_IOMUXC_DRIVE(6))
#define PAD_GPIO     (MX8MP_IOMUXC_FAST|MX8MP_IOMUXC_DRIVE(6))
#define PAD_GPIO_OD  (MX8MP_IOMUXC_PULLUP_ENABLE|MX8MP_IOMUXC_HYS|MX8MP_IOMUXC_OPEN_DRAIN|MX8MP_IOMUXC_SLOW|MX8MP_IOMUXC_DRIVE(6))

/*
 * The pin function ID is a tuple of
 * <mux_reg conf_reg input_reg mux_mode input_val>
 */
#define SPIN98_GPIO1_IO00                          0x014 0x274 0x000 0x0 0x0
#define SPIN98_GPIO                                0x014 0x274 0x000 0x0 0x0
#define spin98_gpio  &gpio1 0
#define SPIN98_CCM_ENET_PHY_REF_CLK_ROOT           0x014 0x274 0x000 0x1 0x0
#define SPIN98_ISP_FL_TRIG_0                       0x014 0x274 0x5D4 0x3 0x0
#define SPIN98_ANAMIX_REF_CLK_32K                  0x014 0x274 0x000 0x5 0x0
#define SPIN98_CCM_EXT_CLK1                        0x014 0x274 0x000 0x6 0x0
#define SPIN77_GPIO1_IO01                          0x018 0x278 0x000 0x0 0x0
#define SPIN77_GPIO                                0x018 0x278 0x000 0x0 0x0
#define spin77_gpio   &gpio1 1
#define SPIN77_PWM1_OUT                            0x018 0x278 0x000 0x1 0x0
#define SPIN77_ISP_SHUTTER_TRIG_0                  0x018 0x278 0x5DC 0x3 0x0
#define SPIN77_ANAMIX_REF_CLK_24M                  0x018 0x278 0x000 0x5 0x0
#define SPIN77_CCM_EXT_CLK2                        0x018 0x278 0x000 0x6 0x0
#define WDOGRESET_GPIO1_IO02                          0x01C 0x27C 0x000 0x0 0x0
#define WDOGRESET_WDOG1_WDOG_B                        0x01C 0x27C 0x000 0x1 0x0
#define WDOGRESET_ISP_FLASH_TRIG_0                    0x01C 0x27C 0x000 0x3 0x0
#define WDOGRESET_WDOG1_WDOG_ANY                      0x01C 0x27C 0x000 0x5 0x0
#define WDOGRESET_SJC_DE_B                            0x01C 0x27C 0x000 0x7 0x0
#define SD1_VSEL_GPIO1_IO03                          0x020 0x280 0x000 0x0 0x0
#define SD1_VSEL_USDHC1_VSELECT                      0x020 0x280 0x000 0x1 0x0
#define SD1_VSEL_ISP_PRELIGHT_TRIG_0                 0x020 0x280 0x000 0x3 0x0
#define SD1_VSEL_SDMA1_EXT_EVENT00                   0x020 0x280 0x000 0x5 0x0
#define SD2_VSEL_GPIO1_IO04                          0x024 0x284 0x000 0x0 0x0
#define SD2_VSEL_USDHC2_VSELECT                      0x024 0x284 0x000 0x1 0x0
#define SD2_VSEL_ISP_SHUTTER_OPEN_0                  0x024 0x284 0x000 0x3 0x0
#define SD2_VSEL_SDMA1_EXT_EVENT01                   0x024 0x284 0x000 0x5 0x0
#define SPIN100_GPIO1_IO05                          0x028 0x288 0x000 0x0 0x0
#define SPIN100_GPIO                                0x028 0x288 0x000 0x0 0x0
#define spin100_gpio   &gpio1 5
#define SPIN100_M7_NMI                              0x028 0x288 0x000 0x1 0x0
#define SPIN100_ISP_FL_TRIG_1                       0x028 0x288 0x5D8 0x3 0x0
#define SPIN100_CCM_PMIC_READY                      0x028 0x288 0x554 0x5 0x0
#define SPIN125_GPIO1_IO06                          0x02C 0x28C 0x000 0x0 0x0
#define SPIN125_GPIO                                0x02C 0x28C 0x000 0x0 0x0
#define spin125_gpio   &gpio1 6
#define SPIN125_ENET_QOS_MDC                        0x02C 0x28C 0x000 0x1 0x0
#define SPIN125_ISP_SHUTTER_TRIG_1                  0x02C 0x28C 0x5E0 0x3 0x0
#define SPIN125_USDHC1_CD_B                         0x02C 0x28C 0x000 0x5 0x0
#define SPIN125_CCM_EXT_CLK3                        0x02C 0x28C 0x000 0x6 0x0
#define SPIN43_GPIO1_IO07                          0x030 0x290 0x000 0x0 0x0
#define SPIN43_GPIO                                0x030 0x290 0x000 0x0 0x0
#define spin43_gpio   &gpio1 7
#define SPIN43_ENET_QOS_MDIO                       0x030 0x290 0x590 0x1 0x0
#define SPIN43_ISP_FLASH_TRIG_1                    0x030 0x290 0x000 0x3 0x0
#define SPIN43_USDHC1_WP                           0x030 0x290 0x000 0x5 0x0
#define SPIN43_CCM_EXT_CLK4                        0x030 0x290 0x000 0x6 0x0
#define SPIN102_GPIO1_IO08                          0x034 0x294 0x000 0x0 0x0
#define SPIN102_GPIO                                0x034 0x294 0x000 0x0 0x0
#define spin102_gpio   &gpio1 8
#define SPIN102_ENET_QOS_1588_EVENT0_IN             0x034 0x294 0x000 0x1 0x0
#define SPIN102_PWM1_OUT                            0x034 0x294 0x000 0x2 0x0
#define SPIN102_ISP_PRELIGHT_TRIG_1                 0x034 0x294 0x000 0x3 0x0
#define SPIN102_ENET_QOS_1588_EVENT0_AUX_IN         0x034 0x294 0x000 0x4 0x0
#define SPIN102_USDHC2_RESET_B                      0x034 0x294 0x000 0x5 0x0
#define ENET_RESET_GPIO1_IO09                          0x038 0x298 0x000 0x0 0x0
#define ENET_RESET_GPIO                                0x038 0x298 0x000 0x0 0x0
#define enet_reset_gpio   &gpio1 9
#define ENET_RESET_ENET_QOS_1588_EVENT0_OUT            0x038 0x298 0x000 0x1 0x0
#define ENET_RESET_PWM2_OUT                            0x038 0x298 0x000 0x2 0x0
#define ENET_RESET_ISP_SHUTTER_OPEN_1                  0x038 0x298 0x000 0x3 0x0
#define ENET_RESET_USDHC3_RESET_B                      0x038 0x298 0x000 0x4 0x0
#define ENET_RESET_SDMA2_EXT_EVENT00                   0x038 0x298 0x000 0x5 0x0
#define MCU_INT_GPIO1_IO10                          0x03C 0x29C 0x000 0x0 0x0
#define MCU_INT_GPIO                                0x03C 0x29C 0x000 0x0 0x0
#define mcu_int_gpio    &gpio1 10
#define MCU_INT_USB1_ID                             0x03C 0x29C 0x000 0x1 0x0
#define MCU_INT_PWM3_OUT                            0x03C 0x29C 0x000 0x2 0x0
#define SPIN104__GPIO1_IO11                          0x040 0x2A0 0x000 0x0 0x0
#define SPIN104__GPIO                                0x040 0x2A0 0x000 0x0 0x0
#define spin104_gpio   &gpio1 11
#define SPIN104__USB2_ID                             0x040 0x2A0 0x000 0x1 0x0
#define SPIN104__PWM2_OUT                            0x040 0x2A0 0x000 0x2 0x0
#define SPIN104__USDHC3_VSELECT                      0x040 0x2A0 0x000 0x4 0x0
#define SPIN104__CCM_PMIC_READY                      0x040 0x2A0 0x554 0x5 0x1
#define SPIN127_GPIO1_IO12                          0x044 0x2A4 0x000 0x0 0x0
#define SPIN127_GPIO                                0x044 0x2A4 0x000 0x0 0x0
#define spin127_gpio   &gpio1 12
#define SPIN127_USB1_PWR                            0x044 0x2A4 0x000 0x1 0x0
#define SPIN127_SDMA2_EXT_EVENT01                   0x044 0x2A4 0x000 0x5 0x0
#define SPIN133_GPIO1_IO13                          0x048 0x2A8 0x000 0x0 0x0
#define SPIN133_GPIO                                0x048 0x2A8 0x000 0x0 0x0
#define spin133_gpio   &gpio1 13
#define SPIN133_USB1_OC                             0x048 0x2A8 0x000 0x1 0x0
#define SPIN133_PWM2_OUT                            0x048 0x2A8 0x000 0x5 0x0
#define SPIN129_GPIO1_IO14                          0x04C 0x2AC 0x000 0x0 0x0
#define SPIN129_GPIO                                0x04C 0x2AC 0x000 0x0 0x0
#define spin129_gpio   &gpio1 14
#define SPIN129_USB2_PWR                            0x04C 0x2AC 0x000 0x1 0x0
#define SPIN129_USDHC3_CD_B                         0x04C 0x2AC 0x608 0x4 0x0
#define SPIN129_PWM3_OUT                            0x04C 0x2AC 0x000 0x5 0x0
#define SPIN129_CCM_CLKO1                           0x04C 0x2AC 0x000 0x6 0x0
#define SPIN131_GPIO1_IO15                          0x050 0x2B0 0x000 0x0 0x0
#define SPIN131_GPIO                                0x050 0x2B0 0x000 0x0 0x0
#define spin131_gpio   &gpio1 15
#define SPIN131_USB2_OC                             0x050 0x2B0 0x000 0x1 0x0
#define SPIN131_USDHC3_WP                           0x050 0x2B0 0x634 0x4 0x0
#define SPIN131_PWM4_OUT                            0x050 0x2B0 0x000 0x5 0x0
#define SPIN131_CCM_CLKO2                           0x050 0x2B0 0x000 0x6 0x0
#define SPIN59_USDHC2_CD_B                           0x0BC 0x31C 0x000 0x0 0x0
#define SPIN59_GPIO2_IO12                            0x0BC 0x31C 0x000 0x5 0x0
#define SPIN59_GPIO                                  0x0BC 0x31C 0x000 0x5 0x0
#define spin59_gpio   &gpio2 12
#define SPIN47_USDHC2_CLK                             0x0C0 0x320 0x000 0x0 0x0
#define SPIN47_ECSPI2_SCLK                            0x0C0 0x320 0x568 0x2 0x0
#define SPIN47_UART4_DCE_RX                           0x0C0 0x320 0x600 0x3 0x0
#define SPIN47_UART4_DTE_TX                           0x0C0 0x320 0x000 0x3 0x0
#define SPIN47_GPIO2_IO13                             0x0C0 0x320 0x000 0x5 0x0
#define SPIN47_GPIO                                   0x0C0 0x320 0x000 0x5 0x0
#define spin47_gpio   &gpio2 13
#define SPIN190_USDHC2_CMD                             0x0C4 0x324 0x000 0x0 0x0
#define SPIN190_ECSPI2_MOSI                            0x0C4 0x324 0x570 0x2 0x0
#define SPIN190_UART4_DCE_TX                           0x0C4 0x324 0x000 0x3 0x0
#define SPIN190_UART4_DTE_RX                           0x0C4 0x324 0x600 0x3 0x1
#define SPIN190_AUDIOMIX_PDM_CLK                       0x0C4 0x324 0x000 0x4 0x0
#define SPIN190_GPIO2_IO14                             0x0C4 0x324 0x000 0x5 0x0
#define SPIN190_GPIO                                   0x0C4 0x324 0x000 0x5 0x0
#define spin190_gpio   &gpio2 14
#define SPIN192_USDHC2_DATA0                         0x0C8 0x328 0x000 0x0 0x0
#define SPIN192_I2C4_SDA                             0x0C8 0x328 0x5C0 0x2 0x1
#define SPIN192_UART2_DCE_RX                         0x0C8 0x328 0x5F0 0x3 0x2
#define SPIN192_UART2_DTE_TX                         0x0C8 0x328 0x000 0x3 0x0
#define SPIN192_AUDIOMIX_PDM_BIT_STREAM00            0x0C8 0x328 0x4C0 0x4 0x2
#define SPIN192_GPIO2_IO15                           0x0C8 0x328 0x000 0x5 0x0
#define SPIN192_GPIO                                 0x0C8 0x328 0x000 0x5 0x0
#define spin192_gpio   &gpio2 15
#define SPIN81_USDHC2_DATA1                         0x0CC 0x32C 0x000 0x0 0x0
#define SPIN81_I2C4_SCL                             0x0CC 0x32C 0x5BC 0x2 0x1
#define SPIN81_UART2_DCE_TX                         0x0CC 0x32C 0x000 0x3 0x0
#define SPIN81_UART2_DTE_RX                         0x0CC 0x32C 0x5F0 0x3 0x3
#define SPIN81_AUDIOMIX_PDM_BIT_STREAM01            0x0CC 0x32C 0x4C4 0x4 0x2
#define SPIN81_GPIO2_IO16                           0x0CC 0x32C 0x000 0x5 0x0
#define SPIN81_GPIO                                 0x0CC 0x32C 0x000 0x5 0x0
#define spin81_gpio   &gpio2 16
#define SPIN85_USDHC2_DATA2                         0x0D0 0x330 0x000 0x0 0x0
#define SPIN85_ECSPI2_SS0                           0x0D0 0x330 0x574 0x2 0x0
#define SPIN85_AUDIOMIX_SPDIF1_OUT                  0x0D0 0x330 0x000 0x3 0x0
#define SPIN85_AUDIOMIX_PDM_BIT_STREAM02            0x0D0 0x330 0x4C8 0x4 0x2
#define SPIN85_GPIO2_IO17                           0x0D0 0x330 0x000 0x5 0x0
#define SPIN85_GPIO                                 0x0D0 0x330 0x000 0x5 0x0
#define spin85_gpio   &gpio2 17
#define SPIN51_USDHC2_DATA3                         0x0D4 0x334 0x000 0x0 0x0
#define SPIN51_ECSPI2_MISO                          0x0D4 0x334 0x56C 0x2 0x0
#define SPIN51_AUDIOMIX_SPDIF1_IN                   0x0D4 0x334 0x544 0x3 0x1
#define SPIN51_AUDIOMIX_PDM_BIT_STREAM03            0x0D4 0x334 0x4CC 0x4 0x2
#define SPIN51_GPIO2_IO18                           0x0D4 0x334 0x000 0x5 0x0
#define SPIN51_GPIO                                 0x0D4 0x334 0x000 0x5 0x0
#define spin51_gpio   &gpio2 18
#define SPIN106_USDHC2_RESET_B                     0x0D8 0x338 0x000 0x0 0x0
#define SPIN106_GPIO2_IO19                         0x0D8 0x338 0x000 0x5 0x0
#define SPIN106_GPIO                               0x0D8 0x338 0x000 0x5 0x0
#define spin106_gpio   &gpio2 19
#define ENET_INT_USDHC2_WP                               0x0DC 0x33C 0x000 0x0 0x0
#define ENET_INT_GPIO2_IO20                              0x0DC 0x33C 0x000 0x5 0x0
#define ENET_INT_GPIO                                    0x0DC 0x33C 0x000 0x5 0x0
#define enet_int_gpio   &gpio2 20
#define ENET_INT_CORESIGHT_EVENTI                        0x0DC 0x33C 0x000 0x6 0x0
#define SPIN105_NAND_ALE                              0x0E0 0x340 0x000 0x0 0x0
#define SPIN105_FLEXSPI_A_SCLK                        0x0E0 0x340 0x000 0x1 0x0
#define SPIN105_AUDIOMIX_SAI3_TX_BCLK                 0x0E0 0x340 0x4E8 0x2 0x0
#define SPIN105_ISP_FL_TRIG_0                         0x0E0 0x340 0x5D4 0x3 0x1
#define SPIN105_UART3_DCE_RX                          0x0E0 0x340 0x5F8 0x4 0x2
#define SPIN105_UART3_DTE_TX                          0x0E0 0x340 0x000 0x4 0x0
#define SPIN105_GPIO3_IO00                            0x0E0 0x340 0x000 0x5 0x0
#define SPIN105_GPIO                                  0x0E0 0x340 0x000 0x5 0x0
#define spin105_gpio   &gpio3 0
#define SPIN105_CORESIGHT_TRACE_CLK                   0x0E0 0x340 0x000 0x6 0x0
#define SPIN107_NAND_CE0_B                          0x0E4 0x344 0x000 0x0 0x0
#define SPIN107_FLEXSPI_A_SS0_B                     0x0E4 0x344 0x000 0x1 0x0
#define SPIN107_AUDIOMIX_SAI3_TX_DATA00             0x0E4 0x344 0x000 0x2 0x0
#define SPIN107_ISP_SHUTTER_TRIG_0                  0x0E4 0x344 0x5DC 0x3 0x1
#define SPIN107_UART3_DCE_TX                        0x0E4 0x344 0x000 0x4 0x0
#define SPIN107_UART3_DTE_RX                        0x0E4 0x344 0x5F8 0x4 0x3
#define SPIN107_GPIO3_IO01                          0x0E4 0x344 0x000 0x5 0x0
#define SPIN107_GPIO                                0x0E4 0x344 0x000 0x5 0x0
#define spin107_gpio   &gpio3 1
#define SPIN107_CORESIGHT_TRACE_CTL                 0x0E4 0x344 0x000 0x6 0x0
#define SPIN154_NAND_CE1_B                          0x0E8 0x348 0x000 0x0 0x0
#define SPIN154_FLEXSPI_A_SS1_B                     0x0E8 0x348 0x000 0x1 0x0
#define SPIN154_USDHC3_STROBE                       0x0E8 0x348 0x630 0x2 0x1
#define SPIN154_I2C4_SCL                            0x0E8 0x348 0x5BC 0x4 0x2
#define SPIN154_GPIO3_IO02                          0x0E8 0x348 0x000 0x5 0x0
#define SPIN154_GPIO                                0x0E8 0x348 0x000 0x5 0x0
#define spin154_gpio   &gpio3 2
#define SPIN154_CORESIGHT_TRACE00                   0x0E8 0x348 0x000 0x6 0x0
#define SPIN134_NAND_CE2_B                          0x0EC 0x34C 0x000 0x0 0x0
#define SPIN134_FLEXSPI_B_SS0_B                     0x0EC 0x34C 0x000 0x1 0x0
#define SPIN134_USDHC3_DATA5                        0x0EC 0x34C 0x624 0x2 0x1
#define SPIN134_I2C4_SDA                            0x0EC 0x34C 0x5C0 0x4 0x2
#define SPIN134_GPIO3_IO03                          0x0EC 0x34C 0x000 0x5 0x0
#define SPIN134_GPIO                                0x0EC 0x34C 0x000 0x5 0x0
#define spin134_gpio   &gpio3 3
#define SPIN134_CORESIGHT_TRACE01                   0x0EC 0x34C 0x000 0x6 0x0
#define SPIN45_NAND_CE3_B                          0x0F0 0x350 0x000 0x0 0x0
#define SPIN45_FLEXSPI_B_SS1_B                     0x0F0 0x350 0x000 0x1 0x0
#define SPIN45_USDHC3_DATA6                        0x0F0 0x350 0x628 0x2 0x1
#define SPIN45_I2C3_SDA                            0x0F0 0x350 0x5B8 0x4 0x1
#define SPIN45_GPIO3_IO04                          0x0F0 0x350 0x000 0x5 0x0
#define SPIN45_GPIO                                0x0F0 0x350 0x000 0x5 0x0
#define spin45_gpio   &gpio3 4
#define SPIN45_CORESIGHT_TRACE02                   0x0F0 0x350 0x000 0x6 0x0
#define SPIN123_NAND_CLE                              0x0F4 0x354 0x000 0x0 0x0
#define SPIN123_FLEXSPI_B_SCLK                        0x0F4 0x354 0x000 0x1 0x0
#define SPIN123_USDHC3_DATA7                          0x0F4 0x354 0x62C 0x2 0x1
#define SPIN123_UART4_DCE_RX                          0x0F4 0x354 0x600 0x4 0x2
#define SPIN123_UART4_DTE_TX                          0x0F4 0x354 0x000 0x4 0x0
#define SPIN123_GPIO3_IO05                            0x0F4 0x354 0x000 0x5 0x0
#define SPIN123_GPIO                                  0x0F4 0x354 0x000 0x5 0x0
#define spin123_gpio   &gpio3 5
#define SPIN123_CORESIGHT_TRACE03                     0x0F4 0x354 0x000 0x6 0x0
#define SPIN111_NAND_DATA00                        0x0F8 0x358 0x000 0x0 0x0
#define SPIN111_FLEXSPI_A_DATA00                   0x0F8 0x358 0x000 0x1 0x0
#define SPIN111_AUDIOMIX_SAI3_RX_DATA00            0x0F8 0x358 0x4E4 0x2 0x0
#define SPIN111_ISP_FLASH_TRIG_0                   0x0F8 0x358 0x000 0x3 0x0
#define SPIN111_UART4_DCE_RX                       0x0F8 0x358 0x600 0x4 0x3
#define SPIN111_UART4_DTE_TX                       0x0F8 0x358 0x000 0x4 0x0
#define SPIN111_GPIO3_IO06                         0x0F8 0x358 0x000 0x5 0x0
#define SPIN111_GPIO                               0x0F8 0x358 0x000 0x5 0x0
#define spin111_gpio   &gpio3  6
#define SPIN111_CORESIGHT_TRACE04                  0x0F8 0x358 0x000 0x6 0x0
#define SPIN113_NAND_DATA01                        0x0FC 0x35C 0x000 0x0 0x0
#define SPIN113_FLEXSPI_A_DATA01                   0x0FC 0x35C 0x000 0x1 0x0
#define SPIN113_AUDIOMIX_SAI3_TX_SYNC              0x0FC 0x35C 0x4EC 0x2 0x0
#define SPIN113_ISP_PRELIGHT_TRIG_0                0x0FC 0x35C 0x000 0x3 0x0
#define SPIN113_UART4_DCE_TX                       0x0FC 0x35C 0x000 0x4 0x0
#define SPIN113_UART4_DTE_RX                       0x0FC 0x35C 0x600 0x4 0x4
#define SPIN113_GPIO3_IO07                         0x0FC 0x35C 0x000 0x5 0x0
#define SPIN113_GPIO                               0x0FC 0x35C 0x000 0x5 0x0
#define spin113_gpio   &gpio3 7
#define SPIN113_CORESIGHT_TRACE05                  0x0FC 0x35C 0x000 0x6 0x0
#define SPIN117_NAND_DATA02                        0x100 0x360 0x000 0x0 0x0
#define SPIN117_FLEXSPI_A_DATA02                   0x100 0x360 0x000 0x1 0x0
#define SPIN117_USDHC3_CD_B                        0x100 0x360 0x608 0x2 0x2
#define SPIN117_UART4_DCE_CTS                      0x100 0x360 0x000 0x3 0x0
#define SPIN117_UART4_DTE_RTS                      0x100 0x360 0x5FC 0x3 0x0
#define SPIN117_I2C4_SDA                           0x100 0x360 0x5C0 0x4 0x3
#define SPIN117_GPIO3_IO08                         0x100 0x360 0x000 0x5 0x0
#define SPIN117_GPIO                               0x100 0x360 0x000 0x5 0x0
#define spin117_gpio   &gpio3 8
#define SPIN117_CORESIGHT_TRACE06                  0x100 0x360 0x000 0x6 0x0
#define SPIN119_NAND_DATA03                        0x104 0x364 0x000 0x0 0x0
#define SPIN119_FLEXSPI_A_DATA03                   0x104 0x364 0x000 0x1 0x0
#define SPIN119_USDHC3_WP                          0x104 0x364 0x634 0x2 0x2
#define SPIN119_UART4_DCE_RTS                      0x104 0x364 0x5FC 0x3 0x1
#define SPIN119_UART4_DTE_CTS                      0x104 0x364 0x000 0x3 0x0
#define SPIN119_ISP_FL_TRIG_1                      0x104 0x364 0x5D8 0x4 0x1
#define SPIN119_GPIO3_IO09                         0x104 0x364 0x000 0x5 0x0
#define SPIN119_GPIO                               0x104 0x364 0x000 0x5 0x0
#define spin119_gpio   &gpio3 9
#define SPIN119_CORESIGHT_TRACE07                  0x104 0x364 0x000 0x6 0x0
#define SPIN170_NAND_DATA04                        0x108 0x368 0x000 0x0 0x0
#define SPIN170_FLEXSPI_B_DATA00                   0x108 0x368 0x000 0x1 0x0
#define SPIN170_USDHC3_DATA0                       0x108 0x368 0x610 0x2 0x1
#define SPIN170_FLEXSPI_A_DATA04                   0x108 0x368 0x000 0x3 0x0
#define SPIN170_ISP_SHUTTER_TRIG_1                 0x108 0x368 0x5E0 0x4 0x1
#define SPIN170_GPIO3_IO10                         0x108 0x368 0x000 0x5 0x0
#define SPIN170_GPIO                               0x108 0x368 0x000 0x5 0x0
#define spin170_gpio   &gpio3 10
#define SPIN170_CORESIGHT_TRACE08                  0x108 0x368 0x000 0x6 0x0
#define SPIN172_NAND_DATA05                        0x10C 0x36C 0x000 0x0 0x0
#define SPIN172_FLEXSPI_B_DATA01                   0x10C 0x36C 0x000 0x1 0x0
#define SPIN172_USDHC3_DATA1                       0x10C 0x36C 0x614 0x2 0x1
#define SPIN172_FLEXSPI_A_DATA05                   0x10C 0x36C 0x000 0x3 0x0
#define SPIN172_ISP_FLASH_TRIG_1                   0x10C 0x36C 0x000 0x4 0x0
#define SPIN172_GPIO3_IO11                         0x10C 0x36C 0x000 0x5 0x0
#define SPIN172_GPIO                               0x10C 0x36C 0x000 0x5 0x0
#define spin172_gpio   &gpio3 11
#define SPIN172_CORESIGHT_TRACE09                  0x10C 0x36C 0x000 0x6 0x0
#define SPIN174_NAND_DATA06                        0x110 0x370 0x000 0x0 0x0
#define SPIN174_FLEXSPI_B_DATA02                   0x110 0x370 0x000 0x1 0x0
#define SPIN174_USDHC3_DATA2                       0x110 0x370 0x618 0x2 0x1
#define SPIN174_FLEXSPI_A_DATA06                   0x110 0x370 0x000 0x3 0x0
#define SPIN174_ISP_PRELIGHT_TRIG_1                0x110 0x370 0x000 0x4 0x0
#define SPIN174_GPIO3_IO12                         0x110 0x370 0x000 0x5 0x0
#define SPIN174_GPIO                               0x110 0x370 0x000 0x5 0x0
#define spin174_gpio   &gpio3 12
#define SPIN174_CORESIGHT_TRACE10                  0x110 0x370 0x000 0x6 0x0
#define SPIN176_NAND_DATA07                        0x114 0x374 0x000 0x0 0x0
#define SPIN176_FLEXSPI_B_DATA03                   0x114 0x374 0x000 0x1 0x0
#define SPIN176_USDHC3_DATA3                       0x114 0x374 0x61C 0x2 0x1
#define SPIN176_FLEXSPI_A_DATA07                   0x114 0x374 0x000 0x3 0x0
#define SPIN176_ISP_SHUTTER_OPEN_1                 0x114 0x374 0x000 0x4 0x0
#define SPIN176_GPIO3_IO13                         0x114 0x374 0x000 0x5 0x0
#define SPIN176_GPIO                               0x114 0x374 0x000 0x5 0x0
#define spin176_gpio   &gpio3 13
#define SPIN176_CORESIGHT_TRACE11                  0x114 0x374 0x000 0x6 0x0
#define SPIN87_NAND_DQS                              0x118 0x378 0x000 0x0 0x0
#define SPIN87_FLEXSPI_A_DQS                         0x118 0x378 0x000 0x1 0x0
#define SPIN87_AUDIOMIX_SAI3_MCLK                    0x118 0x378 0x4E0 0x2 0x0
#define SPIN87_ISP_SHUTTER_OPEN_0                    0x118 0x378 0x000 0x3 0x0
#define SPIN87_I2C3_SCL                              0x118 0x378 0x5B4 0x4 0x1
#define SPIN87_GPIO3_IO14                            0x118 0x378 0x000 0x5 0x0
#define SPIN87_GPIO                                  0x118 0x378 0x000 0x5 0x0
#define spin87_gpio   &gpio3 14
#define SPIN87_CORESIGHT_TRACE12                     0x118 0x378 0x000 0x6 0x0
#define SPIN136_NAND_RE_B                            0x11C 0x37C 0x000 0x0 0x0
#define SPIN136_FLEXSPI_B_DQS                        0x11C 0x37C 0x000 0x1 0x0
#define SPIN136_USDHC3_DATA4                         0x11C 0x37C 0x620 0x2 0x1
#define SPIN136_UART4_DCE_TX                         0x11C 0x37C 0x000 0x4 0x0
#define SPIN136_UART4_DTE_RX                         0x11C 0x37C 0x600 0x4 0x5
#define SPIN136_GPIO3_IO15                           0x11C 0x37C 0x000 0x5 0x0
#define SPIN136_GPIO                                 0x11C 0x37C 0x000 0x5 0x0
#define spin136_gpio   &gpio3 15
#define SPIN136_CORESIGHT_TRACE13                    0x11C 0x37C 0x000 0x6 0x0
#define SPIN95_NAND_READY_B                      0x120 0x380 0x000 0x0 0x0
#define SPIN95_USDHC3_RESET_B                    0x120 0x380 0x000 0x2 0x0
#define SPIN95_I2C3_SCL                          0x120 0x380 0x5B4 0x4 0x2
#define SPIN95_GPIO3_IO16                        0x120 0x380 0x000 0x5 0x0
#define SPIN95_GPIO                              0x120 0x380 0x000 0x5 0x0
#define spin95_gpio   &gpio3 16
#define SPIN95_CORESIGHT_TRACE14                 0x120 0x380 0x000 0x6 0x0
#define SPIN178_NAND_WE_B                            0x124 0x384 0x000 0x0 0x0
#define SPIN178_USDHC3_CLK                           0x124 0x384 0x604 0x2 0x1
#define SPIN178_I2C3_SDA                             0x124 0x384 0x5B8 0x4 0x2
#define SPIN178_GPIO3_IO17                           0x124 0x384 0x000 0x5 0x0
#define SPIN178_GPIO                                 0x124 0x384 0x000 0x5 0x0
#define spin178_gpio   &gpio3 17
#define SPIN178_CORESIGHT_TRACE15                    0x124 0x384 0x000 0x6 0x0
#define SPIN180_NAND_WP_B                            0x128 0x388 0x000 0x0 0x0
#define SPIN180_USDHC3_CMD                           0x128 0x388 0x60C 0x2 0x1
#define SPIN180_I2C4_SCL                             0x128 0x388 0x5BC 0x4 0x3
#define SPIN180_GPIO3_IO18                           0x128 0x388 0x000 0x5 0x0
#define SPIN180_GPIO                                 0x128 0x388 0x000 0x5 0x0
#define spin180_gpio   &gpio3 18
#define SPIN180_CORESIGHT_EVENTO                     0x128 0x388 0x000 0x6 0x0
#define SPIN23_AUDIOMIX_SAI5_RX_SYNC                0x12C 0x38C 0x508 0x0 0x0
#define SPIN23_AUDIOMIX_SAI1_TX_DATA00              0x12C 0x38C 0x000 0x1 0x0
#define SPIN23_PWM4_OUT                             0x12C 0x38C 0x000 0x2 0x0
#define SPIN23_I2C6_SCL                             0x12C 0x38C 0x5CC 0x3 0x1
#define SPIN23_GPIO3_IO19                           0x12C 0x38C 0x000 0x5 0x0
#define SPIN23_GPIO                                 0x12C 0x38C 0x000 0x5 0x0
#define spin23_gpio     &gpio3 19
#define SPIN29_AUDIOMIX_SAI5_RX_BCLK                 0x130 0x390 0x4F4 0x0 0x0
#define SPIN29_AUDIOMIX_SAI1_TX_DATA01               0x130 0x390 0x000 0x1 0x0
#define SPIN29_PWM3_OUT                              0x130 0x390 0x000 0x2 0x0
#define SPIN29_I2C6_SDA                              0x130 0x390 0x5D0 0x3 0x1
#define SPIN29_AUDIOMIX_PDM_CLK                      0x130 0x390 0x000 0x4 0x0
#define SPIN29_GPIO3_IO20                            0x130 0x390 0x000 0x5 0x0
#define SPIN29_GPIO                                  0x130 0x390 0x000 0x5 0x0
#define spin29_gpio   &gpio3 20
#define SPIN55_AUDIOMIX_SAI5_RX_DATA00              0x134 0x394 0x4F8 0x0 0x0
#define SPIN55_AUDIOMIX_SAI1_TX_DATA02              0x134 0x394 0x000 0x1 0x0
#define SPIN55_PWM2_OUT                             0x134 0x394 0x000 0x2 0x0
#define SPIN55_I2C5_SCL                             0x134 0x394 0x5C4 0x3 0x1
#define SPIN55_AUDIOMIX_PDM_BIT_STREAM00            0x134 0x394 0x4C0 0x4 0x3
#define SPIN55_GPIO3_IO21                           0x134 0x394 0x000 0x5 0x0
#define SPIN55_GPIO                                 0x134 0x394 0x000 0x5 0x0
#define spin55_gpio   &gpio3 21
#define SPIN99_AUDIOMIX_SAI5_RX_DATA01              0x138 0x398 0x4FC 0x0 0x0
#define SPIN99_AUDIOMIX_SAI1_TX_DATA03              0x138 0x398 0x000 0x1 0x0
#define SPIN99_AUDIOMIX_SAI1_TX_SYNC                0x138 0x398 0x4D8 0x2 0x0
#define SPIN99_AUDIOMIX_SAI5_TX_SYNC                0x138 0x398 0x510 0x3 0x0
#define SPIN99_AUDIOMIX_PDM_BIT_STREAM01            0x138 0x398 0x4C4 0x4 0x3
#define SPIN99_GPIO3_IO22                           0x138 0x398 0x000 0x5 0x0
#define SPIN99_GPIO                                 0x138 0x398 0x000 0x5 0x0
#define spin99_gpio   &gpio3 22
#define SPIN99_CAN1_TX                              0x138 0x398 0x000 0x6 0x0
#define SPIN97_AUDIOMIX_SAI5_RX_DATA02              0x13C 0x39C 0x500 0x0 0x0
#define SPIN97_AUDIOMIX_SAI1_TX_DATA04              0x13C 0x39C 0x000 0x1 0x0
#define SPIN97_AUDIOMIX_SAI1_TX_SYNC                0x13C 0x39C 0x4D8 0x2 0x1
#define SPIN97_AUDIOMIX_SAI5_TX_BCLK                0x13C 0x39C 0x50C 0x3 0x0
#define SPIN97_AUDIOMIX_PDM_BIT_STREAM02            0x13C 0x39C 0x4C8 0x4 0x3
#define SPIN97_GPIO3_IO23                           0x13C 0x39C 0x000 0x5 0x0
#define SPIN97_GPIO                                 0x13C 0x39C 0x000 0x5 0x0
#define spin97_gpio   &gpio3 23
#define SPIN97_CAN1_RX                              0x13C 0x39C 0x54C 0x6 0x0
#define SPIN103_AUDIOMIX_SAI5_RX_DATA03              0x140 0x3A0 0x504 0x0 0x0
#define SPIN103_AUDIOMIX_SAI1_TX_DATA05              0x140 0x3A0 0x000 0x1 0x0
#define SPIN103_AUDIOMIX_SAI1_TX_SYNC                0x140 0x3A0 0x4D8 0x2 0x2
#define SPIN103_AUDIOMIX_SAI5_TX_DATA00              0x140 0x3A0 0x000 0x3 0x0
#define SPIN103_AUDIOMIX_PDM_BIT_STREAM03            0x140 0x3A0 0x4CC 0x4 0x3
#define SPIN103_GPIO3_IO24                           0x140 0x3A0 0x000 0x5 0x0
#define SPIN103_GPIO                                 0x140 0x3A0 0x000 0x5 0x0
#define spin103_gpio   &gpio3 24
#define SPIN103_CAN2_TX                              0x140 0x3A0 0x000 0x6 0x0
#define SPIN101_AUDIOMIX_SAI5_MCLK                   0x144 0x3A4 0x4F0 0x0 0x0
#define SPIN101_AUDIOMIX_SAI1_TX_BCLK                0x144 0x3A4 0x4D4 0x1 0x0
#define SPIN101_PWM1_OUT                             0x144 0x3A4 0x000 0x2 0x0
#define SPIN101_I2C5_SDA                             0x144 0x3A4 0x5C8 0x3 0x1
#define SPIN101_GPIO3_IO25                           0x144 0x3A4 0x000 0x5 0x0
#define SPIN101_GPIO                                 0x144 0x3A4 0x000 0x5 0x0
#define spin101_gpio   &gpio3 25
#define SPIN101_CAN2_RX                              0x144 0x3A4 0x550 0x6 0x0
#define SPIN92_AUDIOMIX_SAI1_RX_SYNC                0x148 0x3A8 0x4D0 0x0 0x0
#define SPIN92_ENET1_1588_EVENT0_IN                 0x148 0x3A8 0x000 0x4 0x0
#define SPIN92_GPIO4_IO00                           0x148 0x3A8 0x000 0x5 0x0
#define SPIN92_GPIO                                 0x148 0x3A8 0x000 0x5 0x0
#define spin92_gpio   &gpio4 0
#define SPIN90_AUDIOMIX_SAI1_RX_BCLK                 0x14C 0x3AC 0x000 0x0 0x0
#define SPIN90_AUDIOMIX_PDM_CLK                      0x14C 0x3AC 0x000 0x3 0x0
#define SPIN90_ENET1_1588_EVENT0_OUT                 0x14C 0x3AC 0x000 0x4 0x0
#define SPIN90_GPIO4_IO01                            0x14C 0x3AC 0x000 0x5 0x0
#define SPIN90_GPIO                                  0x14C 0x3AC 0x000 0x5 0x0
#define spin90_gpio   &gpio4 1
#define SPIN49_AUDIOMIX_SAI1_RX_DATA00              0x150 0x3B0 0x000 0x0 0x0
#define SPIN49_AUDIOMIX_SAI1_TX_DATA01              0x150 0x3B0 0x000 0x2 0x0
#define SPIN49_AUDIOMIX_PDM_BIT_STREAM00            0x150 0x3B0 0x4C0 0x3 0x4
#define SPIN49_ENET1_1588_EVENT1_IN                 0x150 0x3B0 0x000 0x4 0x0
#define SPIN49_GPIO4_IO02                           0x150 0x3B0 0x000 0x5 0x0
#define SPIN49_GPIO                                 0x150 0x3B0 0x000 0x5 0x0
#define spin49_gpio   &gpio4 2
#define SPIN53_AUDIOMIX_SAI1_RX_DATA01              0x154 0x3B4 0x000 0x0 0x0
#define SPIN53_AUDIOMIX_PDM_BIT_STREAM01            0x154 0x3B4 0x4C4 0x3 0x4
#define SPIN53_ENET1_1588_EVENT1_OUT                0x154 0x3B4 0x000 0x4 0x0
#define SPIN53_GPIO4_IO03                           0x154 0x3B4 0x000 0x5 0x0
#define SPIN53_GPIO                                 0x154 0x3B4 0x000 0x5 0x0
#define spin53_gpio   &gpio4 3
#define SPIN57_AUDIOMIX_SAI1_RX_DATA02              0x158 0x3B8 0x000 0x0 0x0
#define SPIN57_AUDIOMIX_PDM_BIT_STREAM02            0x158 0x3B8 0x4C8 0x3 0x4
#define SPIN57_ENET1_MDC                            0x158 0x3B8 0x000 0x4 0x0
#define SPIN57_GPIO4_IO04                           0x158 0x3B8 0x000 0x5 0x0
#define SPIN57_GPIO                                 0x158 0x3B8 0x000 0x5 0x0
#define spin57_gpio   &gpio4 4
#define SPIN61_AUDIOMIX_SAI1_RX_DATA03              0x15C 0x3BC 0x000 0x0 0x0
#define SPIN61_AUDIOMIX_PDM_BIT_STREAM03            0x15C 0x3BC 0x4CC 0x3 0x4
#define SPIN61_ENET1_MDIO                           0x15C 0x3BC 0x57C 0x4 0x1
#define SPIN61_GPIO4_IO05                           0x15C 0x3BC 0x000 0x5 0x0
#define SPIN61_GPIO                                 0x15C 0x3BC 0x000 0x5 0x0
#define spin61_gpio   &gpio4 5
#define SPIN63_AUDIOMIX_SAI1_RX_DATA04              0x160 0x3C0 0x000 0x0 0x0
#define SPIN63_AUDIOMIX_SAI6_TX_BCLK                0x160 0x3C0 0x524 0x1 0x1
#define SPIN63_AUDIOMIX_SAI6_RX_BCLK                0x160 0x3C0 0x518 0x2 0x1
#define SPIN63_ENET1_RGMII_RD0                      0x160 0x3C0 0x580 0x4 0x1
#define SPIN63_GPIO4_IO06                           0x160 0x3C0 0x000 0x5 0x0
#define SPIN63_GPIO                                 0x160 0x3C0 0x000 0x5 0x0
#define spin63_gpio   &gpio4 6
#define SPIN65_AUDIOMIX_SAI1_RX_DATA05              0x164 0x3C4 0x000 0x0 0x0
#define SPIN65_AUDIOMIX_SAI6_TX_DATA00              0x164 0x3C4 0x000 0x1 0x0
#define SPIN65_AUDIOMIX_SAI6_RX_DATA00              0x164 0x3C4 0x51C 0x2 0x1
#define SPIN65_AUDIOMIX_SAI1_RX_SYNC                0x164 0x3C4 0x4D0 0x3 0x1
#define SPIN65_ENET1_RGMII_RD1                      0x164 0x3C4 0x584 0x4 0x1
#define SPIN65_GPIO4_IO07                           0x164 0x3C4 0x000 0x5 0x0
#define SPIN65_GPIO                                 0x164 0x3C4 0x000 0x5 0x0
#define spin65_gpio   &gpio4 7
#define SPIN67_AUDIOMIX_SAI1_RX_DATA06              0x168 0x3C8 0x000 0x0 0x0
#define SPIN67_AUDIOMIX_SAI6_TX_SYNC                0x168 0x3C8 0x528 0x1 0x1
#define SPIN67_AUDIOMIX_SAI6_RX_SYNC                0x168 0x3C8 0x520 0x2 0x1
#define SPIN67_ENET1_RGMII_RD2                      0x168 0x3C8 0x000 0x4 0x0
#define SPIN67_GPIO4_IO08                           0x168 0x3C8 0x000 0x5 0x0
#define SPIN67_GPIO                                 0x168 0x3C8 0x000 0x5 0x0
#define spin67_gpio   &gpio4 8
#define SPIN71_AUDIOMIX_SAI1_RX_DATA07              0x16C 0x3CC 0x000 0x0 0x0
#define SPIN71_AUDIOMIX_SAI6_MCLK                   0x16C 0x3CC 0x514 0x1 0x1
#define SPIN71_AUDIOMIX_SAI1_TX_SYNC                0x16C 0x3CC 0x4D8 0x2 0x3
#define SPIN71_AUDIOMIX_SAI1_TX_DATA04              0x16C 0x3CC 0x000 0x3 0x0
#define SPIN71_ENET1_RGMII_RD3                      0x16C 0x3CC 0x000 0x4 0x0
#define SPIN71_GPIO4_IO09                           0x16C 0x3CC 0x000 0x5 0x0
#define SPIN71_GPIO                                 0x16C 0x3CC 0x000 0x5 0x0
#define spin71_gpio   &gpio4 9
#define SPIN126_AUDIOMIX_SAI1_TX_SYNC                0x170 0x3D0 0x4D8 0x0 0x4
#define SPIN126_ENET1_RGMII_RX_CTL                   0x170 0x3D0 0x588 0x4 0x1
#define SPIN126_GPIO4_IO10                           0x170 0x3D0 0x000 0x5 0x0
#define SPIN126_GPIO                                 0x170 0x3D0 0x000 0x5 0x0
#define spin126_gpio   &gpio4 10
#define SPIN128_AUDIOMIX_SAI1_TX_BCLK                 0x174 0x3D4 0x4D4 0x0 0x1
#define SPIN128_ENET1_RGMII_RXC                       0x174 0x3D4 0x000 0x4 0x0
#define SPIN128_GPIO4_IO11                            0x174 0x3D4 0x000 0x5 0x0
#define SPIN128_GPIO                                  0x174 0x3D4 0x000 0x5 0x0
#define spin128_gpio   &gpio4 11
#define SPIN110_AUDIOMIX_SAI1_TX_DATA00              0x178 0x3D8 0x000 0x0 0x0
#define SPIN110_ENET1_RGMII_TD0                      0x178 0x3D8 0x000 0x4 0x0
#define SPIN110_GPIO4_IO12                           0x178 0x3D8 0x000 0x5 0x0
#define SPIN110_GPIO                                 0x178 0x3D8 0x000 0x5 0x0
#define spin110_gpio   &gpio4 12
#define SPIN112_AUDIOMIX_SAI1_TX_DATA01              0x17C 0x3DC 0x000 0x0 0x0
#define SPIN112_ENET1_RGMII_TD1                      0x17C 0x3DC 0x000 0x4 0x0
#define SPIN112_GPIO4_IO13                           0x17C 0x3DC 0x000 0x5 0x0
#define SPIN112_GPIO                                 0x17C 0x3DC 0x000 0x5 0x0
#define spin112_gpio   &gpio4 13
#define SPIN114_AUDIOMIX_SAI1_TX_DATA02              0x180 0x3E0 0x000 0x0 0x0
#define SPIN114_ENET1_RGMII_TD2                      0x180 0x3E0 0x000 0x4 0x0
#define SPIN114_GPIO4_IO14                           0x180 0x3E0 0x000 0x5 0x0
#define SPIN114_GPIO                                 0x180 0x3E0 0x000 0x5 0x0
#define spin114_gpio   &gpio4 14
#define SPIN116_AUDIOMIX_SAI1_TX_DATA03              0x184 0x3E4 0x000 0x0 0x0
#define SPIN116_ENET1_RGMII_TD3                      0x184 0x3E4 0x000 0x4 0x0
#define SPIN116_GPIO4_IO15                           0x184 0x3E4 0x000 0x5 0x0
#define SPIN116_GPIO                                 0x184 0x3E4 0x000 0x5 0x0
#define spin116_gpio   &gpio4 15
#define SPIN118_AUDIOMIX_SAI1_TX_DATA04              0x188 0x3E8 0x000 0x0 0x0
#define SPIN118_AUDIOMIX_SAI6_RX_BCLK                0x188 0x3E8 0x518 0x1 0x2
#define SPIN118_AUDIOMIX_SAI6_TX_BCLK                0x188 0x3E8 0x524 0x2 0x2
#define SPIN118_ENET1_RGMII_TX_CTL                   0x188 0x3E8 0x000 0x4 0x0
#define SPIN118_GPIO4_IO16                           0x188 0x3E8 0x000 0x5 0x0
#define SPIN118_GPIO                                 0x188 0x3E8 0x000 0x5 0x0
#define spin118_gpio   &gpio4 16
#define SPIN120_AUDIOMIX_SAI1_TX_DATA05              0x18C 0x3EC 0x000 0x0 0x0
#define SPIN120_AUDIOMIX_SAI6_RX_DATA00              0x18C 0x3EC 0x51C 0x1 0x2
#define SPIN120_AUDIOMIX_SAI6_TX_DATA00              0x18C 0x3EC 0x000 0x2 0x0
#define SPIN120_ENET1_RGMII_TXC                      0x18C 0x3EC 0x000 0x4 0x0
#define SPIN120_GPIO4_IO17                           0x18C 0x3EC 0x000 0x5 0x0
#define SPIN120_GPIO                                 0x18C 0x3EC 0x000 0x5 0x0
#define spin120_gpio   &gpio4 17
#define SPIN122_AUDIOMIX_SAI1_TX_DATA06              0x190 0x3F0 0x000 0x0 0x0
#define SPIN122_AUDIOMIX_SAI6_RX_SYNC                0x190 0x3F0 0x520 0x1 0x2
#define SPIN122_AUDIOMIX_SAI6_TX_SYNC                0x190 0x3F0 0x528 0x2 0x2
#define SPIN122_ENET1_RX_ER                          0x190 0x3F0 0x58C 0x4 0x1
#define SPIN122_GPIO4_IO18                           0x190 0x3F0 0x000 0x5 0x0
#define SPIN122_GPIO                                 0x190 0x3F0 0x000 0x5 0x0
#define spin122_gpio   &gpio4 18
#define SPIN124_AUDIOMIX_SAI1_TX_DATA07              0x194 0x3F4 0x000 0x0 0x0
#define SPIN124_AUDIOMIX_SAI6_MCLK                   0x194 0x3F4 0x514 0x1 0x2
#define SPIN124_AUDIOMIX_PDM_CLK                     0x194 0x3F4 0x000 0x3 0x0
#define SPIN124_ENET1_TX_ER                          0x194 0x3F4 0x000 0x4 0x0
#define SPIN124_GPIO4_IO19                           0x194 0x3F4 0x000 0x5 0x0
#define SPIN124_GPIO                                 0x194 0x3F4 0x000 0x5 0x0
#define spin124_gpio   &gpio4 19 
#define SPIN88_AUDIOMIX_SAI1_MCLK                   0x198 0x3F8 0x000 0x0 0x0
#define SPIN88_AUDIOMIX_SAI1_TX_BCLK                0x198 0x3F8 0x4D4 0x2 0x2
#define SPIN88_ENET1_TX_CLK                         0x198 0x3F8 0x578 0x4 0x1
#define SPIN88_GPIO4_IO20                           0x198 0x3F8 0x000 0x5 0x0
#define SPIN88_GPIO                                 0x198 0x3F8 0x000 0x5 0x0
#define spin88_gpio   &gpio4 20 
#define SPIN31_AUDIOMIX_SAI2_RX_SYNC                0x19C 0x3FC 0x000 0x0 0x0
#define SPIN31_AUDIOMIX_SAI5_TX_SYNC                0x19C 0x3FC 0x510 0x1 0x2
#define SPIN31_AUDIOMIX_SAI5_TX_DATA01              0x19C 0x3FC 0x000 0x2 0x0
#define SPIN31_AUDIOMIX_SAI2_RX_DATA01              0x19C 0x3FC 0x4DC 0x3 0x0
#define SPIN31_UART1_DCE_TX                         0x19C 0x3FC 0x000 0x4 0x0
#define SPIN31_UART1_DTE_RX                         0x19C 0x3FC 0x5E8 0x4 0x2
#define SPIN31_GPIO4_IO21                           0x19C 0x3FC 0x000 0x5 0x0
#define SPIN31_GPIO                                 0x19C 0x3FC 0x000 0x5 0x0
#define spin31_gpio   &gpio4 21 
#define SPIN31_AUDIOMIX_PDM_BIT_STREAM02            0x19C 0x3FC 0x4C8 0x6 0x5
#define SPIN37_AUDIOMIX_SAI2_RX_BCLK                 0x1A0 0x400 0x000 0x0 0x0
#define SPIN37_AUDIOMIX_SAI5_TX_BCLK                 0x1A0 0x400 0x50C 0x1 0x2
#define SPIN37_CAN1_TX                               0x1A0 0x400 0x000 0x3 0x0
#define SPIN37_UART1_DCE_RX                          0x1A0 0x400 0x5E8 0x4 0x3
#define SPIN37_UART1_DTE_TX                          0x1A0 0x400 0x000 0x4 0x0
#define SPIN37_GPIO4_IO22                            0x1A0 0x400 0x000 0x5 0x0
#define SPIN37_GPIO                                  0x1A0 0x400 0x000 0x5 0x0
#define spin37_gpio   &gpio4 22 
#define SPIN37_AUDIOMIX_PDM_BIT_STREAM01             0x1A0 0x400 0x4C4 0x6 0x5
#define SAI2_RXD_AUDIOMIX_SAI2_RX_DATA00              0x1A4 0x404 0x000 0x0 0x0
#define SAI2_RXD_AUDIOMIX_SAI5_TX_DATA00              0x1A4 0x404 0x000 0x1 0x0
#define SAI2_RXD_ENET_QOS_1588_EVENT2_OUT             0x1A4 0x404 0x000 0x2 0x0
#define SAI2_RXD_AUDIOMIX_SAI2_TX_DATA01              0x1A4 0x404 0x000 0x3 0x0
#define SAI2_RXD_UART1_DCE_RTS                        0x1A4 0x404 0x5E4 0x4 0x2
#define SAI2_RXD_UART1_DTE_CTS                        0x1A4 0x404 0x000 0x4 0x0
#define SAI2_RXD_GPIO4_IO23                           0x1A4 0x404 0x000 0x5 0x0
#define SAI2_RXD_GPIO                                 0x1A4 0x404 0x000 0x5 0x0
#define sai2_rxd_gpio   &gpio4 23 
#define SAI2_RXD_AUDIOMIX_PDM_BIT_STREAM03            0x1A4 0x404 0x4CC 0x6 0x5
#define SAI2_TXFS_AUDIOMIX_SAI2_TX_SYNC                0x1A8 0x408 0x000 0x0 0x0
#define SAI2_TXFS_AUDIOMIX_SAI5_TX_DATA01              0x1A8 0x408 0x000 0x1 0x0
#define SAI2_TXFS_ENET_QOS_1588_EVENT3_OUT             0x1A8 0x408 0x000 0x2 0x0
#define SAI2_TXFS_AUDIOMIX_SAI2_TX_DATA01              0x1A8 0x408 0x000 0x3 0x0
#define SAI2_TXFS_UART1_DCE_CTS                        0x1A8 0x408 0x000 0x4 0x0
#define SAI2_TXFS_UART1_DTE_RTS                        0x1A8 0x408 0x5E4 0x4 0x3
#define SAI2_TXFS_GPIO4_IO24                           0x1A8 0x408 0x000 0x5 0x0
#define SAI2_TXFS_GPIO                                 0x1A8 0x408 0x000 0x5 0x0
#define sai2_txfs_gpio   &gpio4 24
#define SAI2_TXFS_AUDIOMIX_PDM_BIT_STREAM02            0x1A8 0x408 0x4C8 0x6 0x6
#define SAI2_TXC_AUDIOMIX_SAI2_TX_BCLK                 0x1AC 0x40C 0x000 0x0 0x0
#define SAI2_TXC_AUDIOMIX_SAI5_TX_DATA02               0x1AC 0x40C 0x000 0x1 0x0
#define SAI2_TXC_CAN1_RX                               0x1AC 0x40C 0x54C 0x3 0x1
#define SAI2_TXC_GPIO4_IO25                            0x1AC 0x40C 0x000 0x5 0x0
#define SAI2_TXC_GPIO                                  0x1AC 0x40C 0x000 0x5 0x0
#define sai2_txc_gpio   &gpio4 25 
#define SAI2_TXC_AUDIOMIX_PDM_BIT_STREAM01             0x1AC 0x40C 0x4C4 0x6 0x6
#define SAI2_TXD_AUDIOMIX_SAI2_TX_DATA00              0x1B0 0x410 0x000 0x0 0x0
#define SAI2_TXD_AUDIOMIX_SAI5_TX_DATA03              0x1B0 0x410 0x000 0x1 0x0
#define SAI2_TXD_ENET_QOS_1588_EVENT2_IN              0x1B0 0x410 0x000 0x2 0x0
#define SAI2_TXD_CAN2_TX                              0x1B0 0x410 0x000 0x3 0x0
#define SAI2_TXD_ENET_QOS_1588_EVENT2_AUX_IN          0x1B0 0x410 0x000 0x4 0x0
#define SAI2_TXD_GPIO4_IO26                           0x1B0 0x410 0x000 0x5 0x0
#define SAI2_TXD_GPIO                                 0x1B0 0x410 0x000 0x5 0x0
#define sai2_txd_gpio   &gpio4 26 
#define SAI2_MCLK_AUDIOMIX_SAI2_MCLK                   0x1B4 0x414 0x000 0x0 0x0
#define SAI2_MCLK_AUDIOMIX_SAI5_MCLK                   0x1B4 0x414 0x4F0 0x1 0x2
#define SAI2_MCLK_ENET_QOS_1588_EVENT3_IN              0x1B4 0x414 0x000 0x2 0x0
#define SAI2_MCLK_CAN2_RX                              0x1B4 0x414 0x550 0x3 0x1
#define SAI2_MCLK_ENET_QOS_1588_EVENT3_AUX_IN          0x1B4 0x414 0x000 0x4 0x0
#define SAI2_MCLK_GPIO4_IO27                           0x1B4 0x414 0x000 0x5 0x0
#define SAI2_MCLK_GPIO                                 0x1B4 0x414 0x000 0x5 0x0
#define sai2_mclk_gpio   &gpio4 27 
#define SAI2_MCLK_AUDIOMIX_SAI3_MCLK                   0x1B4 0x414 0x4E0 0x6 0x1
#define SPIN188_AUDIOMIX_SAI3_RX_SYNC                0x1B8 0x418 0x000 0x0 0x0
#define SPIN188_AUDIOMIX_SAI2_RX_DATA01              0x1B8 0x418 0x4DC 0x1 0x1
#define SPIN188_AUDIOMIX_SAI5_RX_SYNC                0x1B8 0x418 0x508 0x2 0x2
#define SPIN188_AUDIOMIX_SAI3_RX_DATA01              0x1B8 0x418 0x000 0x3 0x0
#define SPIN188_AUDIOMIX_SPDIF1_IN                   0x1B8 0x418 0x544 0x4 0x2
#define SPIN188_GPIO4_IO28                           0x1B8 0x418 0x000 0x5 0x0
#define SPIN188_GPIO                                 0x1B8 0x418 0x000 0x5 0x0
#define spin188_gpio   &gpio4 28 
#define SPIN188_AUDIOMIX_PDM_BIT_STREAM00            0x1B8 0x418 0x4C0 0x6 0x5
#define SPIN186_AUDIOMIX_SAI3_RX_BCLK                 0x1BC 0x41C 0x000 0x0 0x0
#define SPIN186_AUDIOMIX_SAI2_RX_DATA02               0x1BC 0x41C 0x000 0x1 0x0
#define SPIN186_AUDIOMIX_SAI5_RX_BCLK                 0x1BC 0x41C 0x4F4 0x2 0x2
#define SPIN186_GPT1_CLK                              0x1BC 0x41C 0x59C 0x3 0x0
#define SPIN186_UART2_DCE_CTS                         0x1BC 0x41C 0x000 0x4 0x0
#define SPIN186_UART2_DTE_RTS                         0x1BC 0x41C 0x5EC 0x4 0x2
#define SPIN186_GPIO4_IO29                            0x1BC 0x41C 0x000 0x5 0x0
#define SPIN186_GPIO                                  0x1BC 0x41C 0x000 0x5 0x0
#define spin186_gpio   &gpio4 29 
#define SPIN186_AUDIOMIX_PDM_CLK                      0x1BC 0x41C 0x000 0x6 0x0
#define SPIN184_AUDIOMIX_SAI3_RX_DATA00               0x1C0 0x420 0x4E4 0x0 0x1
#define SPIN184_AUDIOMIX_SAI2_RX_DATA03               0x1C0 0x420 0x000 0x1 0x0
#define SPIN184_AUDIOMIX_SAI5_RX_DATA00               0x1C0 0x420 0x4F8 0x2 0x2
#define SPIN184_UART2_DCE_RTS                         0x1C0 0x420 0x5EC 0x4 0x3
#define SPIN184_UART2_DTE_CTS                         0x1C0 0x420 0x000 0x4 0x0
#define SPIN184_GPIO4_IO30                            0x1C0 0x420 0x000 0x5 0x0
#define SPIN184_GPIO                                  0x1C0 0x420 0x000 0x5 0x0
#define spin184_gpio   &gpio4 30 
#define SPIN184_AUDIOMIX_PDM_BIT_STREAM01             0x1C0 0x420 0x4C4 0x6 0x7
#define SPIN73_AUDIOMIX_SAI3_TX_SYNC                0x1C4 0x424 0x4EC 0x0 0x1
#define SPIN73_AUDIOMIX_SAI2_TX_DATA01              0x1C4 0x424 0x000 0x1 0x0
#define SPIN73_AUDIOMIX_SAI5_RX_DATA01              0x1C4 0x424 0x4FC 0x2 0x2
#define SPIN73_AUDIOMIX_SAI3_TX_DATA01              0x1C4 0x424 0x000 0x3 0x0
#define SPIN73_UART2_DCE_RX                         0x1C4 0x424 0x5F0 0x4 0x4
#define SPIN73_UART2_DTE_TX                         0x1C4 0x424 0x000 0x4 0x0
#define SPIN73_GPIO4_IO31                           0x1C4 0x424 0x000 0x5 0x0
#define SPIN73_GPIO                                 0x1C4 0x424 0x000 0x5 0x0
#define spin73_gpio   &gpio4 31 
#define SPIN73_AUDIOMIX_PDM_BIT_STREAM03            0x1C4 0x424 0x4CC 0x6 0x6
#define SPIN79_AUDIOMIX_SAI3_TX_BCLK                 0x1C8 0x428 0x4E8 0x0 0x1
#define SPIN79_AUDIOMIX_SAI2_TX_DATA02               0x1C8 0x428 0x000 0x1 0x0
#define SPIN79_AUDIOMIX_SAI5_RX_DATA02               0x1C8 0x428 0x500 0x2 0x2
#define SPIN79_GPT1_CAPTURE1                         0x1C8 0x428 0x594 0x3 0x0
#define SPIN79_UART2_DCE_TX                          0x1C8 0x428 0x000 0x4 0x0
#define SPIN79_UART2_DTE_RX                          0x1C8 0x428 0x5F0 0x4 0x5
#define SPIN79_GPIO5_IO00                            0x1C8 0x428 0x000 0x5 0x0
#define SPIN79_GPIO                                  0x1C8 0x428 0x000 0x5 0x0
#define spin79_gpio   &gpio5 0 
#define SPIN79_AUDIOMIX_PDM_BIT_STREAM02             0x1C8 0x428 0x4C8 0x6 0x7
#define SPIN146_AUDIOMIX_SAI3_TX_DATA00               0x1CC 0x42C 0x000 0x0 0x0
#define SPIN146_AUDIOMIX_SAI2_TX_DATA03               0x1CC 0x42C 0x000 0x1 0x0
#define SPIN146_AUDIOMIX_SAI5_RX_DATA03               0x1CC 0x42C 0x504 0x2 0x2
#define SPIN146_GPT1_CAPTURE2                         0x1CC 0x42C 0x598 0x3 0x0
#define SPIN146_AUDIOMIX_SPDIF1_EXT_CLK               0x1CC 0x42C 0x548 0x4 0x0
#define SPIN146_GPIO5_IO01                            0x1CC 0x42C 0x000 0x5 0x0
#define SPIN146_GPIO                                  0x1CC 0x42C 0x000 0x5 0x0
#define spin146_gpio   &gpio5 1 
#define SPIN69_AUDIOMIX_SAI3_MCLK                   0x1D0 0x430 0x4E0 0x0 0x2
#define SPIN69_PWM4_OUT                             0x1D0 0x430 0x000 0x1 0x0
#define SPIN69_AUDIOMIX_SAI5_MCLK                   0x1D0 0x430 0x4F0 0x2 0x3
#define SPIN69_AUDIOMIX_SPDIF1_OUT                  0x1D0 0x430 0x000 0x4 0x0
#define SPIN69_GPIO5_IO02                           0x1D0 0x430 0x000 0x5 0x0
#define SPIN69_GPIO                                 0x1D0 0x430 0x000 0x5 0x0
#define spin69_gpio   &gpio5 2 
#define SPIN69_AUDIOMIX_SPDIF1_IN                   0x1D0 0x430 0x544 0x6 0x3
#define SPIN161_AUDIOMIX_SPDIF1_OUT                   0x1D4 0x434 0x000 0x0 0x0
#define SPIN161_PWM3_OUT                              0x1D4 0x434 0x000 0x1 0x0
#define SPIN161_I2C5_SCL                              0x1D4 0x434 0x5C4 0x2 0x2
#define SPIN161_GPT1_COMPARE1                         0x1D4 0x434 0x000 0x3 0x0
#define SPIN161_CAN1_TX                               0x1D4 0x434 0x000 0x4 0x0
#define SPIN161_GPIO5_IO03                            0x1D4 0x434 0x000 0x5 0x0
#define SPIN161_GPIO                                  0x1D4 0x434 0x000 0x5 0x0
#define spin161_gpio   &gpio5 3 
#define SPIN159_AUDIOMIX_SPDIF1_IN                    0x1D8 0x438 0x544 0x0 0x4
#define SPIN159_PWM2_OUT                              0x1D8 0x438 0x000 0x1 0x0
#define SPIN159_I2C5_SDA                              0x1D8 0x438 0x5C8 0x2 0x2
#define SPIN159_GPT1_COMPARE2                         0x1D8 0x438 0x000 0x3 0x0
#define SPIN159_CAN1_RX                               0x1D8 0x438 0x54C 0x4 0x2
#define SPIN159_GPIO5_IO04                            0x1D8 0x438 0x000 0x5 0x0
#define SPIN159_GPIO                                  0x1D8 0x438 0x000 0x5 0x0
#define spin159_gpio   &gpio5 4 
#define SPIN163_GPT1_COMPARE3                    0x1DC 0x43C 0x000 0x3 0x0
#define SPIN163_GPIO5_IO05                       0x1DC 0x43C 0x000 0x5 0x0
#define SPIN163_GPIO                             0x1DC 0x43C 0x000 0x5 0x0
#define spin163_gpio   &gpio5 5  
#define SPIN163_AUDIOMIX_SPDIF1_EXT_CLK          0x1DC 0x43C 0x548 0x0 0x1
#define SPIN163_PWM1_OUT                         0x1DC 0x43C 0x000 0x1 0x0
#define SPIN19_ECSPI1_SCLK                        0x1E0 0x440 0x558 0x0 0x0
#define SPIN19_UART3_DCE_RX                       0x1E0 0x440 0x5F8 0x1 0x4
#define SPIN19_UART3_DTE_TX                       0x1E0 0x440 0x000 0x1 0x0
#define SPIN19_I2C1_SCL                           0x1E0 0x440 0x5A4 0x2 0x1
#define SPIN19_AUDIOMIX_SAI7_RX_SYNC              0x1E0 0x440 0x538 0x3 0x1
#define SPIN19_GPIO5_IO06                         0x1E0 0x440 0x000 0x5 0x0
#define SPIN19_GPIO                               0x1E0 0x440 0x000 0x5 0x0
#define spin19_gpio   &gpio5 6 
#define SPIN21_ECSPI1_MOSI                        0x1E4 0x444 0x560 0x0 0x0
#define SPIN21_UART3_DCE_TX                       0x1E4 0x444 0x000 0x1 0x0
#define SPIN21_UART3_DTE_RX                       0x1E4 0x444 0x5F8 0x1 0x5
#define SPIN21_I2C1_SDA                           0x1E4 0x444 0x5A8 0x2 0x1
#define SPIN21_AUDIOMIX_SAI7_RX_BCLK              0x1E4 0x444 0x530 0x3 0x1
#define SPIN21_GPIO5_IO07                         0x1E4 0x444 0x000 0x5 0x0
#define SPIN21_GPIO                               0x1E4 0x444 0x000 0x5 0x0
#define spin21_gpio     &gpio5 7
#define SPIN22_ECSPI1_MISO                        0x1E8 0x448 0x55C 0x0 0x0
#define SPIN22_UART3_DCE_CTS                      0x1E8 0x448 0x000 0x1 0x0
#define SPIN22_UART3_DTE_RTS                      0x1E8 0x448 0x5F4 0x1 0x2
#define SPIN22_I2C2_SCL                           0x1E8 0x448 0x5AC 0x2 0x1
#define SPIN22_AUDIOMIX_SAI7_RX_DATA00            0x1E8 0x448 0x534 0x3 0x1
#define SPIN22_GPIO5_IO08                         0x1E8 0x448 0x000 0x5 0x0
#define SPIN22_GPIO                               0x1E8 0x448 0x000 0x5 0x0
#define spin22_gpio   &gpio5 8 
#define SPIN24_ECSPI1_SS0                          0x1EC 0x44C 0x564 0x0 0x0
#define SPIN24_UART3_DCE_RTS                       0x1EC 0x44C 0x5F4 0x1 0x3
#define SPIN24_UART3_DTE_CTS                       0x1EC 0x44C 0x000 0x1 0x0
#define SPIN24_I2C2_SDA                            0x1EC 0x44C 0x5B0 0x2 0x1
#define SPIN24_AUDIOMIX_SAI7_TX_SYNC               0x1EC 0x44C 0x540 0x3 0x1
#define SPIN24_GPIO5_IO09                          0x1EC 0x44C 0x000 0x5 0x0
#define SPIN24_GPIO                                0x1EC 0x44C 0x000 0x5 0x0
#define spin24_gpio   &gpio5 9 
#define SPI2_SCLK_ECSPI2_SCLK                        0x1F0 0x450 0x568 0x0 0x1
#define SPI2_SCLK_UART4_DCE_RX                       0x1F0 0x450 0x600 0x1 0x6
#define SPI2_SCLK_UART4_DTE_TX                       0x1F0 0x450 0x000 0x1 0x0
#define SPI2_SCLK_I2C3_SCL                           0x1F0 0x450 0x5B4 0x2 0x3
#define SPI2_SCLK_AUDIOMIX_SAI7_TX_BCLK              0x1F0 0x450 0x53C 0x3 0x1
#define SPI2_SCLK_GPIO5_IO10                         0x1F0 0x450 0x000 0x5 0x0
#define SPI2_SCLK_GPIO                               0x1F0 0x450 0x000 0x5 0x0
#define spi2_sclk_gpio   &gpio5 10 
#define SPI2_MOSI_ECSPI2_MOSI                        0x1F4 0x454 0x570 0x0 0x1
#define SPI2_MOSI_UART4_DCE_TX                       0x1F4 0x454 0x000 0x1 0x0
#define SPI2_MOSI_UART4_DTE_RX                       0x1F4 0x454 0x600 0x1 0x7
#define SPI2_MOSI_I2C3_SDA                           0x1F4 0x454 0x5B8 0x2 0x3
#define SPI2_MOSI_AUDIOMIX_SAI7_TX_DATA00            0x1F4 0x454 0x000 0x3 0x0
#define SPI2_MOSI_GPIO5_IO11                         0x1F4 0x454 0x000 0x5 0x0
#define SPI2_MOSI_GPIO                               0x1F4 0x454 0x000 0x5 0x0
#define spi2_mosi_gpio   &gpio5 11 
#define SPI2_MISO_GPIO5_IO12                         0x1F8 0x458 0x000 0x5 0x0
#define SPI2_MISO_GPIO                               0x1F8 0x458 0x000 0x5 0x0
#define spi2_miso_gpio   &gpio5 12 
#define SPI2_MISO_ECSPI2_MISO                        0x1F8 0x458 0x56C 0x0 0x1
#define SPI2_MISO_UART4_DCE_CTS                      0x1F8 0x458 0x000 0x1 0x0
#define SPI2_MISO_UART4_DTE_RTS                      0x1F8 0x458 0x5FC 0x1 0x2
#define SPI2_MISO_I2C4_SCL                           0x1F8 0x458 0x5BC 0x2 0x4
#define SPI2_MISO_AUDIOMIX_SAI7_MCLK                 0x1F8 0x458 0x52C 0x3 0x1
#define SPI2_MISO_CCM_CLKO1                          0x1F8 0x458 0x000 0x4 0x0
#define SPI2_SS0_ECSPI2_SS0                          0x1FC 0x45C 0x574 0x0 0x1
#define SPI2_SS0_UART4_DCE_RTS                       0x1FC 0x45C 0x5FC 0x1 0x3
#define SPI2_SS0_UART4_DTE_CTS                       0x1FC 0x45C 0x000 0x1 0x0
#define SPI2_SS0_I2C4_SDA                            0x1FC 0x45C 0x5C0 0x2 0x4
#define SPI2_SS0_CCM_CLKO2                           0x1FC 0x45C 0x000 0x4 0x0
#define SPI2_SS0_GPIO5_IO13                          0x1FC 0x45C 0x000 0x5 0x0
#define SPI2_SS0_GPIO                                0x1FC 0x45C 0x000 0x5 0x0
#define spi2_ss0_gpio   &gpio5 13 
#define SPIN94_I2C1_SCL                              0x200 0x460 0x5A4 0x0 0x2
#define SPIN94_ENET_QOS_MDC                          0x200 0x460 0x000 0x1 0x0
#define SPIN94_ECSPI1_SCLK                           0x200 0x460 0x558 0x3 0x1
#define SPIN94_GPIO5_IO14                            0x200 0x460 0x000 0x5 0x0
#define SPIN94_GPIO                                  0x200 0x460 0x000 0x5 0x0
#define spin94_gpio   &gpio5 14 
#define SPIN96_I2C1_SDA                              0x204 0x464 0x5A8 0x0 0x2
#define SPIN96_ENET_QOS_MDIO                         0x204 0x464 0x590 0x1 0x2
#define SPIN96_ECSPI1_MOSI                           0x204 0x464 0x560 0x3 0x1
#define SPIN96_GPIO5_IO15                            0x204 0x464 0x000 0x5 0x0
#define SPIN96_GPIO                                  0x204 0x464 0x000 0x5 0x0
#define spin96_gpio   &gpio5 15 
#define SPIN196_I2C2_SCL                              0x208 0x468 0x5AC 0x0 0x2
#define SPIN196_ENET_QOS_1588_EVENT1_IN               0x208 0x468 0x000 0x1 0x0
#define SPIN196_USDHC3_CD_B                           0x208 0x468 0x608 0x2 0x3
#define SPIN196_ECSPI1_MISO                           0x208 0x468 0x55C 0x3 0x1
#define SPIN196_ENET_QOS_1588_EVENT1_AUX_IN           0x208 0x468 0x000 0x4 0x0
#define SPIN196_GPIO5_IO16                            0x208 0x468 0x000 0x5 0x0
#define SPIN196_GPIO                                  0x208 0x468 0x000 0x5 0x0
#define spin196_gpio   &gpio5 16 
#define SPIN194_I2C2_SDA                              0x20C 0x46C 0x5B0 0x0 0x2
#define SPIN194_ENET_QOS_1588_EVENT1_OUT              0x20C 0x46C 0x000 0x1 0x0
#define SPIN194_USDHC3_WP                             0x20C 0x46C 0x634 0x2 0x3
#define SPIN194_ECSPI1_SS0                            0x20C 0x46C 0x564 0x3 0x1
#define SPIN194_GPIO5_IO17                            0x20C 0x46C 0x000 0x5 0x0
#define SPIN194_GPIO                                  0x20C 0x46C 0x000 0x5 0x0
#define spin194_gpio   &gpio5 17 
#define I2C3_SCL_I2C3_SCL                              0x210 0x470 0x5B4 0x0 0x4
#define I2C3_SCL_PWM4_OUT                              0x210 0x470 0x000 0x1 0x0
#define I2C3_SCL_GPT2_CLK                              0x210 0x470 0x000 0x2 0x0
#define I2C3_SCL_ECSPI2_SCLK                           0x210 0x470 0x568 0x3 0x2
#define I2C3_SCL_GPIO5_IO18                            0x210 0x470 0x000 0x5 0x0
#define I2C3_SCL_GPIO                                  0x210 0x470 0x000 0x5 0x0
#define i2c3_scl_gpio   &gpio5 18 
#define I2C3_SDA_I2C3_SDA                              0x214 0x474 0x5B8 0x0 0x4
#define I2C3_SDA_PWM3_OUT                              0x214 0x474 0x000 0x1 0x0
#define I2C3_SDA_GPT3_CLK                              0x214 0x474 0x000 0x2 0x0
#define I2C3_SDA_ECSPI2_MOSI                           0x214 0x474 0x570 0x3 0x2
#define I2C3_SDA_GPIO5_IO19                            0x214 0x474 0x000 0x5 0x0
#define I2C3_SDA_GPIO                                  0x214 0x474 0x000 0x5 0x0
#define i2c3_sda_gpio   &gpio5 19 
#define SPIN115_I2C4_SCL                              0x218 0x478 0x5BC 0x0 0x5
#define SPIN115_PWM2_OUT                              0x218 0x478 0x000 0x1 0x0
#define SPIN115_PCIE_CLKREQ_B                         0x218 0x478 0x5A0 0x2 0x0
#define SPIN115_ECSPI2_MISO                           0x218 0x478 0x56C 0x3 0x2
#define SPIN115_GPIO                                  0x218 0x478 0x000 0x5 0x0
#define spin115_gpio   &gpio5 20 
#define SPIN121_I2C4_SDA                              0x21C 0x47C 0x5C0 0x0 0x5
#define SPIN121_PWM1_OUT                              0x21C 0x47C 0x000 0x1 0x0
#define SPIN121_ECSPI2_SS0                            0x21C 0x47C 0x574 0x3 0x2
#define SPIN121_GPIO5_IO21                            0x21C 0x47C 0x000 0x5 0x0
#define SPIN121_GPIO                                  0x21C 0x47C 0x000 0x5 0x0
#define spin_gpio   &gpio5 21 
#define SPIN33_UART1_DCE_RX                         0x220 0x480 0x5E8 0x0 0x4
#define SPIN33_UART1_DTE_TX                         0x220 0x480 0x000 0x0 0x0
#define SPIN33_ECSPI3_SCLK                          0x220 0x480 0x000 0x1 0x0
#define SPIN33_GPIO5_IO22                           0x220 0x480 0x000 0x5 0x0
#define SPIN33_GPIO                                 0x220 0x480 0x000 0x5 0x0
#define spin33_gpio   &gpio5 22 
#define SPIN35_UART1_DCE_TX                         0x224 0x484 0x000 0x0 0x0
#define SPIN35_UART1_DTE_RX                         0x224 0x484 0x5E8 0x0 0x5
#define SPIN35_ECSPI3_MOSI                          0x224 0x484 0x000 0x1 0x0
#define SPIN35_GPIO5_IO23                           0x224 0x484 0x000 0x5 0x0
#define SPIN35_GPIO                                 0x224 0x484 0x000 0x5 0x0
#define spin35_gpio   &gpio5 23 
#define SPIN36_UART2_DCE_RX                         0x228 0x488 0x5F0 0x0 0x6
#define SPIN36_UART2_DTE_TX                         0x228 0x488 0x000 0x0 0x0
#define SPIN36_ECSPI3_MISO                          0x228 0x488 0x000 0x1 0x0
#define SPIN36_GPT1_COMPARE3                        0x228 0x488 0x000 0x3 0x0
#define SPIN36_GPIO5_IO24                           0x228 0x488 0x000 0x5 0x0
#define SPIN36_GPIO                                 0x228 0x488 0x000 0x5 0x0
#define spin36_gpio   &gpio5 24 
#define SPIN38_UART2_DCE_TX                         0x22C 0x48C 0x000 0x0 0x0
#define SPIN38_UART2_DTE_RX                         0x22C 0x48C 0x5F0 0x0 0x7
#define SPIN38_ECSPI3_SS0                           0x22C 0x48C 0x000 0x1 0x0
#define SPIN38_GPT1_COMPARE2                        0x22C 0x48C 0x000 0x3 0x0
#define SPIN38_GPIO5_IO25                           0x22C 0x48C 0x000 0x5 0x0
#define SPIN38_GPIO                                 0x22C 0x48C 0x000 0x5 0x0
#define spin38_gpio   &gpio5 25 
#define SPIN27_UART3_DCE_RX                         0x230 0x490 0x5F8 0x0 0x6
#define SPIN27_UART3_DTE_TX                         0x230 0x490 0x000 0x0 0x0
#define SPIN27_UART1_DCE_CTS                        0x230 0x490 0x000 0x1 0x0
#define SPIN27_UART1_DTE_RTS                        0x230 0x490 0x5E4 0x1 0x4
#define SPIN27_USDHC3_RESET_B                       0x230 0x490 0x000 0x2 0x0
#define SPIN27_GPT1_CAPTURE2                        0x230 0x490 0x598 0x3 0x1
#define SPIN27_CAN2_TX                              0x230 0x490 0x000 0x4 0x0
#define SPIN27_GPIO5_IO26                           0x230 0x490 0x000 0x5 0x0
#define SPIN27_GPIO                                 0x230 0x490 0x000 0x5 0x0
#define spin27_gpio   &gpio5 26 
#define SPIN25_UART3_DCE_TX                         0x234 0x494 0x000 0x0 0x0
#define SPIN25_UART3_DTE_RX                         0x234 0x494 0x5F8 0x0 0x7
#define SPIN25_UART1_DCE_RTS                        0x234 0x494 0x5E4 0x1 0x5
#define SPIN25_UART1_DTE_CTS                        0x234 0x494 0x000 0x1 0x0
#define SPIN25_USDHC3_VSELECT                       0x234 0x494 0x000 0x2 0x0
#define SPIN25_GPT1_CLK                             0x234 0x494 0x59C 0x3 0x1
#define SPIN25_CAN2_RX                              0x234 0x494 0x550 0x4 0x2
#define SPIN25_GPIO5_IO27                           0x234 0x494 0x000 0x5 0x0
#define SPIN25_GPIO                                 0x234 0x494 0x000 0x5 0x0
#define spin25_gpio   &gpio5 27 
#define SPIN34_UART4_DCE_RX                         0x238 0x498 0x600 0x0 0x8
#define SPIN34_UART4_DTE_TX                         0x238 0x498 0x000 0x0 0x0
#define SPIN34_UART2_DCE_CTS                        0x238 0x498 0x000 0x1 0x0
#define SPIN34_UART2_DTE_RTS                        0x238 0x498 0x5EC 0x1 0x4
#define SPIN34_PCIE_CLKREQ_B                        0x238 0x498 0x5A0 0x2 0x1
#define SPIN34_GPT1_COMPARE1                        0x238 0x498 0x000 0x3 0x0
#define SPIN34_I2C6_SCL                             0x238 0x498 0x5CC 0x4 0x2
#define SPIN34_GPIO5_IO28                           0x238 0x498 0x000 0x5 0x0
#define SPIN34_GPIO                                 0x238 0x498 0x000 0x5 0x0
#define spin34_gpio   &gpio5 28 
#define SPIN32_UART4_DCE_TX                         0x23C 0x49C 0x000 0x0 0x0
#define SPIN32_UART4_DTE_RX                         0x23C 0x49C 0x600 0x0 0x9
#define SPIN32_UART2_DCE_RTS                        0x23C 0x49C 0x5EC 0x1 0x5
#define SPIN32_UART2_DTE_CTS                        0x23C 0x49C 0x000 0x1 0x0
#define SPIN32_GPT1_CAPTURE1                        0x23C 0x49C 0x594 0x3 0x1
#define SPIN32_I2C6_SDA                             0x23C 0x49C 0x5D0 0x4 0x2
#define SPIN32_GPIO5_IO29                           0x23C 0x49C 0x000 0x5 0x0
#define SPIN32_GPIO                                 0x23C 0x49C 0x000 0x5 0x0
#define spin32_gpio   &gpio5 29 
#define SPIN130_HDMIMIX_HDMI_SCL                  0x240 0x4A0 0x000 0x0 0x0
#define SPIN130_I2C5_SCL                          0x240 0x4A0 0x5C4 0x3 0x3
#define SPIN130_CAN1_TX                           0x240 0x4A0 0x000 0x4 0x0
#define SPIN130_GPIO                              0x240 0x4A0 0x000 0x5 0x0
#define spin130_gpio   &gpio3 26 
#define SPIN149_HDMIMIX_HDMI_SDA                  0x244 0x4A4 0x000 0x0 0x0
#define SPIN149_I2C5_SDA                          0x244 0x4A4 0x5C8 0x3 0x3
#define SPIN149_CAN1_RX                           0x244 0x4A4 0x54C 0x4 0x3
#define SPIN149_GPIO3_IO27                        0x244 0x4A4 0x000 0x5 0x0
#define SPIN149_GPIO                              0x244 0x4A4 0x000 0x5 0x0
#define spin149_gpio   &gpio3 27 
#define BPIN54_HDMIMIX_HDMI_CEC                      0x248 0x4A8 0x000 0x0 0x0
#define BPIN54_I2C6_SCL                              0x248 0x4A8 0x5CC 0x3 0x3
#define BPIN54_CAN2_TX                               0x248 0x4A8 0x000 0x4 0x0
#define BPIN54_GPIO3_IO28                            0x248 0x4A8 0x000 0x5 0x0
#define BPIN54_GPIO                                  0x248 0x4A8 0x000 0x5 0x0
#define bpin54_gpio   &gpio3 28 
#define BPIN48_HDMIMIX_HDMI_HPD                      0x24C 0x4AC 0x000 0x0 0x0
#define BPIN48_AUDIOMIX_HDMI_HPD_O                   0x24C 0x4AC 0x000 0x1 0x0
#define BPIN48_I2C6_SDA                              0x24C 0x4AC 0x5D0 0x3 0x3
#define BPIN48_CAN2_RX                               0x24C 0x4AC 0x550 0x4 0x3
#define BPIN48_GPIO3_IO29                            0x24C 0x4AC 0x000 0x5 0x0
#define BPIN48_GPIO                                  0x24C 0x4AC 0x000 0x5 0x0
#define bpin48_gpio   &gpio3 29 


#endif /* __DTS_IMX8MP_PINFUNC_H */
