.comment arachne-pnr 0.1+ (git sha1 ebe5a35, x86_64-w64-mingw32-g++ 5.3.0 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000011000000010
000000001000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000011000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
001000000000000000
000000000001000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000000111000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000001100000
000000000000000010
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 17 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 0
001000000000000000
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000100000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000010000100000000
010000000000000000000000001011000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000010000000000000000000101000000
000000000000000000000011111001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000011000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
001000000001011000000000000101111000101000000000000010
000000000000100011000000001001101110100100000000000000
110000000100000000000000000000000000000000000000000000
010000000100010000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000100000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000110000000
000000000000000001000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000100001000000000010000000000000000000101000000
000000000000001111000011110001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 1
000000000000001000000110010001011111101100010000000000
000000000000001101000011110001111100101100100001000000
001000000000001000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
010000001000000000000000001101111111101100010000000000
010000000000000000000000000001011001101100100000100000
000000000000000000000000000000000000000000000100000000
000000000000000011000000000011000000000010000000000000
000000000000000011100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000001111000000001011000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000010000111000000000010000000000000
.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
010000000000000111100111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000001101011000011100100000000010
000000000000000000000000001001011100011100010000000000
000000000000000111100111001000000000000000000100100000
000000000000000000100100000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 1
000000000000000000000000010000000000000000000000000000
000000001100010001000011110000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000001101000000000010100000000000
010000000000001011000000000001001100000001100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 17 1
000000000110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000110000000
010000000000000000000100000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000001111000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000000010001100000000010100000000001
000000000000000111000010001001001000000001100000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000111000000000010000000000000
000000000000001011100000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000010010011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000101000000
110000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100100000
000000000000000000000011100101000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 1
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000011111011000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 1
000000001000100000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 1
000000000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 1
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000001100000001001111010001001000000000100
000000000000000000000011111001101100001010000000000000
001000000000001000000010110001100000001111000000000000
000000000000000001000110100000000000110000110000000000
010100000000000000000000000111100000000001000100000000
010100001010000000000000001011000000000011000110000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000010001000000000000000100100000
000000001000000111000011111011000000000001000100000000
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 5 2
000000000000000111100111100101100000000000001000000000
000000000000000000100100000000000000000000000000001000
001000000000000000000000000011100000000000001000000000
000000000000000000000000000000101001000000000000000000
110000000000000000000110010011101001111100001000000000
110000000000000000000010000000101010111100000000000000
000000000000001111100000000111101000111100001000000000
000000000000000101000000000000001001111100000000000000
000000000000000000000000000001001000000011110000000000
000000000000000000000000000000000000111100000000000000
000000000110000000000110110111101010000011110000000000
000000000000000000000010100000010000111100000000000000
000000000000000000000010010011101010000011110000000000
000000000000000000000111110000110000111100000000000000
000000000000000101110000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
.logic_tile 6 2
000000001110000111100000001000000000000010000000000000
000000000000000000100000001011000000000000000000000000
001000000000000000000000011000000000000010000000000000
000000000000001011000010100101000000000000000000000000
110100000000000111100000001000000000000010000000000000
010000000000010000100000001101000000000000000000000000
000000000000000101100110010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000010101100000000000011110011000000000000000000000000
000000000000000000000000010101100000000000000100000000
000000000000001111000010000001000000000001000100000000
000000000000000000000000000101100001000010000100000000
000000000000000000000000000101101000000000010100000000
110000000000000000000000000001100000000000000100000000
000000000000000000000000000001100000000001000100000000
.logic_tile 7 2
000000000000100101100010010001000000000000001000000000
000000000000000000000110100000000000000000000000001000
001000000000001000000000000000000000000000001000000000
000000000000000101000000000000001010000000000000000000
110000000000001000000000000000000000000000001000000000
110000000000000101000000000000001001000000000000000000
000000000000000101100000010000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000010000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000111100000000100000
000000000000000000000000000000000000111100000000000000
000000000000000000000011101000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 2
000000100000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 2
000000001000010000000111010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
001010000000000000000000000000000000000000000101000000
000001000000000000000000001001000000000010000000000000
010000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000101010000000000000000000000000000000000000000
000110000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000001001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001010000000001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 12 2
000000100000000000000000011101111001001001000000000000
000001000000000000000011111001101111001010000000100000
001000000000000011100000000000000000000000000100000000
000000000000000000000011001011000000000010000000000010
011000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001000000000000000011000000000000000000100000000
000000001000000000000010000011000000000010000000000001
000000000000000000000011101000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000111000011100000000000000000000000000000
000000000001000000100100000000000000000000000000000000
.logic_tile 13 2
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000001000000000000000000100000100
000011100000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000000000000000000000000000000000000100100000
000001000000000111000011100011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000001010000000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000
.logic_tile 14 2
000001000110000000000000001101100000000000100000000100
000000000000000000000000000001001010000000000000000000
001001000000000011100000000000000000000000000000000000
000000100000000011000000000000000000000000000000000000
010001000110010001000011000000000000000000000000000000
100010100000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000100000000000000011101110000110000000000010
000000000000000000000000001101011010000101000000000000
000100001100000001100000001000000000000000000100000000
000100000000000000000000000001000000000010000000000000
000010000001100000000000010000000000000000000000000000
000001000001100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 2
000001000110000000000000000000000000000000000100000001
000000000110000111000000000001000000000010000000000000
001001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000001110000000000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010001000000000010000000000000000000110000000
000000000000000011000011010011000000000010000000000000
000000100001010000000000000000000000000000000100000000
000001000000100000000000000111000000000010000000000001
.logic_tile 16 2
000010000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000001000000000000000000100000000
110000000000000000000000000011000000000010000000100000
000000001100000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000110000111000000000000000000000000000000000000
000010100000010000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000010
000000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 17 2
000000000000000000000000000000000000000000000101000000
000000000000000000000011100111000000000010000000000000
001000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
110000000000000000000000000000000000000000000100000010
110000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001110000011000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010000000000000000000000100000010
000000000000011111100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 2
000000000100000000000000001101100001000001010000000010
000000000000010000000000000011101101000010010000000000
001000000000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
110000000111010000000000000000000000000000000100000010
110100100000000000000000000011000000000010000000000000
000000000000000000000000011000000000000000000101000000
000000001000000000000010001011000000000010000000000000
000000000000101000000000000000000000000000000100000000
000000000000000111000011111011000000000010000000000000
000000000000001000000111000000000000000000000100000010
000000000000101001000111110111000000000010000000000000
000000000010100000000010001000000000000000000100000000
000000000001010001000100001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 19 2
000000001000000000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
001000000001010000000111111001111000101000000000000010
000000000000000011010011110011011101100100000000000000
110000000001000000000000001101111000101000000000000010
110010100000000000000000001101011100100100000000000000
000000000000001000000110000000000000000000000000000000
000000000100010101000011000000000000000000000000000000
000001000110001000000111101101111000101000000000000000
000000000000001111000100001111111100100100000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000110100000000000000000000100000000
000000001000000000000000001001000000000010000000000000
.logic_tile 20 2
000000000000001111000010000001000000000001000000000000
000000001110001011100010001101000000000011000010000000
001100000000100111100000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
110000000000010000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000001000000000000000000000010
000010001110000000000000001001000000000001000000000000
000001100001000000000000010000000000000000000100000000
000001100000000000000011001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000000001000000000010000000000000
.logic_tile 21 2
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000010000000000000000000000000000
000000000000001101000010110000000000000000000000000000
010000000000100000000111100000000000000000000000000000
110000000001000000000100000000000000000000000000000000
000000000000000000000000001001111001111100110001000000
000000000001000000000011011101101111111101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000000000000000000000011000000000000000000100000001
000000001100000000010010110011000000000010000000000000
.logic_tile 22 2
000000001000000000000000000101101101000110000000000000
000000000000000000000000001011101101000101000010000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010100000001111100000010000000000000000000000000000
000010100000011011000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100000001000000000000000011000000000010000000000000
001000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 2
000011100000001111100010000001101100101000000001000000
000010100000000011100000001111111000100100000000000000
001000000001000000000111100000000000000000000100000001
000000000000000000000100000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 2
000000000000001000000000000101000000000010000000000001
000000000000000001000000000011100000000000000000000000
001000000000000000000110000011100001000000000000000000
000000000000000000000000001101101100000000010000000000
010000000000001001100010001101000000000001000001000100
110000000000000001000011000101000000000000000000000000
000000001100000001100110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000001000000000001011100000000000100000100000
000001000000000111000000001101101010000000000000000000
000000000000000101100110111111111111000000000000100000
000000000010000000000010101111101001100000000000000000
000000000000000000000000000011100000000001000000000000
000000000000000000000000000001000000000000000001000000
110000001010000101100110111000000000000010000100000000
000000000000000000000010101001000000000000000100000000
.logic_tile 28 2
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000000000000000000000001000
001000000000001101100110110000000001000000001000000000
000000000000000001000010000000001001000000000000000000
010010100000000000000110010000001001001100111000000000
010001000000000000000010000000001001110011000000000000
000000000000000101100000000000001001001100110000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000000001011010010000000000
000000000000000000000000000000001110100101100000000000
000000000000000001100110001001100000000000000100000000
000000000000000000000000000001000000000001000100000000
001000000000000000000000001101000000000000000100000000
000000000000000000000000000101100000000001000100000000
110000000000000001100000001101000000000000000100000000
000000000000000000000000000001100000000001000100000000
.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000110000000010
000111010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000001111000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 3
000000000000000000000000001111100001000010100000000000
000000000000000000000000001001101100000001100010000000
001000000000000000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
110010000000000001000000000000000000000000000100000000
110000000000000000000000000101000000000010000000000000
000000000000001000000000001000000000000000000100000001
000000000000001011000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 4 3
000000000000000000000010000000000000000000000000000000
000000100010000000000010000000000000000000000000000000
001001000000000000000111100000000000000000000000000000
000010100000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000000000000001101101000101000000001000000
000000000000000000000011100001111101100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000111000010000000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 3
000000000000110000000000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 3
000000000000100000000111100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000101000000100000000000000000000000000000
000110100001000000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 3
000000000001010000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 3
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000110000000
000000000000100000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 3
000001001110000011100010000000000000000000000100000000
000000000000010111100000000001000000000010000000000010
001000000000000000000000010000000000000000000101000000
010000000000000000000011010001000000000010000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001001000000000010000000000100
000100000000000000000000000000000000000000000100000000
000100001100000000000000001001000000000010000000000100
000001000010001000000000010000000000000000000101000000
000000000000001111000011010011000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000001111000000001111000000000010000000000000
000010001010000000010000001000000000000000000100000001
000000000001000000000011000011000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000010011000000000111000000000010000000000000
.logic_tile 12 3
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
001011000001001000010000000000000000000000000000000000
000011000001010111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000000000010000000011000000000010000010000000
001000000000100000000000010000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 3
000000000000000011100000001000000000000000000100000000
000000001000000000100000000011000000000010000000100000
001000100000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000100000010
010000000000000000000000000111000000000010000000000000
000000000110000000000000001000000000000000000100000000
000000001000000000000000001111000000000010000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000101000000
000000000000000011000000001011000000000010000000000000
000010000000000001010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000101011110101100010001000000
000000000000000000000000001011101100101100100000000000
110001000000010000000110101000000000000000000100000001
010010000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000111100111110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010111000010000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
010000000001000000000000001000000000000000000100000000
010000000000100000000000000001000000000010000001000000
000100001000000000000000001000000000000000000100000000
000100000000000000000000001011000000000010000000000000
000000001110001000000000000000000000000000000101000000
000000000000001111000000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 16 3
000000000000000000000000011000000000000000000100100000
000000000000000000000011110011000000000010000000000000
001000100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100101001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 17 3
000000000000001000000000000000000000000000000100000000
000001001010001111000000000111000000000010000001000000
001000001110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000100000001000000000000000000000000000100000000
000000000000000000010000000001000000000010000000000100
000010000000001000000000001000000000000000000101000000
000001000000001101000000000111000000000010000000000000
.logic_tile 18 3
000001000000000000000000010000000000000000000000000000
000010000100000000000010110000000000000000000000000000
001000100001001101100000001001111101101000000000000000
000000000000000011110000001101001111100100000000000000
110010100000000000000000000001101010111001000000000010
110001000000000000000011011001011100111010000000000000
000000000000000001000000010000000000000000000000000000
000001000001010000100010000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
.logic_tile 19 3
000000000000000000000000001011001011101100000000000010
000000000000000000000000000001001100111100000000000000
001000000001000111100010000101001101101000000000000010
000001000000000101000100001101001111100100000000000000
110000000001010011000000010000000000000000000000000000
010000000001110001100011010000000000000000000000000000
000000001010010000000000001000000000000000000110000000
000000000110000000000000000001000000000010000000000000
000000000000011101100000010000000000000000000000000000
000010100000100011000011100000000000000000000000000000
000000100000000111100000001000000000000000000100000000
000001000000000001100000000011000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000000011100000001000000000000000000100000000
000000000000000000000010011001000000000010000000000001
.logic_tile 20 3
000011001010000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001001000000000000000000001111011100001001000000000000
000000100000000000000000000101111000001010000000000000
010000000000000000000111100000000000000000000100000000
110000000000000000000100000011000000000010000000000001
000100000000000000000000001000000000000000000100000000
000100000000000101000000001011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000101100000000000000010000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001001000000000000000001000000000000000000101000000
000010000000000000010000000011000000000010000000000000
110000000000100000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000100
000000100000000000000011011111000000000010000000000000
.logic_tile 22 3
000000000000001011100111111001101110101100010000000010
000000000000001111000111100101101100101100100000000000
001000000000000000000111000000000000000000000000000000
000001000000000000000110010000000000000000000000000000
010000000000000000000011100101111101001001000000000000
110000000000000000000000001001001001001010000000000000
000000000000001001100000000000000000000000000100000000
000000000000000001000000001011000000000010000000000000
000000001110000000000111100000000000000000000100000000
000000000000000111000000001111000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000011000000000000000000000100000000
000100000000001111000100000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000010100000000000000000000001000000000010000010000000
.logic_tile 23 3
000000001010000000000110100001011110101000000000000010
000000000000000000000010001001111110100100000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000010
000100000000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000001000111001000000000000000000100000100
000000000000000000100000000111000000000010000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
.logic_tile 24 3
000000000100001000000111000000000000000000000101000000
000000000000001111000100000001000000000010000000000000
001000100000000000000000001000000000000000000100000000
000001001000000000000000000011000000000010000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000001000000000000000000001001000000000010000000000100
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 3
000000001000000001000000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
001000000000000000000000001101000001000010100000000000
000000000000000000000000001101101111000001100001000000
010000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000001000000000000000000101000000
000000000000000000000000000111000000000010000000000000
010000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 29 3
000000000000000111100110011001000001000010100000000000
000000000000000000100011111101101100000001100000000001
001000000000000000000000001001011101101000000001000000
000000000000000000000000000101101101100100000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000001000000110000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000000000001000000111000000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000100000000000000000000011000000000010000000000000
.logic_tile 30 3
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 3
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 3
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000010011011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000100000000
010000000000000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 4
000000000100000111100110010000000000000000000000000000
000000000110000000100011110000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
010100000000000001000011000001001001111001000001000000
010000000000000000100010101011011001111010000000000000
000000000000000000000000000001101011101100010000000000
000000000000000000000011101101001011101100100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000100
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 4
000000000000000000000000001000000000000000000100000000
000000000000000000000010000001000000000010000000000001
001000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
.logic_tile 5 4
000010100000001000000000000000000000000000000000000000
000000000000000011000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000100000000
110000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 4
000000000000010111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 4
001001000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001000000000001000000000000000000100000010
000000001000001011000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000010
000000000000000000000000000111000000000010000000000000
000000000100000000000000001000000000000000000100000000
000000000000001001000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000001100001000000100101100111
000000000000000000000000000011101000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 4
000000000001000000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
001100000000000000000000000101001100010111110000000000
000100000000000000000000001101101100100111110001000000
110000000000100000000110111111111100111001000000000000
010000000001010000000110000101011110111010000000000000
000010000000000101000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001111100000010000000000000000000100000010
000000000000001011000011001001000000000010000000000000
000100000000000111000010001000000000000000000100100000
000000000000000000100000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000110100000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000001011000000001111000000000010000000000000
.logic_tile 11 4
000000000110000000000000010011111001011100100000000000
000000000000000000000010001001001100011100010000000100
001000000000000001000000000000000000000000000000000000
000001001110000000100011010000000000000000000000000000
010000100000000000000010000000000000000000000100000000
110001000000100000000011101111000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011011011000000000010000000000001
000000000000001001000000000000000000000000000100000000
000000000000001111100000001101000000000010000000000001
000000000000000000000011001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 4
000000000000001000000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
001010000000010001000000000000000000000000000000000000
000000000110000000100011010000000000000000000000000000
110010000000010000000000001011100001000010100000000000
010000000001110000000000001001101110000001100000000000
000000000001110000000000001000000000000000000101000000
000000001000110000000000000001000000000010000000000000
000000000000000000000000010000000000000000000100100000
000000000000000000000011010001000000000010000000000000
000000000001010000000010000000000000000000000000000000
000000000101100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
.logic_tile 13 4
000000000000101111100010010101101000101100010000000000
000001000000011111000111111101011000101100100000000000
001000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000001101010111001000000000000
010100000000000001000000000011101000111010000000000100
000000000000001000000111100000000000000000000100000000
000000000000001011000000001111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000011001101000000000010000000000010
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 14 4
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000100000000
000000000100000000000000001011000000000010000000000000
000000001001110000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 15 4
000011101110000000000000010001111000101000000001000000
000000100000001001010011111101101000100100000000000000
001000000000000011100011001000000000000000000100000000
010000000000001001100100001011000000000010000000000010
010001000000000000000010100000000000000000000100000000
010010100000000000000000000011000000000010000000100000
000000000001110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000001011100000010000000000000000000100100000
000100001110000011000011001011000000000010000000000000
000000000110010000000010000000000000000000000100000000
000000000000000000000100000011000000000010000000000001
000000100000000000000000001000000000000000000100000000
000001000110000000000000000001000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000001000000000111000000000010000001000000
.logic_tile 16 4
000000000001010000000000001000000000000000000100000000
000000000000110000000000000011000000000010000010000000
001000000000100000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
110000000000110000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100100000000000011000000000000000000101000000
000010100000000000000011001011000000000010000000000000
000000101010100000000000010000000000000000000100100000
000001000000000001000010111101000000000010000000000000
000000000010000000000111100000000000000000000100000000
000000000000000000000000001011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 17 4
000001100001100001100011100000000000000000000000000000
000001000001100001000110010000000000000000000000000000
001001000000000000000000000011011010001001000000000000
000000100000100011000000001001111100001010000000000000
010000000000000001000111110000000000000000000000000000
110000000000000011100111110000000000000000000000000000
000000000000000000000011100001101010111000000000000100
000000000000000000000000001101001000111100000000000000
000000000000000001000010010000000000000000000000000000
000000000000001011100111100000000000000000000000000000
000000000110000000000010000011001000101000000000000000
000000000000000000000100000101011101100100000000000010
000010000000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000010000000000000000000001000000000000000000100000100
000001000000000000000000001011000000000010000000000000
.logic_tile 18 4
000000101110101101000000011101101100001001000000000000
000000000000001111000011011001011110001010000000000000
001010000000001000000000010000000000000000000000000000
010010101000001111000011110000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000001000000001000000000000000000000000000000000000
000000000001001000000000000001011110010111000000000010
000000001000000001000000000001011010000011000000000000
001000000000000000000111001000000000000000000100000000
000010100100000000000100000001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000010101010000000100000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 19 4
000010000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000101000000111110011111000101000000010000000
000000000101001111000011010001111101100100000000000000
010010000110000000000111100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000100000000
000100000000000111000100000011000000000010000000000100
000000000001000111100000011000000000000000000100000010
000000000000000000100010100011000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000001010000000000001000000000000000000100000100
000000000001100000000000001001000000000010000000000000
.logic_tile 20 4
001000000110110111000000000111100000000000001000000000
000000001111100000100011100000100000000000000000001000
001000101010000000000000000011000001000000001000000000
000000000000000000010000000000101100000000000000000000
110001000000000000000000000011101001111100001000000000
110010000000000000000000000000101110111100000000100000
000000000000000000000000000011101001111100001000000000
000000000000100000000000000000101100111100000000000000
000000001000010000000000000111101000000011110000000000
000000000000100000000010100000000000111100000000000000
000000000000000011100010000000000000000000000000000000
000001000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000100000000000000000000001001000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000001110010101000010100001000000000010000000000001
.logic_tile 21 4
000000000000010001000000001000000000000010000001000000
000000100000100000000000001001000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000010110001000000000010000000100000
010000000000000001000000000000000000000000000100000000
000000000000000000100000000000000000000010000000000000
000000000000100000000000000000000000000000000100000001
000000100001000000000000000001000000000010000000000000
000000000100000000000000000000000000000000000100000100
000000000000010000010000000101000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000000000000000010000000000000
000000000100000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000000000000000000010000000000001
.logic_tile 22 4
000010001001000000000000000000000000000010000000000000
000000000000000000000010101111000000000000000000000000
001100000000000000000000000000000000000010000000000000
000110000000001101000000001111000000000000000000000000
110000000100000000000000011101101101101000000000000000
100000000000010000000010000001111110100100000000000000
000100001100000111100000000001011011000001110000000001
000100000000000000100010101101101101000011110000000000
000000000001010011100111001000000000000010000000000000
000000000000100000100100000011000000000000000000000000
000000100000000000000011110000000000000000000100100000
000000000000001101000111010011000000000010000000000000
000000000000000000000010101000000000000000000110000000
000100000000000000000110111011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 23 4
000000000000000101100000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000001110001000000000010000000000000000001000000000
000000000000000101000010000000001000000000000000000000
110000000000001000000000000000000001000000001000000000
010000000000000101000000000000001001000000000000000000
000010000000000000000000000000000000000000001000000000
000000000000000011000000000000001010000000000000000000
000010100110000000000000010000000001000000001000000000
000000000000000000000011100000001000000000000000000000
000010100000000000000000000000001000111100000000000101
000001000000000000000000000000000000111100000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
110000000001010000000011101000000000000000000100000010
000000000001100000000111101111000000000010000100000000
.logic_tile 24 4
000010000100000001000000011000000000000000000100000010
000001000000000000000011110011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000100000000
000001000001001101000000000001000000000010000001000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000010001111000000000111000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000001000000
.ramt_tile 25 4
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 26 4
000000001000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111101101011100000000000100
010000000001000000000000000011001100001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000010000000000000000000100000000
000000000000000011000011001001000000000010000001000000
000000100000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010100110001001000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
010000000000100000000100000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000011111101010100000000000000
000000000000000000000000001101011000011000000000000000
000000000000000011000111101000000000000000000100000000
000000000000000000100100001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001010000000000000111000000000010000000000010
.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000100000001010000000010001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
.logic_tile 29 4
000001000000000000000000010000000000000000000100000000
000000000000000001000010110001000000000010000000000100
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000111000000000000000000000100000000
110001000000000000000000001001000000000010000000100000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000100001111000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 4
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001001000001000000100100100011
000001000000000000000000001111001000000000000001000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
.io_tile 33 4
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000010000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001011010010101000000
100000000000000000000000000000001001100101100000000010
.logic_tile 2 5
000000001110000111000010010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
010000000000000000000110100000000000000000000100000010
010000000000000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 5
000000000000010111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.logic_tile 4 5
000000000000100111000111000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
001000000000000000000010001000000000000000000100000000
000000001100000000000100001001000000000010000001000000
110100100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000000001000000000010000000100000
000000000000000000000000010000000000000000000000000000
000000001000000000000010110000000000000000000000000000
000010000000010000000000000000000000000000000100100000
000001000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 5
000000000001000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000100000000000000011000000000010000000000000
010001100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000100000000000001000000000000000000110000000
000000000000000000010000001011000000000010000000000000
000001000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 6 5
000000001000000000010000010101011110000110000000000000
000000000000000001000011110001111011000101000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000101110000101100010010111100001000010100000000000
010001001010000011000010000101001011000001100000000000
000000000000000000000111000001111010001001000000000000
000000000000000000000100000101111101001010000000000100
001000001100000000000111100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
.logic_tile 7 5
000000000110000000000010000101001101110010100000000000
000000001100000000000111100101011001110000000010000000
001000001110000000000000010000000000000000000100000001
000000001010000000000010101001000000000010000000000000
010000101001001011000000000000000000000000000000000000
010001000000100101000000000000000000000000000000000000
000010000001001000000000000000000000000000000000000000
000000001010101101000000000000000000000000000000000000
000000000100000000000010000000000000000000000100000001
000000000110000001000100000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000110000000
000000000000000000000100001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100
.ramb_tile 8 5
000010100000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 5
000001000000001000000000000000000000000000000000000000
000010000000001111000010000000000000000000000000000000
001010000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000001100000001000000001000000000000000000100000000
000001000000000000000010010011000000000010000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000100000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 10 5
000000001000000000000000011000000000000000000101000000
000000000100000000000011111111000000000010000000000000
001100000000000000000000000000000000000000000000000000
000000101110000000000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000001000000000000000000011000000000010000000000000
000000100000000000000111001000000000000000000100100000
000001000000000000000100001001000000000010000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000010000000000000000000000100000010
000000000000000000000100001011000000000010000000000000
.logic_tile 11 5
000010000000001000000110101101100001000010100001000000
000000100000000011000011110101101000000001100000000000
001000000000000000000000000001011000101000000000000010
000000001000001111000000001001101110100100000000000000
111000000010000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000000000000001100000011000000000000000000110000000
000000000000000011000010000111000000000010000000000000
000000001100000000000000011000000000000000000100000000
000000001100000000000011000111000000000010000000000100
000100000000000000000000001000000000000000000100000000
000100000000000000000000000101000000000010000000000000
000100000100000000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000100000000011100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
.logic_tile 12 5
000000001010010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
001001100000000000000000000000000000000000000100000000
000010100000000000000000000011000000000010000000000001
110010100000000000000000011000000000000000000100000000
110001000000000000000011111101000000000010000000000001
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011100000010000000000000000000110000000
000000000000000000000011001011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000010
000000001110000000000000001101000000000010000000000000
.logic_tile 13 5
000000000000000000000000000101100001000010100000000000
000000101100001001000000000001101110000001100000000000
001000100000000111100000010000000000000000000000000000
000001001110000000000011100000000000000000000000000000
110010000000011000000000000000000000000000000000000000
110001001000000001000000000000000000000000000000000000
000000000000000000000011000011011001101000000000000010
000000000000000000000011100101111110100100000000000000
000000100000000000000000010000000000000000000000000000
000001000010000000000010010000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100000000000010001001100001000010100000000000
000000000000000000000100001101001110000001100000100000
001010100000010001000000001000000000000000000100000000
000001000000101111000000000011000000000010000000000010
.logic_tile 14 5
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000110000000
000000000000000000000010010111000000000010000000000000
010000000110000000000010000000000000000000000110000000
110000000000000000000000001011000000000010000000000000
000000100000000000000000000000000000000000000100000001
000001000000000000000000000011000000000010000000000000
000000001010000011100000010000000000000000000100000010
000000000000000000100011011111000000000010000000000000
000000100000000011100000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
000000001000000000000010001000000000000000000110000000
000000000000001001000100001001000000000010000000000000
000000000000000000010000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
.logic_tile 15 5
000000000000000000000110110000000000000000000000000000
000011100000000000000111100000000000000000000000000000
001000000000000000000110101111100000000010000000000010
000001000000010000000100001011000000000000000000000000
000000000000000000000110000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000000000000000111100110001101011110111001010100000000
000000001010000000000000001001101001110000000000000000
000000001000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100000000000000000110001011001000111001010100000000
000000000100000000000100001001111010110000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100110001101111110111001010100000000
110000001000000000100100001001111001110000000000000000
.logic_tile 16 5
000000000110000000000011001001101010010100000000000010
000000000000000111000110011001001000011000000000000000
001001000000000111000010000111100001000001010000000000
000000001010000000110110101011101011000010010000000000
110000000001011000000110100000000000000000000000000000
010100000000001111000100000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000111110001011110010100000000000010
000000000000000000000011101101111000011000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000100000000
000011100000000000000000001001000000000010000000000001
000000000000000000000110101000000000000000000100000010
000000000000000000000111101001000000000010000000000000
.logic_tile 17 5
000100000111011000000010010101011110011100100000000000
000100000110001011000111000001011100011100010000000100
001100000110001111000000001011001101010100000000000000
000100000000001111000000001101101111011000000000000001
010000000000101101100010000000000000000000000000000000
110000000000000111100100000000000000000000000000000000
000011101110001000000000001101001001101000000000000010
000011000000000011000010100101011111100100000000000000
000010100000000000000000011001100001000001010000000100
000001000000001111000011111011001110000010010000000000
001000000000000000000000010000000000000000000100000000
000000001110000000000010101111000000000010000010000000
000000000000000000000000001000000000000000000100000010
000000001100000000000011100001000000000010000000000000
000000000000100001000000000000000000000000000100000000
000001000001000000000010001001000000000010000010000000
.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
001001000000000000000000001011111001001001000000000010
000000100000000000000011101101111010001010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000111000010010011000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000000111000000000010000000000001
000000000000000001000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000100000000011100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 19 5
000010000000001000000110111011000000000010100000000000
000001100000000011000111110101101110000001100001000000
001000000000000011100011111101100000000010100000000000
000000000000000000000010111111101111000001100000000000
010000100000000001100000000001001010011100100000000010
010001000000001001000000000101101000011100010000000000
000000000000000001100110001000000000000000000100000000
000000000000010000000000000001000000000010000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000000000010001000000000000000000100000000
000000001000000001000000001001000000000010000000000000
000001000000000001000000001000000000000000000100000000
000010000001010000100010001001000000000010000000000000
001000001011000000010000001000000000000000000100000000
000000001100000000000011101011000000000010000000000000
.logic_tile 20 5
000000000110000000000010110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000111100000000001100000001111000000000000
000000001000001001000011110000000000110000110000000010
010000000100000011100000000011001000000011110000000000
100000000000100000100000000000110000111100000000000000
000010100001001000000000000111101010000011110000000000
000000000000100001000000000000000000111100000000000000
000000001100000000000110101111111101111001000000000000
000000000001000000000000001001101101111010000000000000
000100000001000001000000001001001111101011110000000100
000000000000000000100010010101101000100111110000000000
000001000000000111000000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000000000001010101100000000000000000000000000101000000
000000000000100000000010001111000000000010000000000000
.logic_tile 21 5
001000000000000111100111011001001011000110100000000001
000000000000000000100010101101011000001111110000000000
001000000000001000000000011101001101000110100000000001
000000101010001111000010000011011010001111110000000000
110000000110000111100110100111000001000010000100000000
110000000000010000100010100011101001000000010100000000
000000000000001000000111000001000000000000000100000100
000000000000001111000000000111100000000001000100000000
000100000000101000000000000111100000000001000100000000
000000000000010011000010000011000000000011000100000000
000010000000000011100000000101000000000000000100000100
000001000000000000000000000111100000000001000100000100
000001000000001000000111110001000000000000000100000000
000100101010000011000110000011100000000001000100000100
010001000001001000000000000000000000000000000000000000
100000000000101001000000000000000000000000000000000000
.logic_tile 22 5
000000000101011011000000000001100000000010100001000000
000000000000001111000011101111101010000001100000000000
001100000000001000000010101011011100111001000000000000
000000000000001111000100001101001010111010000001000000
010000000000000111100110000111100000000001010000000000
010000000000000111100000001101101010000010010000000100
000000100000000000000000011000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000001010000000000000001000000000000000000100000000
000000000000001001000000000001000000000010000000000000
000001001100000111000000000000000000000000000100000100
000010100000000011100000000111000000000010000000000000
000000000000000000000111100000000000000000000100000000
000000000000001011000000000001000000000010000000000000
000000000000100000000000000000000000000000000110000000
000000000001010000000010010001000000000010000000000000
.logic_tile 23 5
000000000000101001000000011001100001000010100000000000
000001000000011111000011110001101001000001100000000000
001100000000101000010110010000000000000000000000000000
000000000001001011000011000000000000000000000000000000
010010100000001000000000000000000000000000000000000000
010001000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000110101100001000000000000101011101001001000010000000
000101000100000111000000000001011111001010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000000000000000000000000010000000000000000000100000001
000100000000000000000011110011000000000010000000000000
000000000101010000000010000000000000000000000100000000
000000000000100000000100000001000000000010000000000000
.logic_tile 24 5
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000001001111000000001000000000000000000100000010
000000001000001011100000000111000000000010000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000001000100000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000101000000000001000000000000000000100000000
000000000000011011000000000001000000000010000000000001
.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
.logic_tile 26 5
000001000000001000000000000000000000000000000100000000
000000001110001111000000000011000000000010000001000000
001100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000001
000000000000010000000000000111000000000010000000000000
000000000000001011100000010000000000000000000100000000
000000001110000011000011010001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000100000
.logic_tile 27 5
000010100000001011100000000001100000000010100000000100
000000001010010011000011111101001001000001100000000000
001000000000000001100000001000000000000000000100000100
000100000000000000000011010011000000000010000000000000
110000000100000000000110000000000000000000000100000001
110000001010000000000000000001000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100000000001011000000000101000000000010000000000000
000010000000000000000000001000000000000000000101000000
000010000000000000000000000111000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000010000000000000000001000000000010000000000000
000000000110000000000010001000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 28 5
000010001100001000000111100000000000000000000000000000
000000001010000011000111000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
010001000100000000000000000000000000000000000100000100
010010000000000000000000000001000000000010000000000000
000000000000100000000011000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000100000000000000000011001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 5
000000000000000111100111101101111000001001000000100000
000010000000001111100100000001111000001010000000000000
001101100001010111100111010000000000000000000000000000
000001000000100101100011100000000000000000000000000000
110000000000000000000000001001111001010100000000000000
010000001010000000000000001101011001011000000000000100
000001000000000000000110010000000000000000000100000000
000000100000000000000010000001000000000010000000100000
000000000000000000000000010000000000000000000100000000
000000001100000000000011101111000000000010000000000100
000000000000000000000000000000000000000000000100000010
000000001010000000000011111001000000000010000000000000
000000000110100000000010011000000000000000000100000000
000000000001000000000011011011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000001111000000000010000000000000
.logic_tile 30 5
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000111100000000000000000000000000000
000001000000010000000110110000000000000000000000000000
110000000000001000000010101101111001001001000000000000
110000000000001011000100001001111111001010000000000000
000000000000001000000111111001000000000010000000000010
000000000000000001000110000101101111000000000000000000
000000100000000000000000000101011101101000000000000000
000001000000000000000000001101011011100100000000000000
001100000000000000000111100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000010001011000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 5
000000000000000011100010110001001101111001000000000001
000000000000000000000110001001101001111010000000000000
001000000000000000000110011101001100101100010000000000
000000000100000000000011011001011011101100100000000000
110000000000000101000000000000000000000000000100000000
000000000000000000000011101111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000000001000000000010000000000000
.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000001001100000000001000000000000
000000000001010000000010010001100000000011000000000001
001000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000001001100000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000010000000100000
000000000000000000000000000101000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000100100000000110010011100000000000001000000000
000000000001000000000010000000100000000000000000001000
001000000001011101100110010000000001000000001000000000
000000000000100001000010000000001000000000000000000000
000000100000000000000000000000001000001100111100000000
000000000110000000000000000000001001110011000000000000
000000000001010000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000000001000000000000000000001001001100111100000000
000000000000100000000000000000001000110011000000000010
000000000000000001100110000000001001001100111100000000
000000000000000000000100000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 3 6
000000000000000000000110101101011010000100000000000000
000000000000000000000000001101111010000000000000000100
000010000000001101100110100000000000000010000000000000
000000000000000111000000001101000000000000000000000000
000000000000000011100110111111011000000100000000000000
000000000000000000100010100001101011000000000000000100
000000000000000101100111110000000000000010000000000000
000000000000000000000010101001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
001000000000000000000000001000000000000010000000000000
000010100000000000000000001101000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000011100101000000000000000000000000
001000000000000000000000001000000000000010000001000000
000000000000000000000000001001000000000000000000000000
.logic_tile 4 6
000000000000000011000110100011000000000000001000000000
000000000100001111000000000000000000000000000000001000
000010000001000000000011010000000001000000001000000000
000001000000100000000110100000001001000000000000000000
000000000000000101100000000000000000000000001000000000
000000000100001111000000000000001010000000000000000000
000000000000001101110000000000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000100000000000001100000000000000001000000001000000000
000001000000000000100000000000001001000000000000000000
000010100000000000000000000001000001000000001000000000
000101000000000000000000000000001010000000000000000000
000000000000000000000000000101000001000000001000000000
000010000000000000000000000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 5 6
000000000000010000000011100000000000000000000100000001
000000000000100000000010000101000000000010000000000000
001010100000000000000011000000000000000000000100000010
000001000000000000000100000011000000000010000000000000
010001000000000111100000000000000000000000000000000000
010010100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000000011110000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000100
000000000000000000000100000011000000000010000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
.logic_tile 6 6
000100000000110000000000000000000000000000000000000000
000100000000000001000010000000000000000000000000000000
001110000000001000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001111000000000010000000000000
001000000000000111100000001000000000000000000100000100
000000000000010000000000000001000000000010000000000000
000100000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000010010001000000000010000000000000
000000000000100000000000000000000000000000000101000000
000000000001010000000000000111000000000010000000000000
.logic_tile 7 6
000000000000100000000000001000000000000000000101000000
000000000000000001000000000011000000000010000000000000
001000000000000000000000001000000000000000000100000010
000000000000000000000000000101000000000010000000000000
110100000000000000000000000000000000000000000100000000
010000000000000000000000000111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000011110001000000000010000010000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001000111000000001000000000000000000100000000
000000000000100000000000000111000000000010000010000000
000010101010000001000000000000000000000000000000000000
000001001100000000100000000000000000000000000000000000
.ramt_tile 8 6
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100000000000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000010000000000000000000000
000001000000000000000000000000000000000000
000010001010000000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000010000000000000000000000
.logic_tile 9 6
000000000000001101000010001001100000000010100000000001
000000000000011111000000000001001000000001100000000000
001000001000100101000000000000000000000000000000000000
000000000011000011000000000000000000000000000000000000
110000000000000000000000000001000000000010100000000000
010000000000000000000000000011001000000001100000000001
000000000000000000000000001000000000000000000100000000
000000000000000000000010001101000000000010000010000000
000000000000001000000000000000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000010000001000000000000000000000000000000000100000000
000010100000000000000000001001000000000010000010000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 6
001000000011010000000000000000000000000000000000000000
000000000101100001000000000000000000000000000000000000
001100000000000000000000001001111111001001000000000000
000000000000001001000011000111101111001010000000000000
110000001110000011100000000101111100001001000010000000
110000000000000011000000001011101010001010000000000000
000010000000000000000000000000000000000000000110000000
000000000000000000000011010111000000000010000000000000
000000001110010111100000000000000000000000000100000010
000000000000000000000011000001000000000010000000000000
000010000000000111000000000000000000000000000100000001
000000000010000000100000000011000000000010000000000000
000100000000101000000011101000000000000000000100100000
000010100110011111000100000001000000000010000000000000
000000000000001111000000000000000000000000000100000000
000000000000001101110010010101000000000010000000100000
.logic_tile 11 6
000000000000000111000110001001011110101000000000000000
000000000000001001000000000001011100100100000000000100
001000000000001000000000000001011100101000000001000000
000000000000001111000000001001011110100100000000000000
110000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000100000000010000000000001000000000000000000100000000
000101000000110001000000000101000000000010000000000000
000000000000001011100000001000000000000000000100000000
000000000000001111000011110011000000000010000010000000
000000100000011000000010001000000000000000000100000000
000001000100001011000011101011000000000010000000000000
000100001010001000000010000000000000000000000101000000
000010000000001111000100001111000000000010000000000000
000010100100000000000000000000000000000000000100000000
000000000000000000000011100011000000000010000000100000
.logic_tile 12 6
000000000000000011100000000000000000000000000100000000
000000000000000000100011110101000000000010000000000001
001000000000000000000000000000000000000000000000000000
000000100000001001000000000000000000000000000000000000
011000001010010001000000000000000000000000000000000000
010100000001100000100000000000000000000000000000000000
000001000000000000000000000000000000000000000100000100
000010100000000000000000000001000000000010000000000000
000001000000000111000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000000011000000000010000000000100
.logic_tile 13 6
000000000100000011100110111001001101101000000000000000
000000000000000000000111100101001011100100000000000000
001000001101001001100010001001111100010111110000000001
000000000000001011000100000001001111011011110000000000
110010000000011011100011100101101100101100000000000000
010001000000101111100100001001111110111100000000000001
000000100000000011000010000000000000000000000000000000
000001000010000000000011000000000000000000000000000000
000010000001011111100110110001101011001001000000000001
000000100000100111000111000011101011001010000000000000
000000000001001000000000000101001010111001000000000000
000000000010100111000000001001101100111010000000000000
000000000000000111100111110000000000000000000100000000
000000000100000000000011111111000000000010000000000010
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 6
000010101000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100001010000000111000101111111001001000000000010
000000000000100000000000000001001001001010000000000000
110100000000000000000000000000000000000000000000000000
010100000100010000000000000000000000000000000000000000
000010000001000001100000010000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000000000111010000000000010000000000000000000000000000
000000001100100000000011010000000000000000000000000000
000000000001000000000010001000000000000000000100000000
000000000000100000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000111000000001000000000000000000100000000
000000000000000000100000001101000000000010000000100000
.logic_tile 15 6
000011100001110000000110000000000000000000000000000000
000010001110010000000000000000000000000000000000000000
001000100000000001000000000011011010110110000000000000
000001000000000000100000001001001101110101000000000000
110000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000100000001111000000000010000000000000
000000000000001000000010000000000000000000000000000000
000010100000001011000100000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
.logic_tile 16 6
000010100000011111100110001001011101010100000000000010
000001000000001111100011100001011001011000000000000000
001010100001001011100111110000000000000000000000000000
000000100110000001000011000000000000000000000000000000
010000001010010101000011000001011100001001000000000010
110000000101100000000110000101101111001010000000000000
000000100000000011100000010101100001000001010000000000
000000000000100000100010001011001000000010010000000000
000000000010000000000111110101100001000010100000000000
000000100000000000000110111001101110000001100000000000
000000000000000111000111000001000001000010100000100000
000000000000000000100000001101001000000001100000000000
000000000001110000000111000000000000000000000100000000
000000000001100000000100001011000000000010000000000000
000000100011010111000000001000000000000000000100000000
000000000110000000100000001001000000000010000000000000
.logic_tile 17 6
000000000000010011100000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
001000000000000000000110101001100000000010100000000000
000000000000000000000111101101101110000001100010000000
110000000100001011000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010100000000000010010110000000000000000000000000000
000001000000000000000000000011101010010100000000000000
000000100000001111000000000001101100011000000000000000
000100000000001000000110000101011101111000000000000010
000100000100000111000000000111001001111100000000000000
000000000000001000000010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 18 6
000000000000000011100000010101100001000000100000000010
000000001100000000100011101001001110000000000000000000
001110000000000001100000001011001110001001000010000000
000100000000000000000000000001111000001010000000000000
010001001101010011100111100000000000000000000000000000
110010100000100000100100000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000110100001000000000000000000000000000000000000
000001101010000000000111111011101100000110000000000000
000010101100000000000010110011011010000101000000000000
000000000000001001000000000000000000000000000100000000
000000000101010101000000000111000000000010000000000000
000010000000000000000111100000000000000000000000000000
000010000000000001010000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 6
001000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000100000000000000000010000000000000000000000000000
000001000010001011000011100000000000000000000000000000
110000000000001000000000011101001111001001000000000000
110100000000000111000010000001001001001010000000000000
000010100101000000000000000011111101101100000000000000
000001000000111001000000001101011010111100000000000100
000010000000001000000000010000000000000000000100000000
000001000000001011000011000011000000000010000000000000
000010000000100000000000000000000000000000000000000000
000000000001010011000010000000000000000000000000000000
000000000000001000000111100000000000000000000100000100
000000000000001111010100001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 20 6
000000000001110000000111001011101101110011110000000000
000000001110111111010100001101101000010010100001000000
001000000110001000000000000001101110010100000000000000
000000100000000001000010111101111001011000000001000000
010011000011100000000000000000000000000000000110000000
000000100000001111000011000000000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000100000000000000000000000000000010000000000010
000101000000000101100000000000000000000000000100000000
000000000100000000100000000001000000000010000000000000
000000100000100000000011000000000000000000000110000000
000000000110010000010000000000000000000010000000000000
000100000001010000000011100000000000000000000100000000
000100000000100000000100000000000000000010000000000001
000000100001000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 21 6
000000000100000000000000010000000000000010000000000010
000000000000000000000010110011000000000000000000000010
001001000000000000000000000000000000000000000000000000
000000001000100000010000000000000000000000000000000000
110000100000001000000010011011000001000010110000000000
010000000000001111000011110101101101000000110000000001
000000000000000111100111000101101000010010100000000000
000000001000000000100000000011111011110011110000000100
000000000000000111000111110000000000000000000100000000
000000000000000111000011111101000000000010000000000001
000000000000000001000000000000000000000000000100000000
000000000000000000000011110101000000000010000000000100
000000000000000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000000
001000000001000011000000001000000000000000000100000000
000000000100000000000000000011000000000010000000000000
.logic_tile 22 6
000000000000010000000000000001100000000010100000100000
000010100000100001000000001101001101000001100000000000
001001100001010001100000011000000000000000000100000010
000000000000001001000011010111000000000010000000000000
110000000001010000000011101000000000000000000100000000
110000000000000000000100001001000000000010000000000001
000000000001000000000000000000000000000000000110000000
000000000000100000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011110001000000000010000000000000
000000000000000111000011001000000000000000000100000000
000001001010100000100000001011000000000010000000000000
000001000000000000000111011000000000000000000101000000
000000100100010000000111010001000000000010000000000000
001000000000000000000000001000000000000000000100000000
000101000000001011000000000011000000000010000000000000
.logic_tile 23 6
000000000000001001100010010011011101001001000000000000
000000000000000001000111101001111100001010000000000000
001000100000001000000011001001111101101000000000000000
000001000000000101000000001111001101100100000000000000
010000000000000000000010000001111111101000000000000000
000000000000000000010100001101101111100100000000100000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000111100001001000111000000000100000
000000000000000000000010011011011000111100000000000000
000001000000101111100111101000000000000000000100000000
000000000001001011000000000011000000000010000001000000
000000000000000000000000001000000000000000000100000000
000100000000000000000000000111000000000010000000000000
000000000001111111100111100000000000000000000100000000
000000000111111011000011100011000000000010000000000000
.logic_tile 24 6
000000000000000111000011100000000000000000000000000000
000010101010000000100010010000000000000000000000000000
001001000001001000000000000001011000101100010001000000
000000100000100011000000001001101111101100100000000000
011000000000000000000011000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000000001000000000000000111111000011100100001000000
000000000000100000000000000001001111011100010000000000
000011000000100000000000001000000000000000000100000000
000011000001010000000000000011000000000010000000000100
000000000000000000000010000000000000000000000000000000
000000000000011001000100000000000000000000000000000000
000000000000000111100000010000000000000000000100000000
000000000000000000000011010111000000000010000000000100
000000000000000011000000001000000000000000000100000100
000000000000000000100000001011000000000010000000000000
.ramt_tile 25 6
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 26 6
000000000000010111100111110011011001011011110000000010
000000100000001111100110001001011010010111110000000000
001010100000000000000011100011101101001001000000000001
000000000000001001000100001001001010001010000000000000
110000000000000000000010001001011010000110110000000000
010000000000011001000000001101011011001010110000000000
000101000000001111000010000000000000000000000110000000
000000000000000011110011001011000000000010000000000000
000000001110001111100111000000000000000000000100000000
000000000000000111000011100001000000000010000001000000
000000000000001000000000000000000000000000000100000010
000000000000001011000000000101000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000001000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
.logic_tile 27 6
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
.logic_tile 28 6
000010100000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000010000000000010000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000110000000
000000000000010000000000000111000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010011000000010101101101111001000000000000
000000000000001001000011110101001101111010000000000100
110000000000001000000110000101111101000110000000000000
110000000000001011000000001101111001000101000000000000
000000000001010011100000010000000000000000000100000000
000000000000100000100010001011000000000010000000000000
000000000000000111000111100000000000000000000000000000
000000000000000101010000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000010100000000000000100000001000000000010000010000000
000000000000000000000111001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 30 6
000010000000000011100000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
001100000000000000000000001001011010010100000001000000
000000000000000000000000000111011101011000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000100000000
000001000010000000000000000001000000000010000000000000
000010100000000000000111100000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 31 6
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000100001000000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010000000000000000000000000000000000000000100000000
000001001100000000000000001111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001001101110101000000001000000
000000000000001001000100001101001111100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000100001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001100000000011001100110010000001000001100111100000000
000000001000000001000010000000001000110011000010000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000100000000000000000000000000001001001100111100000000
000100000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110100000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000010000000
.logic_tile 3 7
000000000000000000000110110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000001000000000010000000000000010000000000000
000000000000000101000010100101000000000000000000000000
010000000000001111100110111000000000000010000000000000
010001000000000101100010101001000000000000000000000000
000000000001010101100111100001111010010000000000000000
000000000000000000000000000101001011000000000000000000
000000000000000011100000000000000000000010000000000000
000000000000000000100000000101000000000000000000000000
000001000000000000000111001101111110000000000000000000
000010000000000000000100001011111001100000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000110000000000000000000000100000010
000000000000000000000100000011000000000010000000000000
.logic_tile 4 7
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001010000000000000010000
000000001010011000000000000111000000000000001000000000
000000000000100101000000000000101100000000000000000000
000000000000000101100000000011100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000000000010100000101011000000000000000000
000100000000000101100110100000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000100000000000101110000000000000000000
000100000010001000000011100000000000000000001000000000
000100000000000101000000000000001001000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 5 7
000000000000100011100000000000000000000010000000000000
000000000001010000100000000101000000000000000000000000
001000000000000000000111101000000000000010000000000000
000000000000100000000100001011000000000000000000000000
110000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000111100111101000000000000010000000000000
000000000000000000100000000011000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.logic_tile 6 7
000000000000010000000000001001111011111000000001000000
000000001100000001000000000111101001111100000000000000
001000000000000011000011010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001011100000000001000001000100
000000000000000011000010100011100000000011000000000000
000000000000000000000000000101111000111001000001000000
000000000000001011000000000011101000111010000000000000
000000001110000001100000010000000000000000000100000000
000000000000000000000010000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000100000000010000000000000000000000000010000000000000
010000000000000001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
.logic_tile 7 7
000000000000100000000010000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
001000000000000000000000011001101110001001000000000010
000000000110000000000011001101101110001010000000000000
110000000000000000000000001101000000000000000001000011
110000000000000001000000001011000000000001000000000000
000001000000000000000000001011000001000010100001000000
000000100000000000000010001111101110000001100000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000011000011000000000010000000000000
000000000000000000010111100000000000000000000100000100
000000000000000111000110011001000000000010000000000000
000100000000101001000111000000000000000000000100000000
000000000000000011100100000001000000000010000000000000
000000000000000000000000011000000000000000000100000001
000000000000000001000010001011000000000010000000000000
.ramb_tile 8 7
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000100100000000000000000000000000000
000001000000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001011010000000000000000000000000000
000001000000100000000000000000000000000000
000100000001000000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 9 7
000000001110000000000000001000000000000000000100000001
000000000000000111000000000101000000000010000000000000
001000000000000000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000001010000000000000000001000000000010000000000010
000000100000000101100000001000000000000000000100000010
000001000000000000100000001001000000000010000000000000
000011101010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 7
001000000000100000000000000000000000000000000000000000
000000000001000000000010010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001001000000101000000000000000000000000000000000000
010000100000000000000010010000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000011100000010001100000000000100000000010
000000000000000000000011000101101110000000000000000000
000000000000000001010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001001111000001000000000101011101010100000000000000
000000000001000000100000001001101111011000000000000000
000000000000000000000011100000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.logic_tile 11 7
000000000000010111100000001111100001000010000001000000
000000000000100000100011000101101111000000000000000000
001000000000000101000011001001111100101100010000000000
000000000000000111000000001011011101101100100000000010
110100000000000000000110000101100000000001000000000000
010000000000000000000000001101101111000011000000000001
001000000000000001100010010101111101000110000000000000
000000000010000000000010100011111110000101000000000000
000010000000001111100111011001001101101000000000000000
000000000000001111000111010011011101100100000000000001
000000000000001001000110011001001110101000000000000000
000000000000000111000011100001111111100100000000000000
000001101010000000000111010001101110001001000000000000
000010100000000000010111110011111111001010000000000000
000000000001010000000010011000000000000000000100000000
000100000000100001000010000011000000000010000000000000
.logic_tile 12 7
000000000000000111100111010101000001000001010000000000
000000001010001001100011100011101000000001100010000000
001100001000000111000111000111100001000010100000000000
010101000000000111000110110111001111000001100000000000
110000000000100011000000011001101000111001000000000000
010000000000000000100010001101111000111010000000000000
000000000001101000000011001001111001000110000000000000
000000000001110011000010010101101111000101000010000000
000000000000001000000010010011011011101000000000000100
000000000000001111000011111001111101100100000000000000
000000000001000000000000000000000000000000000100000000
000000001000100000000011100001000000000010000000000000
000000000000001000000000000000000000000000000100000010
000100000000001011000000000101000000000010000000000000
000010000000000101100000001000000000000000000100000000
000000000000000000000011100001000000000010000000000000
.logic_tile 13 7
000000000000000000000010000001101011110011110000000000
000100000000000101000110000001101000010010100000000010
001010100000000111100011011001111100101000000000000000
000000000000000011100110000001111111100100000000000001
010000000110000101100011110011100000000010100000000000
110000000000001001000010001001101100000001100000000000
000000000000001000000000000101011101010100000000000010
000000000000000011000000001101001100011000000000000000
000000000000001000000000010111101001000110110010000000
000000000000001011000010111011111100001010110000000000
000000000001010001000110011000000000000000000100000000
000001001000000111100011000101000000000010000000000000
000010101000000000000000011000000000000000000100000000
000000000000000000010011010111000000000010000000000000
000010100000000101100000011000000000000000000100000000
000001000000001001100011100111000000000010000000000000
.logic_tile 14 7
000000000000000111100000000011101111001111110000000100
000000000000000001100000000001011001100111110000000000
001010000000000000000000010000000000000000000100000010
000000000100000000000010110001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100001110000000000011100111000000000010000001000000
000100100000000001000000000000000000000000000000000000
000101000010000000010000000000000000000000000000000000
000010000000000001000000001000000000000000000110000000
000001000010000000100010011111000000000010000000000000
000000100000000000000111000000000000000000000000000000
000001001000100000010000000000000000000000000000000000
.logic_tile 15 7
000010000000001000000010000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
001100100001000101100000000000000000000000000000000000
000101000000100000100000000000000000000000000000000000
110000000000000101000000000001101000100100000000000100
010000000001010000000000000101011110101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000010011010000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001000000011100000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
.logic_tile 16 7
000000000010100001000000001111100000000010000001000011
000000000001010000100000000011000000000000000000000100
001100000001010000000000001000000000000000000100000000
000101000000000000000000000011000000000010000000000010
110000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000010
000000000100100000000000000101000000000010000000000000
000000000000100000000000011000000000000000000100000000
000100000001000000000011000101000000000010000001000000
000010100000000001000010000000000000000000000100000000
000001000000010001000000000001000000000010000010000000
000001000000000111100000000000000000000000000100000000
000010000000000000100000000111000000000010000010000000
000000100110000000000000001000000000000000000100000000
000000000000000111000000001011000000000010000000100000
.logic_tile 17 7
000000000000000011100111100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000001111000110000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000001000001000000000001101111111010100110000000010
000000001100001011000010010001001010000000110000000000
000000000000000001100000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000111000000000001001011110110000000000000
000000000000000000000000001001001100110101000000000100
000000000100001000000111001111011110111001000000000000
000000000000000011000000000001101100111010000000000000
000001000000000001000110101001011101001001000000000010
000010101010000000000100001111111100001010000000000000
000100000000000001000110000111000001000000100111000000
000000001000001001100100001101001001000000000000000010
.logic_tile 18 7
001000000000001000000011000011001100101100010000000000
000000001010000011000110000001011001101100100000000000
001000000000010111000010001011111111000011000000000100
000000000000000000000111100111011100000011010000000000
110001000000011001000011100101111001000010000000000000
110000000000100001000100000111001010000011000000000000
000000000000101011100000010011011100110110000001000000
000000000110110001100011101001111110110101000000000000
000000000001000111000011110101101010111001000000000000
000000000000000000100010000101101001111010000000000000
000000000000000001100010000001111101000110000000000000
000000000000000011000111111111111101000101000000000000
000000000000000001000010000000000000000000000100000001
000000000000001001100111011101000000000010000000000000
001000000000010000000010001000000000000000000100000000
000000001000000111000000001001000000000010000001000000
.logic_tile 19 7
000000000010000001100111010001000000000010000000000000
000000001000000111000010001001001110000000000000000100
001010100001000111000000001101011100101000000000000000
000000001000100000100000000001011111100100000000000000
110010000000001101100000001101001111001001000000000000
110000000001001011100000000101011101001010000000000000
000000000000000001000000000000000000000000000100000000
000000000010000000100000001001000000000010000000000010
000000000001000000000000000000000000000000000101000000
000010100000010000010000000001000000000010000000000000
000000000000000111100111011000000000000000000100000000
000000000000000000100011000011000000000010000000000000
000000000000000001000111000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000110000000000000001011000000000010000000000000
.logic_tile 20 7
000010101100000001000000011101001110001001000000000000
000001000000000111000011111101111000001010000000000000
001001000000001011100110101001101100001001000000000000
000010000000100001100011111001111000001010000000000000
010000100000100001100111100011000000000010000000000000
110011000001010000000111110101101110000000000000000000
000000100000000011000111001001101001111001000001000000
000000000000000000000000001011011000111010000000000000
000000000000000000000110101000000000000000000100000000
000000000001000111000011100101000000000010000000000000
000111001010000000000110000000000000000000000000000000
000110100000000000000100000000000000000000000000000000
001000000000000011100000000000000000000000000100000000
000000000000000000100011100011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 7
000010100000001000000011100101111111001001000000000000
000000000000001111000010001001101111001010000000100000
001100000001000111100111011001001100000110100000000000
000100000000000000000111100011001001001111110000000100
110000000000000001000000001111111101101000000001000000
110000000000011111100000001101111001100100000000000000
000000100000001000000010111011111111101000000000000000
000010000000001101000010000001011110100100000000000000
000000000110001000000000010101101010000110110000000000
000000000000001011000010101011001110001010110000000001
000000000000001101100111011011111001101100010001000000
000000000000000101100011001001111101101100100000000000
000000001000000111000010000000000000000000000100000000
000000000000000000000011000101000000000010000000000000
000000000000000000000111000000000000000000000101000000
000000000001001001000011011111000000000010000000000000
.logic_tile 22 7
000000000000000111000000010011001011000110100000000000
000000000000010000000011110101011110001111110000000100
001100000000100111100000001111101100000110100000000000
000000000001000000100000000001001101001111110000000100
010010000000000111110010011000000000000000000100000000
110001100000000000000111010101000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000010000111010111000000000000000000000100000000
000000000000000111100000001001000000000010000000000000
000000000000000111100000011000000000000000000110000000
000000000000000000100011000011000000000010000000000000
000000000000000000010000001000000000000000000100000000
000000000000000000000010001011000000000010000000000001
000000000000000111000000000000000000000000000101000000
000000000000000000100000001111000000000010000000000000
.logic_tile 23 7
000000000000000111100010000101101001010010100000000000
000000000000001001100110011001011011110011110000000100
001000000000000111100000011001001010001111110000000010
010000000000000000000011110001101011000110100000000000
110000000000000111000000000001001100101000000000000000
110000000000000000100010010001001110100100000000000100
000000000001010000000010100000000000000000000000000000
000000000000000011000010100000000000000000000000000000
000000000001001011100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000110000000000000000001101101010010100000000100
000001000000000000000000001101101011110011110000000000
000000000000010001010010001000000000000000000100100000
000000000000100000100100001111000000000010000000000000
000000000000000000000010011000000000000000000100000000
000000001010000000000111011111000000000010000001000000
.logic_tile 24 7
000000000000000111000111101101101100111000000000000000
000100000000000001000011101101001000111100000000100000
001001000000000001000111111001101100101100000000000000
000000000010001001100011110111101110111100000000000000
010000000000000000000110011001111000101000000000000000
010000000000000000000010000101101110100100000000000000
000000000000011011100011100011001111001001000000000000
000000001110000001100011100001101000001010000000000000
000000000000001001100000011001011000101000000000000000
000000000000001101000011100001101110100100000000000000
000001000000000000000000000101000000000000100000000010
000010000100000000000010001101101110000000000000000000
000000000000001111000000001000000000000000000100100000
000000000000000011000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000100000000111000000001101000000000010000010000000
.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000110000000000000000000000000000
000000100001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000010000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 26 7
000001000000000000000010010000000000000000000000000000
000000101110000000000111110000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000100000000000000111000000000010000010000000
010000000000000011100011100000000000000000000100000000
110000000000000000000000000101000000000010000000000100
000000000000000000000000000000000000000000000110000000
000001000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100001000111000000000000000000000000000000000000
.logic_tile 27 7
000000000000001000000000000101100000000010100000000010
000000000000001101000000000001001110000001100000000000
001000000110000000000000001000000000000000000101000000
000000000001010000000000000011000000000010000000000000
010000000000000000000000000000000000000000000110000000
000000000000000000000000000000000000000010000000000000
000000001100001000000000000000000000000000000110000000
000000000000000101000000000000000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000000000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000000000000000010000010000000
000000000000000011100000000000000000000000000100100000
000000000000000000100000000000000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
.logic_tile 28 7
000010100000000000000010000000000000000000000000000000
000010000000000000000110010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010001111101101100010001000000
000010000000000000000011011001001011101100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000100
000000000000001011000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
.logic_tile 29 7
000000000000000000000110001001011101101000000000000000
000000000100000001000000000111111101011000000000000000
001000000000001011100010110000000000000000000000000000
000000000000001011000011110000000000000000000000000000
110000000001101000000000000000000000000000000000000000
110000000001100001000010100000000000000000000000000000
000000000000000000000000001001100000000001010000000000
000001000000100000000000001001101100000010010000000000
000000001110100111000000000101001011000001110000100000
000000000000010000000000000111101000000011110000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000011100010000000000000000000000101000000
000000000100000000000000000001000000000010000000000000
000000000000000011000000001000000000000000000110000000
000000001000000000000000000001000000000010000000000000
.logic_tile 30 7
000000000000001000000000010101101101101100010000000000
000000000000001111000011111011111101101100100000000000
001000000000001111100000000000000000000000000000000000
000001000000001111100000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010010011000000000010000001000000
000000000000000111000011111000000000000000000100000100
000000000000000000000010000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010010001000000000010000000000100
000000000000000000000010000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 7
000000000000010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000011011101000010000010000000
000000000000000000000000001011101100000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000001000000
000000000000000000000000001111000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
.logic_tile 2 8
000000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000010000
001000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000001
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111110000000
100000010000000000000000000000001001110011000000000000
.logic_tile 3 8
000000000000001101000011000000000000000010000000000000
000000000110000101100000000101000000000000000000000000
001000000000001101000011100101111001100000000000000000
000000000000001011000000000001001000000000000000000100
110000000101001101100010100101101010100000000000000000
110000000000101011000000000011001011000000000000000100
000000000000001101000111011000000000000010000000000000
000000000000000001100010101101000000000000000000000000
000000000000001000000111001011101100000010000000000000
000000010000001111000100001011111000000000000000000000
000000000000000000000110010000000000000010000000000000
000000000000000000010110011001000000000000000010000000
000000000000000000000010001000000000000010000000000000
000000010000000000000000001101000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
.logic_tile 4 8
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000010100000000000000000000000000000000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000001011000110100000000001000000001000000000
000000000000000101100000000000001010000000000000000000
000000000000000011000111110000000001000000001000000000
000000000000000000100110100000001011000000000000000000
000000000000100101100000000000000000000000001000000000
000000010001010000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000101000000001000000000000000000000000000001000000000
000010010000000101000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
.logic_tile 5 8
000000000000001011000000001000000000000010000000000000
000000000110000111000010000001000000000000000000000000
001000000000001001000000010000000000000010000000000000
000000000000001111100011000001000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000110000000000011000000000000000000000000000000
000000000000000000010000000001101001001001000000000000
000000000000000000000000001101111000001010000000000100
000000000000000000010011100000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000000000010000000111000000000000000000000100000000
000000000000100000010100001011000000000010000000000100
000000000001000000010000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000100
.logic_tile 6 8
000000000001000011110000000000000000000000000000000000
000001000000100000100011100000000000000000000000000000
001000000000000101100000010011000000000001000000000000
000000000000000000100011001011000000000000000010000000
010100000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001010000000000000000000000001100000000010100000000000
000001000000000000000000000001101111000001100010000000
000000000000001000000111000000000000000000000000000000
000000010000000111000110010000000000000000000000000000
000000000001010000000000000000000000000000000100000010
000000000000000000000000000111000000000010000000000000
000100100000001000000000010000000000000000000100000100
000011010000000011000011001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
.logic_tile 7 8
000010000000010000000011110011001001101000000000000000
000000000000001001000011110001111010100100000000000001
001000000000100000000010000000000000000000000100000010
000000001101010000000100001111000000000010000000000000
010001001000000011000000001000000000000000000101000000
010000100000000000100000000111000000000010000000000000
000000000000010001000000001000000000000000000100000000
000000001110000000100000001011000000000010000000000000
000000000000000000000110001000000000000000000100000000
000000010000000000000000000011000000000010000010000000
000000000000001001000010001000000000000000000100100000
000000000000001011110100001001000000000010000000000000
000000000000000000000000010000000000000000000110000000
000001000000000000010011010101000000000010000000000000
000000000000000001000000001000000000000000000100000100
000000000000000000100000000011000000000010000000000000
.ramt_tile 8 8
000011000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 8
000000000000000001100111111101100001000010100000000000
000000000000000000000111101001101011000001100000000000
001000000000000111100110011111001011001001000000000000
000000000000000000000011010101101000001010000000000000
010000000001010001000011100001011101000011010001000000
110000000000000000100010001001011010000011110000000000
000000000001011111100010000000000000000000000000000000
000000000000100001100111010000000000000000000000000000
000000000110001000000000000001100001000010100000000000
000010110000001111000000000011101011000001100000000000
000000000000100000000111100000000000000000000100000000
000000000000010000000000001001000000000010000000100000
000001000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000101000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 10 8
000000000101001111000110001101000001000010100000000010
000000001100000101000000001101101111000001100000000000
001011100000001001000000000001001101101000000000000000
000001100000000001100010111001001111100100000000000001
010000001110000000000011110000000000000000000000000000
110000000001010000000011110000000000000000000000000000
000001000000000111100010001111100001000010100000000000
000000000000000000100111010001001101000001100000000000
000000101100000111100000011001011111101000000000000000
000001010000001111100011001001011111100100000000000000
000000000110000000000111000001111010000001110001000000
000000000000000000000000000011001110000011110000000000
001000001111100000000000000000000000000000000100000010
000000000001011111000000001011000000000010000000000000
000010100001000111100111001000000000000000000100000000
000000000110100000100010001101000000000010000000000010
.logic_tile 11 8
000000000000101111000010001101001110001001000000000000
000000000000000001000111101101111001001010000000000000
001000000100000000000110011101001101101000000000000000
000000000000000000010111011111101011100100000001000000
110000000000001000000110000000000000000000000000000000
010000000000001011000011110000000000000000000000000000
001010000000000000000111101011100000000010100000000000
000000000000001011000111101001101111000001100000000000
000101000000001000000111001101101110101100010000000001
000010110000001111000010011111011001101100100000000000
000110100001000111100000001001111110111000000001000000
000001000000100000000011110011101000111100000000000000
000010111110000000000000000101001000111000000000000010
000001000010000000000010010011011000111100000000000000
000000000010000111100011000000000000000000000100100000
000000100000000000100011001011000000000010000000000000
.logic_tile 12 8
000000001110000000000111101101001010010100000000000000
000000000000000000000100000001011111011000000000100000
001100000001010011100000000000000000000000000000000000
000101000010001001100000000000000000000000000000000000
010000000000000001000011111011101101001001000000000100
110001000001001111100111011101011101001010000000000000
000000000000010101000110000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111000111001111101100101000000010000000
000000010000000000100100000101101111100100000000000000
000000000001010001000000001111111100101000000000000000
000010000000000000000010000001111101100100000000000100
000000000101000000000111000000000000000000000100000000
000000000100000000000100000101000000000010000000000000
000010000000000000000110100000000000000000000100000000
000000000010000000000011001001000000000010000000000000
.logic_tile 13 8
000000001101001000000010001011000001000010100000000000
000000000110001111000100000001101011000001100010000000
001000000000001111000011101101100001000010100000000010
000000000000001011100000000011001001000001100000000000
110011000000000000000010000111011000101100010000000001
110011101010000000000000001011111000101100100000000000
001001100000000011000011101000000000000000000100000000
000011000111000000000000000001000000000010000000000000
000000000100000000000110010000000000000000000100000010
000000010000000000000011111101000000000010000000000000
000000000000100001000000000000000000000000000101000000
000000000001000000100011110111000000000010000000000000
000000000000001000000011111000000000000000000100000000
000000000000001111000010101011000000000010000000000000
000000000001010000000000000000000000000000000100000000
000001001010000000000000001001000000000010000000000000
.logic_tile 14 8
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000010000000000010001100000000010100000000000
000001000000001001000010101011101100000001100000000010
010010000000000000000011101000000000000000000100000000
110010000000000000010000000011000000000010000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000100000001111000000000010000000000000
001010100000000011100110101000000000000000000110000000
000000010001010000010100000001000000000010000000000000
000000110001000000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000010000101000000000010000001000000
000001000000000000010000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
.logic_tile 15 8
000000000001011101000110101011011001101100010010000000
000001000000001101100010001111101000101100100000000000
001011100000011001000000011101111000010100000000000010
000000000000001011100011110111001110011000000000000000
110001000000000001000010000001011110111100000000000000
010100101110000000000100000101011000011100000000100000
000000000000111011000011011011101011011100100000000100
000000000000101011100010001101011010011100010000000000
000011000000001111000011111001011000101100010000000100
000001010000001111100111101001101100101100100000000000
000000000000001011100000001101100000000000100000000100
000000001110000111100000000011101110000000000000000000
000001000000001000000000000000000000000000000100000000
000000100000001111000000001001000000000010000000000000
000000000000000000010110000000000000000000000100000000
000000001000000011000011000011000000000010000000000000
.logic_tile 16 8
000010100000100111010110010000000000000000000000000000
000000000001000101100011010000000000000000000000000000
001000000001011011000110000001011001111100000000000100
000000000000001111000110011101101101011100000000000000
010000000101000000000011111001011001101100000000000000
110000001110000000000010001011001011111100000000000000
000011100000001000000111001001111111000110000000000000
000010100000000011000000000111101111000101000000000000
000000000000000000000000000001011010000011010010000000
000010010100100000000000001111101000000011110000000000
000000100000000000000111101000000000000000000100000000
000001000110000000000010011001000000000010000000000000
000010100101010000000011000000000000000000000000000000
000101000000100000000000000000000000000000000000000000
000000000001000011100000000000000000000000000000000000
000100000010100001000010000000000000000000000000000000
.logic_tile 17 8
000010101010000000000011101101001001101000000000000000
000010001110000001000000001001011000100100000000000100
001010100000000111100000010000000000000000000000000000
000000000110001001100010000000000000000000000000000000
110000000000001011100000000000000000000000000100000000
010010000000001011110000000101000000000010000000000100
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000100100000
000000011110000000000011110001000000000010000000000000
000100000000000000000000001000000000000000000100000000
000111000000000000000010010001000000000010000001000000
000001010001000000010000001000000000000000000100000000
000010000000110000000000001011000000000010000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 8
000000000000000011100000000000000000000000000000000000
000000000000001001010000000000000000000000000000000000
001000000000001000010000001001101100010111000000000000
000000000110100001000000000101011000000011000000100000
110000000110000000000011100000000000000000000000000000
110110100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001100001101000000000000000000000000000000000000
000000000000010011100111110111001101101000000000000000
000000010110100000100111100001001100100100000000000000
000000000000001000010111001000000000000000000100000000
000000000000000011000000001011000000000010000000000100
000000000000000000000110100000000000000000000100000100
000000000001010011000100001101000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000010010000000000001011000000000010000000000000
.logic_tile 19 8
000010100000001000000110010111001101101000000000000000
000001000000100001000010010011101011100100000000000000
001101000100010011000110000000000000000000000000000000
000110100000010000100000000000000000000000000000000000
110000000000000000000011101001101010001001000000000000
110000000000001001000010001011101011001010000001000000
000000000000011001100010010011111010001001000000000000
000000000001001011000111011101011100001010000000000000
000000000000100111100000000000000000000000000000000000
000010010001001111100000000000000000000000000000000000
000010100001001000000111110001000001000000100000000000
000000001010001101000110101001001101000000000000000000
000001000000000000000010011001111010110011110000000100
000010000100000000000110110101011001010010100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 20 8
000000000000011001000000000000000000000000000000000000
000000100001010111100011110000000000000000000000000000
001100000000001111100000010101001001101100000000000000
000101001010001011100011110101111010111100000001000000
110000001000000000010110010001011101001001000000000000
110000001110000101000010000011011100001010000000000000
000000000000001000000011101001111101101000000000000000
000000000000000011000100000011101101100100000000000000
000001010000000011100000011011001111101000000000000010
000000110000001111100011111101011111100100000000000000
000000010000100001100111000001001101101100000000000000
000000000100010001100000001101011010111100000000000000
000000001010000000000010001000000000000000000100000000
000000000000000000000110000001000000000010000000000000
000000000001010000000111001000000000000000000100000000
000000000000100000000000000001000000000010000000000001
.logic_tile 21 8
000000101100100011100000000101000000000010100000000000
000001001100010000000011100101101001000001100000000100
001010100000000000000000001000000000000000000100000000
000001000000000000000011100011000000000010000000000000
010010100000000001100111111000000000000000000100000000
110001000000000000000110001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000100000000
000001010000000000000000000111000000000010000000000100
000010100000000011100010001000000000000000000100000100
000001010000000000100111111011000000000010000000000000
000000000000000011100000001000000000000000000100000000
000000001011010000000000001011000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 22 8
000010100000000111100010000001111110101000000000000000
000000000000000001100000000001001110100100000001000000
001001100001000001100000001001100000000010100001000000
000010100100001001000000001101001100000001100000000000
010000000000000000000010000011001101001001000001000000
110000100000000000000000001011101100001010000000000000
000000100001010011000000001000000000000000000100000000
000000000000100000000010000011000000000010000000000000
000000000000100011100110011000000000000000000100000000
000000010001000000100010111011000000000010000000000001
000000010100010111100000010000000000000000000100000000
000000000000000001100011001001000000000010000000000000
000000000000010011100000001000000000000000000100000010
000000000000100000100000000101000000000010000000000000
000000110000000000000000000000000000000000000100000000
000000000000001111000000000001000000000010000001000000
.logic_tile 23 8
000000100000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000100000100000000000000000000000000000000000000000
000001000010010000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000110000000
000000011000000000000010011011000000000010000000000000
000100000000000000000000000000000000000000000100000000
000101000000000000000000000001000000000010000000000001
000010000000001000000000000000000000000000000000000000
000001010100001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
.logic_tile 24 8
000000001010000000000000001011011110001001000001000000
000010100110100000000010001011101111001010000000000000
001100000000001000000000000000000000000000000000000000
000101000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000111000011010000000000000000000000000000
000000000000100000000000000111101111101000000000000100
000000000001000001000000001101011110100100000000000000
000000000001010000000010001101101111101000000000000001
000000010000100000000000000001001100100100000000000000
000000000010001000000000000000000000000000000100000010
000000000000000011000010010101000000000010000000000000
000000011001010000000010000000000000000000000000000000
000000001010100001000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
.ramt_tile 25 8
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 8
000000000000000111100000011001001100001001000000000010
000000000000000000100011111001011100001010000000000000
001000100000001000000000010000000000000000000000000000
000001000000000111000010000000000000000000000000000000
010000100000000000000000001000000000000000000100000000
010000000000000000000010000001000000000010000001000000
000000000000000011000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
001000000000001111000111001000000000000000000100000100
000000010000000011100000001011000000000010000000000000
000000000000000000000000010000000000000000000110000000
000000000000100000000011011101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000100000000000000000000000000000000100100000
000000001100000000000000000011000000000010000000000000
.logic_tile 27 8
000010100001000111000000001001101101000110110000000000
000000000000100000000011100101101000001010110000000000
001000000000000000000110001001101011101100010000000000
000000000100000111000011001011101010101100100000000000
010000000001001001000010000000000000000000000000000000
010000001100100001100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000001100111001101011100011011110000000010
000000010000000000000000000011001011010111110000000000
000000000010001011100111100000000000000000000100000000
000000000000000101100100001011000000000010000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000100000100000000000000000000000000000000100000000
000000000001010000000000000001000000000010000000000000
.logic_tile 28 8
000000000000000000000110110101000000000010000001000000
000000000000000000000111001101101001000000000000000000
001000000000000101100011101011011000011011110001000000
000000000000000111000000001111101111010111110000000000
110000000000000111010110010000000000000000000000000000
110000000000000000100011100000000000000000000000000000
000000000001000000010000001101011100101000000000000000
000000000000000000000000000001001101100100000000000000
000000000100000101100111000001001101111001000000000000
000100010000000000000110000111101100111010000000000000
000000100000000000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000011100111101000000000000000000100000000
000000010000000000100110001011000000000010000000100000
000000000000000000000000001000000000000000000100000100
000100000000000000000011001001000000000010000000000000
.logic_tile 29 8
000010100000000000000010001101111011001001000000000000
000001000000000000000000000111011000001010000000000001
001001000000001000000000001111011000101100010000000000
000010000000001011000011100111111011101100100000000000
110000000000000111000111100000000000000000000100000000
010000000000000000000011101101000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000011101001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000011110000000000011001011000000000010000000000000
000000000000000001000111001000000000000000000100100000
000000000000000000100111101011000000000010000000000000
000010000000000000000110000000000000000000000100100000
000001000001110000000000000101000000000010000000000000
000000000000001101100000001000000000000000000100000000
000000000000000101000000000011000000000010000000100000
.logic_tile 30 8
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000001011100001001000000000000
000000001110000000000000001001111101001010000001000000
110010100000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000111010000000000000000000100000000
000000010000000000000111001111000000000010000000000000
000000000000000001000000011000000000000000000100000000
000000000000000000100011000011000000000010000000000000
000000000000001000000111000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 8
000000000000000111000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
001000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000001000000
000000000000000111000000001000000000000000000100000100
000000000000000000000000001111000000000010000000000000
000000000000001000000000010000000000000000000000000000
000000010000000011000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 32 8
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 8
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000001000111000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000000001000000000010000010000000
.logic_tile 2 9
000000000000001001100110010000001000001100111100000001
000000000000000001000010000000001000110011000000010000
001000000110001001100110010000001000001100111100000100
000000001100000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000100000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000100000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000001000000000000000000000001000110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000100000
110000000000000000000000000000001001001100110100000000
100000010000000000000000000000001001110011000000000010
.logic_tile 3 9
000001000101010000000000001000000000000010000000000000
000000000000000000000011111001000000000000000000000000
001000000000001000000000010101011011000010000000000000
000000000000000101000010101101101010000000000000000000
010001000000101101100110111000000000000010000000000000
010000100001010101000010100001000000000000000000000000
000000000000001101100110100000000000000010000000000000
000000000000000101000000001101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000010000000000000000001101000000000000000000000000
000000000000000011100000001111101010000010000000000000
000001000000000000100000001111101010000000000000000000
000010000000000000000000001000000000000010000000000000
000000001010000000000000001101000000000000000000000000
000010000000000000000110011000000000000000000100000000
000001000000000000000110010011000000000010000000000001
.logic_tile 4 9
000000100000101000000000010000000000000000001000000000
000001000001010101000010100000001010000000000000010000
000010100000000111000000000000000001000000001000000000
000000000100000000000000000000001000000000000000000000
000000000000000101000110100000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000001011000000000010000000001000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000000101000000000000000000000000001000000000
000000010000010000100000000000001001000000000000000000
000000101100000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000010100000000000000000000000000000000000001000000000
000000000001010000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 5 9
000010100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000010000000000000001101001101101000000001000000
000000001100000000000000000101001101100100000000000000
010001100000000011100000000000000000000000000000000000
010001000000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000101000000
000000010000001111100000000111000000000010000000000000
000000000000000111000010000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000100000000100001000000000000000000000000000000000000
000100000001000000100000000000000000000000000000000000
001001001100000000000000001000000000000000000100100000
000010100000000000000000000011000000000010000000000000
.logic_tile 6 9
000100000000000000000000000000000000000000000100000000
000100000100000000000011010011000000000010000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000011001000000000000000000101000000
110000000110000000000100000101000000000010000000000000
000000000000010011100000000000000000000000000000000000
000000000110000000110000000000000000000000000000000000
000001000000001000000000000000000000000000000100000000
000000011100000111000011111011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000001010000000000000011000000000000000000101000000
000000000000000000000011011111000000000010000000000000
.logic_tile 7 9
000010000001011011100010001101100001000010100000000000
000001000000010001110011100001001110000001100000000000
001010100000111001000000001001011100010100000001000000
000001001110101011100000001101001000011000000000000000
110000000000001111000111000000000000000000000000000000
100000000001000101100011110000000000000000000000000000
000000000000011000000000011011001010101000000010000000
000000001010000101000010000001001110100100000000000000
000000100000000111000000000101001011101000000000100000
000000011110001111100000001001011110100100000000000000
000000000000000011000000001111101010101000000000100000
000000000000001001000000000011111110100100000000000000
000010000100000011000000000001000001000010100000000000
000000000001010001000000000111101110000001100000000000
000101010000000001000111100000000000000000000100000000
000110000000000000000100000011000000000010000000000001
.ramb_tile 8 9
000001000000100000000000000000000000000000
000000101010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011000000000000000000000000000000
000000001010100000000000000000000000000000
001100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 9
000000000000000011100011101111101100000010000000000010
000000000100001011000000001001101010000000000000000000
001101001000001111010000000101011100101000000000000000
000000000000000111010011000111101000100100000000000000
110000000000000001100011000101111101101100000000000000
110100101010000000000111000001101000111100000001000000
000000000000001111100110000101101100101000000000000000
000000000000000011000011011001111000100100000000000001
000000011010001111000000001101011010001001000000000010
000000010110001011010011110101101101001010000000000000
000000000000000001000000011011111110001001000000000000
000100000000001001000010000001111111001010000000000001
000001001110101000000111100000000000000000000100000000
000000100000000011000111110011000000000010000000000000
000000100000000000000010011000000000000000000100000000
000001000000000111000011110111000000000010000000000000
.logic_tile 10 9
000000001001001000000000010111100001000010100000000000
000000000000100001000011110011101011000001100000000000
001001000000100001100000010000000000000000000000000000
000010000000000111000011010000000000000000000000000000
010001100000000000000000000001111101000110000000000000
010001100000000000000011100001001111000101000000000000
000000100000010000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001011100110100000000000000000000000000000
000010010001011111100100000000000000000000000000000000
000010100000000001000000000001100000000010100000000000
000000000010000000000000001011001011000001100000000000
000000001100000000000000001000000000000000000100000000
000000000110000000000000001001000000000010000000000000
000000000000000000000111110000000000000000000100000000
000000000110000000000011110011000000000010000000000010
.logic_tile 11 9
000110101110001111100011100111000001000000100001000000
000001000000001011100000000111101111000000000000000000
001001001110000001100111000000000000000000000000000000
000000100000100000000011010000000000000000000000000000
110001000000000000000110001001101101000011010000000000
110110001110000000000000001001011111000011110000000100
000000000000000011000000000001001101001001000000000000
000000001110000000000000001001011001001010000000000000
000000000001000000000011110001001101000011010000000010
000000110110100000000011101101011111000011110000000000
000000000111010111000000011101101101001001000000000000
000000000000100000000011001111011001001010000000000000
000000001011010111000111101000000000000000000100000000
000000000100000000000011001011000000000010000000100000
000000000000010000000010001000000000000000000101000000
000000000000000000000110010011000000000010000000000000
.logic_tile 12 9
000001000000001011000000011111100001000000010000000000
000000000110000001000010000101101011000000110000000000
001000001000000011100111010000000000000000000000000000
000000000000001111100111010000000000000000000000000000
110001001110101111100000001101011011001001000000000000
110000001100010111100010010001111011001010000000000000
000000000000001011100111101001101111000110110000000000
000000000000000111000111100111101010001010110010000000
000010100000000000000000001001101010111000000000100000
000000010000000000000000001111101001111100000000000000
000000000000010000000000001001011110110010100000000001
000000010000100000000000000001001000110000000000000000
000000000110100011000010000000000000000000000100000000
000000000001001001100000000101000000000010000000000100
000010000000001001000011110000000000000000000100000000
000001000000001101100010100111000000000010000000000100
.logic_tile 13 9
000000000000001011100110001011111010000110110000000000
000000000000000111110011101111101101001010110000100000
001001001011001111100111100000000000000000000000000000
000010001100000111000100000000000000000000000000000000
010010100101001000000011001011101110101000000000000100
010000000000000111000111111101011000100100000000000000
000010100001001011100110001011111000101000000000000000
000000000000000001100000000001101111100100000000000000
001101001010000000000000011001101010101100010000000000
000100010000100000000011100101101101101100100000000000
000100000000001011000010000101011100110011110000000001
000100010110000111000111101001101000010010100000000000
000000001000001000000000011101001011000110000000000000
000000001101010011000011100111101000000101000000000000
000000000000000101100110100000000000000000000100000000
000000000000000000100100000111000000000010000000000000
.logic_tile 14 9
000000000000000111100011111101111001001001000000000000
000000000000100000100011011001101100001010000010000000
001000100000001111100111010000000000000000000000000000
000001000000000001100111010000000000000000000000000000
110001000000000111000000001101000001000010100000000000
110000100000000111000010011011001011000001100000000000
000010100010010000000111100001111111000100000000000010
000000000000000000000111010001001100000000000000000000
000000000000000000000000011111001001010100000000000000
000010010000000000000010001111111100011000000000000000
000000000000001001100111111011001001010100000000000000
000000000000100111000110001001111101011000000000000000
000000001000000000000111010000000000000000000100000000
000000001011010000000111010101000000000010000000000000
000000000001000011110011000000000000000000000100000000
000010100000000000100000001101000000000010000000000010
.logic_tile 15 9
000000000000000111100011010101011010000010000000000010
000000001100000011100010000011011001000011000000000000
001000100000101011000010000111011100011011110000000000
000001000001000011000110010001111111101011110000000000
010000000000000000000111111101101001101100000000000000
110000000000001001000111100101011100111100000000000000
000100001000001001100000010001001101111000000000000010
000001000000000001010010111111001000111100000000000000
000000000000000000000000001001101011101000000000000000
000000010000000001000000000001111110100100000000000000
000000000000001000000000010001111110001001000000000000
000000000000000111000011100111101011001010000000000000
000000001000001000000111101000000000000000000100000000
000000000000001111000110011111000000000010000010000000
000000000001000001000010001000000000000000000100000000
000000000000000000000010001111000000000010000000000100
.logic_tile 16 9
000000000000110111100111100000000000000000000000000000
000000000001000000100100000000000000000000000000000000
001010001110001000000111100000000000000000000000000000
000000000100001011000100000000000000000000000000000000
110010000000100000000010100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000101000000000101011001101100010010000000
000001000000000000000000001011101001101100100000000000
000000100000100000000011101001000000000001010000100000
000000010001000000000111100101101101000010010000000000
000000000000100000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000111101000000000000000000100000000
000001000000000000000000001111000000000010000001000000
000100000000000000000110100000000000000000000000000000
000000001110100000000100000000000000000000000000000000
.logic_tile 17 9
000001000000101001100111001011001110101000000000000000
000010100000010001000011111001011110100100000000000000
001011001000001111100000000011101110001001000000000000
000010100000001111100011110101001111001010000000000000
010100000000000011000010000001011001101100000000000010
010010100110000011000100000001001000111100000000000000
000000000000000000000000000000000000000000000100000010
000000001111010000000000001001000000000010000000000000
000010000000000011100000000000000000000000000100000000
000001010000000000100000000101000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000111000001000000000111000000000010000000000001
001001000001001001010000010000000000000000000100000010
000010101000100011010011101101000000000010000000000000
000100000001000000000000000000000000000000000100000001
000100000000100111000000000111000000000010000000000000
.logic_tile 18 9
000000000000000000000011110001000001000010000000000000
000101000001010111000111100111101100000000000000000000
001000000000001000000000000101111011001001000000000000
000000000000001111000011101111101111001010000000000000
010101001110001001100110011011111111101000000000000000
010110000000010001000010001001111010100100000000000000
000110101010000111100011100011001101101100000000000000
000000001010000001100010011101101110111100000000000000
000011000000001011010000001011011010111000000000100000
000000110000000111100011000011011010111100000000000000
000000010000000011100111001001001010110011110001000000
000000000000000001000100000101011010010010100000000000
000001001000000101100000001000000000000000000100000000
000000100000000000000010010001000000000010000010000000
001000000000000000000000011000000000000000000100000000
000000000000000001000011100011000000000010000000000100
.logic_tile 19 9
000010000110111111100000010011011101000011000000000100
000000001010011011100011011001111000000001000000000000
001000000001011001100000000111001010101000000000000000
000000000110000001100000001101001111100100000000000000
110001000000001111000000011001011000110011110000000010
110010100110001111100011111011001000010010100000000000
000111101000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000001000000011001011111110111000000000000000
000000010000001111000100001111001100111100000000000000
000100000000000101100011110000000000000000000100000000
000100101110000000100011110101000000000010000000000000
001100000000000011000010000000000000000000000000000000
000000000001010000100010000000000000000000000000000000
000000110000001000000010000000000000000000000000000000
000001001110001101000100000000000000000000000000000000
.logic_tile 20 9
000001000010000000000000000101011001111001000000000000
000010000000000000000011001001011001111010000001000000
001000000000001111100111110000000000000000000000000000
000001000000101011100011110000000000000000000000000000
010000000000001000000000001011101101010010100001000000
000010000000001101000011111011001011110011110000000000
000010001000001101100110000101111001001001000000000010
000000000110000111000000001101001010001010000000000000
000000010000000011000000000000000000000000000000000000
000010010000000000100000000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000110100000000011000000000000000010000000000000
000010001010000000000000000000000000000000000000000000
000011110000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000100000000000000000000001000000000010000000000000
.logic_tile 21 9
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000101100000001000000000000000000100000000
000000000000000000110000000001000000000010000000000001
010000001111000000000111100000000000000000000000000000
110000101010100000000100000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000110100001010000000000001111000000000010000001000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000010000010000000000000000000000000000
000000001010000000000010110000000000000000000000000000
.logic_tile 22 9
000000001011101000000111001011011111101000000000000100
000000001000001011000111101111101001100100000000000000
001000000001001111000111010001000000000010000100000000
000000100000001111000111011101100000000011001000000001
010000000001010111100111110001000000000010000100000010
110000000000001011100011010001100000000011000000000000
000100000001000001000000000011000000000010000100000010
000000000100000000000000001111000000000011001000000000
000111001010000000000111101101000000000010000100000000
000001111000000001000000000001000000000011001010000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001011110000000000000001100000000010000100000000
000000000000000000000010000101000000000011001000000100
010000000000001000000110001011100000000010000100000010
110000000000000111000100001001000000000011000000000000
.logic_tile 23 9
000000001001010001000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001001000000000011000000001000000000000000000100000000
000000000000000000100000000001000000000010000001000000
010000000011010011000010001000000000000000000100000000
110000000110000000000000001111000000000010000000100000
000000001001000001000000000000000000000000000100100000
000001001110000000000000000011000000000010000000000000
000000010000000111000000000000000000000000000100000100
000000010100000000100000000101000000000010000000000000
000101000000100000000000000000000000000000000100000100
000100010001000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 9
000010000000000111100000000001101011001001000000000000
000001000001010000100010011011001000001010000000000100
001000000000001001100111001000000000000000000100000000
000000000000000111000011111001000000000010000000000001
011010100000000000000000000000000000000000000000000000
010001000000000111000000000000000000000000000000000000
000000001010010000000000001000000000000000000100100000
000000001010000000000000001011000000000010000000000000
000001000000000000000000001000000000000000000100000000
000010010000000000000010001001000000000010000000000100
000110110000000001010011001000000000000000000100000000
000000010000000000100100000011000000000010000000000000
000000000010000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000100000010
000000000000010000000000000001000000000010000000000000
.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101010000000000000000000000000000
000010000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100100100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101100100000000000000000000000000000
000000000001010000000000000000000000000000
000100100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
.logic_tile 26 9
000010100110011000000000010000000000000000000000000000
000001000000100011000011000000000000000000000000000000
001000000000000111100000011111111001001001000001000000
000010100010000000100011011101011110001010000000000000
010000000000000000000000000000000000000000000101000000
010000000000000000000000000001000000000010000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001101100000001000000000000000000101000000
000000100000000111100000000001000000000010000000000000
.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000001010011100000001000000000000000000100000000
000000001000100000100000000001000000000010000000000100
110001000000000000000000000000000000000000000100000000
010010101100000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001010000100111000011100000000000000000000000000000
000000010000000000000111101000000000000000000100100000
000100000000000000000100001011000000000010000000000000
000010110110000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000000000000
.logic_tile 28 9
000011000000010001000110010001101111001001000000000000
000010100000100000100011000101111111001010000000000000
001000000000001111000011010000000000000000000000000000
000000000000001011100010000000000000000000000000000000
010000000000001011100000000101011011010010100000000100
010000000001010001000011100011101001110011110000000000
000000000001011000000000010011111001001001000000000000
000000000000000001000011101011101011001010000000000000
000000000000001000000111010001011000101100000000000000
000000010000000011000110101011101110111100000000000000
001000100000100000000000000000000000000000000000000000
000001001111011011000010000000000000000000000000000000
000011000000000111000000011101000000000010000000000000
000011011100000000000011110011001110000000000000000000
000000010000000000000111100000000000000000000100000000
000000000000000000000100000001000000000010000001000000
.logic_tile 29 9
000001000000001000000000010000000000000000000000000000
000000001010000011000011000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000011110101001100101000000000000000
010010100100010000000111100001111011100100000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000100000000
000001010000001011000100000011000000000010000000100000
000010100000000000000000000000000000000000000100000001
000000010000000000000000000111000000000010000000000000
000010100001010000000000000000000000000000000000000000
000001010000001001000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 9
000000001110001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000000000000011111111001001001000000000010
000000000000000000000011100101011111001010000000000000
110000100000000000000000010000000000000000000000000000
010001000000000000000011000000000000000000000000000000
000000001100001000000000000111111001001001000000000001
000100000000000011000000001101111111001010000000000000
000000000000000000000000010000000000000000000100000000
000000011110000000000011110001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000101100110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 31 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000001011000000001000000000000000000100000000
000000000000001011000000000001000000000010000001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100100000
000000000000000000010000000111000000000010000000000000
000000000000010000000011100000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000001000000000111100000000000000000000000000100000000
000000100000000000010000001011000000000010000000000000
000000010000000000000000001000000000000000000100100000
000000010000001111000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 32 9
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001010000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
.io_tile 33 9
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000100001000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000001011000000000000000000000000000000101000000
000000000000001011000000000001000000000010000000000000
010000000000000000000000001000000000000000000110000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 10
000000000000001000000000001101000000000011010000000000
000000000000000011000000000001101100000011000000000100
001000000000001000000110001000000000000010000000000000
000000000000001011000000001111000000000000000000000000
010000001100000001000111110000000000000000000000000000
110000000000000000000111010000000000000000000000000000
000000000001010111000000011001001011001001000000000000
000000000000100000000010101101001101001010000010000000
000000000000001000000000001001111100101000000000100000
000000000000000101000000000101111010100100000000000000
000000000001010001000011100000000000000000000100000000
000000000000100000000010010111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000001011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011000011000000000010000000000000
.logic_tile 4 10
000000000000000111100000000000001000111100000000000000
000000000110000000100000000000000000111100000000010000
001000000001010000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000110000000010000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110000000000000001000000000000010000000000000
000000000000000000010000000101000000000000000000100000
000000000000000000000110101000000000000000000101000000
000000000000000000000100001011000000000010000000000000
000100001110000000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 5 10
000000000000001000000010010001101011001001000000000010
000000000000000011000011110001101010001010000000000000
001000000000000000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000001011000000000000000000000000000000000000
110000000000001111100000000000000000000000000000000000
000000000001001001000000001001100000000010000000000001
000000000000100001000000000101101101000000000000000000
000000000000000001000111100111001100101000000000000000
000000000000000000000000000101101001100100000000000000
000000000000000001000000001000000000000000000100100000
000000000000000000010000000011000000000010000000000000
000010000000000000000010000000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000000000000
.logic_tile 6 10
000000000000110001100111101011000000000001000010000000
000000000001100000000000000101000000000000000000000000
001000000000000000000000010001111111001001000000000000
000000000000000000000011001001101110001010000000000000
110010100001110000000000001001001101101100000000000000
110000000001000000000000001101011100111100000010000000
000000100001000011000011000000000000000000000000000000
000001000000100000000100000000000000000000000000000000
000000001100001111000111101000000000000000000110000000
000000000000000011000000001011000000000010000000000000
000001000000001000000111100000000000000000000000000000
000010100000000111000110000000000000000000000000000000
000110000101100000000010000000000000000000000100000000
000000000000000000000100000011000000000010000000000001
000000000000000111000000001000000000000000000100000000
000000000000001001100000001011000000000010000000000000
.logic_tile 7 10
000000000001000001000000000001011110101000000000000000
000000000000110000100011111101001100100100000000000000
001000000010000000000110101011111110101000000000000000
000000000000010000000000001001111110100100000000000100
010000000000000000000110001000000000000000000100000000
010000001010000000000000000111000000000010000010000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001011100000001000000000000000000100000000
000000000000101111000000000011000000000010000000000000
000000000000001000000000001000000000000000000100000100
000001000000000011000011001111000000000010000000000000
000000001110001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100100011100111000000000000000000000000000000
000000000100010111000110000000000000000000000000000000
.ramt_tile 8 10
000000001010100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000010000000000000000000000000000
000010000111100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000110000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 10
000000001010000011100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001101010000000001001010001001000001000000
010000000000001111100000000101001100001010000000000000
000010000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000010000000000000000000000000000
100000000000001111000011110000000000000000000000000000
001000000000000001010000001101100000000001000100000110
000000000000000000000000000011000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000001000011000100100001
000000000000000000000000001001001000000010000000000000
.logic_tile 10 10
000011101011000000000110000101100000000010100000000000
000001100111100001000010101101001110000001100000000000
001000000000001001000000010001011000000011100000000000
000010100000000111100011001001101010000011000000100000
110001000000101000000010001101100001000010000000000000
010010000000010111000100000101101110000000000000000000
000010100000001001100000000001011101010100000000000000
000000001000101011000010110111001100011000000000000000
000000000010000111000000001111011110101000000000000000
000010100000100111100011101011111110100100000000000000
000000000001010111100010111011011100101000000000000000
000000000100001001100110001011001100100100000000000000
000000000010001111000000001000000000000000000100000000
000001001010000001100011111001000000000010000000000000
000000000000000111100000001000000000000000000110000000
000100000110000000100010010001000000000010000000000000
.logic_tile 11 10
000010001100000111000111001101101111001001000000000000
000010100000010000000111111011101111001010000000000000
001000000000011111000000011111001010101100000000000000
000000000010000101100011100101101100111100000000000000
010000000000001001000011111001111100000001110000000010
010000001010000001100010100001001101000011110000000000
000000000001010001100000010101101110110011110010000000
000000000000000001000010001001001011010010100000000000
000000001010001001000000001001011110101000000000000000
000000000000001111100010011001011100100100000000000000
000000000000011001000000010011111110111000000000000000
000000000001000001000011100011001010111100000000000000
000000001000001001100011100000000000000000000100000000
000000000000001111000010011101000000000010000000000000
000000000000100001000111010000000000000000000100000000
000000000001000000100111011111000000000010000000000000
.logic_tile 12 10
000000000000000000000011010000000000000000000000000000
000000000000000111000111110000000000000000000000000000
001000000001001000010110000001111100010100000001000000
000000000000100001000000000111011100011000000000000000
010011100000001011100000000101000000000001010000000000
010011100000000111000011011111101101000010010000000000
001110000000000011100110100101101111101100000000000010
000001000010101011000000001001001111111100000000000000
000010000000111111000000011101101010000110000000000000
000000000100110011100011100111001100000101000000000000
000100000001010000000000011101101010111001000000000000
000100000000100000000011011001101100111010000000000000
000011001101010011100111000000000000000000000110000000
000010000000101101000011100001000000000010000000000000
000100000000000001000000010000000000000000000100000000
000100000000000000000011001111000000000010000000000000
.logic_tile 13 10
000000100000001111000111010001011010111000000000000010
000000000000001111100011000011001001111100000000000000
001000000000001001100000000101011001010100000000000000
000000000110001111000010010101111101011000000000000000
110000000000000001100111111001001101010100000000000000
010000000000011111000010100001111010011000000000000000
000010000000000111100000001101011110000100000000000000
000001000000000111100000000001001111000000000000000001
000010100000001011100011100000000000000000000000000000
000001000000000111100010010000000000000000000000000000
000000000000010000000111100001001101010100000000000000
000000000000000000000010011101001101011000000000000000
000000100000000000000000011000000000000000000101000000
000000000110010000010010001011000000000010000000000000
000000000000000111110000000000000000000000000101000000
000000001110000000100000000011000000000010000000000000
.logic_tile 14 10
000001000000001001000111100000000000000000000000000000
000000100111010011100111100000000000000000000000000000
001110000000000101100010111111101100001001000001000000
000100001100000000100110001001101111001010000000000000
010001000000000000000000000000000000000000000000000000
010000000110010001000000000000000000000000000000000000
000000000000000000000111000111000000000010100000000000
000000001110100000000111000011001110000001100000000000
000010100000001111100000001101001110001001000000000000
000001001100000111100000001101001000001010000001000000
000010100000101000000000000111111001101100000000000000
000000000111010111000011101001011011001100000000100000
000000000000011001010000001001100001000000100000000000
000010100000100111000010010011001101000000110000000000
000111000000000111100110000000000000000000000100000000
000111000000000000100000000001000000000010000000000000
.logic_tile 15 10
000000000000001000000110100001011000101000000000000100
000000000000001111000000001101111000100100000000000000
001000000000010000000010001000000000000000000110000000
000000000000000000000100001111000000000010000000000000
110000000000000111000011000000000000000000000100000000
010000001000000000100100000101000000000010000000000100
000101001110000000000000000000000000000000000000000000
000010100110000001000000000000000000000000000000000000
000001100000010000000000011000000000000000000100000000
000010000001010000000011101011000000000010000000000000
001000000000000000000000010000000000000000000000000000
000001000001010000000011000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000100000000000010010101000000000010000001000000
.logic_tile 16 10
000000000000000011100111101101011011111000000000000001
000000000000000111000010011111101001111100000000000000
001000000001000000000000000111101100010100000001000000
000000000010100000000011000101001000011000000000000000
010000000000000000000111100000000000000000000101000000
110000100010000001000111110111000000000010000000000000
000000100000000000000000000000000000000000000100000000
000001000001001111000000001011000000000010000000000000
000000001010010000000111000000000000000000000100000000
000010001111101111000100001001000000000010000000000010
000000000000000001000000000000000000000000000101000000
000000000100000000000000001001000000000010000000000000
000000000100000111000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000101100111001000000000000000000110000000
000000001000000000100000000011000000000010000000000000
.logic_tile 17 10
000010100001001111100111110001111010000010000001000000
000000000000101011000111110011011000000011000000000000
001000001000001111100111000111011010000110000000000000
010000000000001011000111110011101110000101000000000000
010000000000001000000010001011000001000010100000000010
110000000110000111000000001001101010000001100000000000
000001000100000111100111011001011110101000000000000000
000010000000001001100010000011101001100100000000000100
000010000000100111100110101111111011101000000000000000
000000000000011111000100001101101010100100000000000000
000100001010000111000000000111111011011100100000000010
000110100000000000110000000001101110011100010000000000
000000000000000000000110101001111011101000000000000000
000000000000001111000000000001101010100100000000000000
000000101100001111100110010000000000000000000100000000
000000000000001111000010100101000000000010000000000000
.logic_tile 18 10
000000000010001001000000001101001110001001000000000000
000000001110000001000000000011101010001010000000000000
001110001110000000000000001101100000000010100000000010
000100001110100000000011000011101110000001100000000000
010010000000001011100000010101101011010111000000000010
100001000000000111100011000001001001000011000000000000
000100001010000000000110000000000000000000000100000000
000000001000100011000000000001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000110000000111000000000001000000000000000000100000000
000001101000110111000000001111000000000010000000000000
000000000001010000000010000000000000000000000100000000
000000000011110000000000000011000000000010000000000000
.logic_tile 19 10
000000000001011011000000000001011101011100100000000000
000010000000000011000011100001001000011100010000000000
001001001110001000000000000101001101110110000000000000
000010100010001111000000001101101010110101000001000000
010001000000000000000011000000000000000000000000000000
010000100010000000000110000000000000000000000000000000
000100001100101000010000000000000000000000000000000000
000100000000011111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000101001010000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
001010000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
.logic_tile 20 10
000010100001011111000000010001000000000011000101000000
000001000010000001100011110001001011000010000000000000
001000000001010000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
010010001010000111000111100001000000000011000100000001
010000000000100000100100001011001011000010000000000000
000000000000000000000000010000000000000000000000000000
000001000001010000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000100000000000000101100000000001000100000000
000000000001000000000000000101100000000000000000100000
000000100001000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
.logic_tile 21 10
000000000000001001000000000000000000000000000000000000
000000000000001011100010010000000000000000000000000000
001000000110000111100000000101101101101000000000000000
000000101100000000100000001101101000100100000000000000
110000001100001111100110001101100000000001010010000000
010000000000000011100010010101101110000010010000000000
000000000001001001000010010111001001101000000000000000
000000000000100001100110000101111000100100000000000000
000000000000000001100111110001001100010100000000000000
000000000000000111000011100001011010011000000000000000
000000000000001000000000001101011100111000000000000000
000000000110000111000011100101101100111100000000000100
000001000000000111000010001000000000000000000100000000
000010100000000000000000001011000000000010000000000000
000101000000000000000000000000000000000000000000000000
000110000001010000000000000000000000000000000000000000
.logic_tile 22 10
000000000000100000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001010000000000000010000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
010011000100000000000111000000000000000000000100000010
110010100000000000000100000001000000000010000000000000
000101000001110000000000000000000000000000000000000000
000110000001000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000101000000
000010100001000000010000000111000000000010000000000000
000001001010100000000010001000000000000000000100000001
000010001011000000000100001011000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000100110100000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000001101100000000000000000000000000000000000
.logic_tile 23 10
000000000100010011100000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
001000000000001001000110000111111001101000000000000000
000000000000011111100000001101101100100100000001000000
110001000001110000000000010000000000000000000000000000
010010001101010000000011010000000000000000000000000000
000000001110001111100011000000000000000000000000000000
000101000000001111100000000000000000000000000000000000
000100000000001000000010001001111010101000000000000000
000000000000000101000111100111101110100100000000000010
000001000010000111100000000011011010000001110000100000
000000100000000000100000000001001101000011110000000000
000001001000000111100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000011100011001000000000000000000100000000
000000000000000000100100000001000000000010000000000000
.logic_tile 24 10
000010000000101111000000001111011010001001000000000000
000000000000011111000000000011001110001010000000000000
001100001100111001100000011001001111101000000000000000
000100100000101111000010000001001010100100000000000000
110000001110000000000000001011000001000010100001000000
010000001100000000000000001001101010000001100000000000
000000100000101011100000001000000000000000000100000000
000011000001010011000000000011000000000010000001000000
000011000000101011100010001000000000000000000110000000
000011100000010011100011100001000000000010000000000000
000100000000001001000000000000000000000000000100000000
000000000000001101000000000001000000000010000000000000
000001000000100111100000000000000000000000000100000000
000000000000010011000000000011000000000010000000000000
000000000110000000000000000000000000000000000100000000
000000000100000000000000000011000000000010000001000000
.ramt_tile 25 10
000000000001110000000000000000000000000000
000000000000010000000000000000000000000000
000001000101000000000000000000000000000000
000010000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000100000000000000000000000000000000000000
000110100000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 10
000000000000010000000000001011101101101100010000000001
000000000001111001000010010001011100101100100000000000
001010000000001000000111101101001110101100010000000001
000000000100000001000000001001011010101100100000000000
110010000000001001000000000000000000000000000100000010
010001000001010011000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000000000000111100000000000000000000100000000
000010000000000000000011111001000000000010000000000000
000010100001001011000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000100001101010000000000000000000000000000000000000000
.logic_tile 27 10
000000000001010011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
010010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000001100000000011100000000000000000000000000000000000
000011101110000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000101000000
000000000000000000100000000001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 10
000010100010101000000111100000000000000000000000000000
000001000000011011010100000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000001000000011100000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000001000010000001001101101101100000001000000
000000000010000001010000000101101110111100000000000000
000000000001010000000010000011011100101000000000000000
000000000000000111000011100001101010100100000000000000
000000001110000111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000101000000
000000000000000011000000001001000000000010000000000000
.logic_tile 29 10
000010100000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001010000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010011101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 30 10
000000000100010000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
001000100001000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
110000000000000000000000001101101000101000000001000000
110000000000000000000000000001011101100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000001
000001000000001011000011110011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000010000000000000000000000000000000
000000000001100000000100000000000000000000000000000000
000000100011010000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
.logic_tile 31 10
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
001000000000001011100000010000000000000000000000000000
000000000100000111000011110000000000000000000000000000
110000000000000000000000001001111101101100010000000000
000000000000000000000000000011011001101100100000000000
000000000000000000000000011001101001111001000001000000
000010000000000000000011110011011011111010000000000000
000000001100000111100000000000000000000000000100000100
000000000000000000100000000001000000000010000000000000
000000000000001101100111100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000000000100000000000000011000000000010000000000000
.logic_tile 32 10
000000000000000000000000011000000000000000000110000000
000000000000000111000011111001000000000010000000000000
001000000000000000000000010000000000000000000000000000
000000001000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000001010000000000001000000000000000000101000000
000000000000100000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 3 11
000000000000000001000000001101101101101000000000000000
000000000000000011000000001001111000100100000000000000
001011100000000000000110011101111000001001000000000100
000001100000001001000010001001001101001010000000000000
110000000000001000000010000101000001000010000001000000
110000000000000001000100000111001100000000000000000000
000000000000010101000000001000000000000000000100000000
000000000000000000000010100011000000000010000000000000
000000000000000111100111000000000000000000000100000000
000000000000000000000100000001000000000010000000100000
000000000000000001000000000000000000000000000100000000
000000000000000001000000000011000000000010000010000000
000000000000000101000010000000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 4 11
000000100010000000000111101000000000000000000100000001
000000000000000000000100000101000000000010000000000000
001010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000100000000000011110000001000000000000000000100000001
000100000000000000100000000011000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000000001
000000000000000001000000000000000000000000000100000100
000000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000001000000000000000000101000000
000000001100000000100000000001000000000010000000000000
111100000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 6 11
000000100000010011100000010000000000000000000000000000
000001000100000000100011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001110000001000000001001001100101000000000000000
010000000000000000000000001111001100100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100001000000000000000000000000000100000000
000001000000000111100000000101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 7 11
000100000000010111100110001001101101101000000001000000
000000000000100101000010000001101110011000000000000000
001000100000101000000010001001011100111000000000000010
000001000101001101000100000011001001111100000000000000
010010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000010101101111110001001000000000000
000001000000000101000100000101101100001010000000000000
001000000000000011110000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000010000000000011000010010001000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000001011000000000010000010000000
000010000000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
.ramb_tile 8 11
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 11
000000000000000111100111101001000001000010100000000010
000000001100000000100110000001001101000001100000000000
001000000000001000000000001000000000000000000100000000
000000000000000001000000001101000000000010000000000000
010000000000000000000000001000000000000000000100000000
010100100000000000000000000101000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010111100000001000000000000000000100000000
000100000000100000000000001111000000000010000000000000
001000001110000000000000000000000000000000000110000000
000000000000000000000010010011000000000010000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010000000000000000000000100000000
000000000000000000000100001001000000000010000000000000
.logic_tile 10 11
000010101111010001100110011011111001101000000000000000
000000001100101001000010101101111101100100000000000001
001000000001000111000010010101101111000001110000000000
000000000110000111000110111001011100000011110000000000
110000001000000001000110110111000001000010100000000010
010000000100001001100111001001001101000001100000000000
000000000000000001100110000001111101001001000000000000
000000000000001001000000001101111010001010000000000000
000000000000001111000011010001001100110011110000100000
000000000000001101000111010011001011010010100000000000
000000000000000001000011111001101011101000000000000000
000000000000000000100111010001001111100100000000000000
000010000000000000000010001011011110001001000000000000
000001000000011111000000001111111000001010000000000000
000000000000000000000111110000000000000000000100000000
000000000000000000000011010101000000000010000000000000
.logic_tile 11 11
000000000000000111100011111101001111000110000000000000
000000000000010000100010000101101111000101000000000000
001100000001011000000010000001101001110011110001000000
000000000000101011000100000001011010010010100000000000
110101000100001000000110110011001001111000000000000000
010000000000001101000111011101111111111100000000000000
000000000000000101000000011000000000000000000100000000
000000000000001001100011001001000000000010000001000000
000000100000000000000110110000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000001101001001000000000000000000000000000000000000
000001000000010000000010001000000000000000000110000000
000010100000000000000000001101000000000010000000000000
.logic_tile 12 11
000001000100100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000001000000001000000000000000000100000000
110000000000000000000000000011000000000010000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000000000010100001000000000000000000000000000000000000
000000000000010000000111100000000000000000000100000000
000000001001000000000000000101000000000010000010000000
000010000000000000000000001000000000000000000100000000
000000000110000000000000001011000000000010000000100000
.logic_tile 13 11
000000000001010000000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
001000100000000001100000000011111110101000000000000010
000001000000000000000011000101011110100100000000000000
110000000000000011100000000000000000000000000000000000
110000100000001001100011100000000000000000000000000000
000110000000000111100000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000001001100000000000000001101011000001100000000000000
000010100000000000000000001001101001000100000000000000
000000000000001001100011101011101011011011110000000000
000001000000001111100011100011101101101011110000000000
000000000000000000000111101000000000000000000100000000
000000000000001001000100000101000000000010000001000000
001000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 11
000000001101100001100110001001001101111000000000000001
000000000000100000000011101011101010111100000000000000
001000000000001111000011010011011101000110000000000000
000000001000001001000110000111011101000101000000000000
010000000000000000000000001001011001000001110000000001
010000000000000111000000001101011001000011110000000000
000010000000000001100010001111111011101000000000000000
000100000000000000000110000001011101100100000000000000
000000000000000111000111111101100001000010100000000000
000000100000001111100011110011101011000001100000000000
000101000000001001000011100011011111001001000000000000
000010100110000111000110010101111110001010000000000000
000001000000000000000000001011011101010100000000000000
000000100000000001000000000001111101011000000000000000
000000100000000111100011101000000000000000000100000000
000001001100000111000100000011000000000010000000000000
.logic_tile 15 11
000000000000001111000010011001001100011100000000000010
000000000010001011100011100001001010111100000000000000
001001000000011111000111001001011010111001000001000000
000010000000001111100100000001101111111010000000000000
110000000000100101000000000101001001011011110000000000
010000001110010000100011000001111111010111110000000000
000010100000000011100000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000001000110000011000111001000000000000000000101000000
000010000000000000000111101011000000000010000000000000
000010101010000000000010001000000000000000000110000000
000001000111000000000110011001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000110100001000000000111000000000000000000000100000010
000001000000000000000000001011000000000010000000000000
.logic_tile 16 11
000001000000000111100111111001011001101000000000000010
000000000000000000000111011111001100100100000000000000
001000000000000011100011101001001101101000000000000000
000100000000100000100100000111101001100100000000000010
110000001010000000000011001000000000000000000110000000
010010100000000001000000000101000000000010000000000000
000010000000000011100000000000000000000000000110000000
000001000000000000000000001001000000000010000000000000
000000001000000000000111100000000000000000000100000000
000000000110001001010110001101000000000010000000100000
000000000000001000000000000000000000000000000100000000
000000001010001011000000001011000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000010000000111000000000010000001000000
000010000001010001000111100000000000000000000101000000
000000000110100101000000000101000000000010000000000000
.logic_tile 17 11
001010000001000011000011010001001101101100000000000000
000010000000100000000011100101101101111100000000100000
001000000001000000010110111001111110111000000000000000
000000000000000101000111101001001111111100000000000100
110000000000000101000110010011101111101000000000000000
110000000000000000000010000011101001100100000000000000
000010100011010111100000001011011000001001000000000000
000001000100100001000000000011111110001010000000000000
000000000000000101100000010001011111101100010010000000
000000000100000011100011111001011100101100100000000000
000000000001000001000110000101011011000001110000000000
000000001000100111000010011101101110000011110000000100
000011100000000000000111100000000000000000000000000000
000001000000001001000111000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000001010000111100010010101000000000010000000000000
.logic_tile 18 11
000100000000000000000111010011111110010100110000000000
000000000000000111000111011101111000000000110000000100
001110100000010000000000010111101110010100000000000000
000001000000000000000011101101111110011000000000000001
110011000000000111000110010000000000000000000000000000
010010100000000000100010110000000000000000000000000000
000000000000000000000000000001100001000010000000000000
000000000000000001000000001001101110000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000101110000000000110101101011100001001000000000100
000000000010000000000111100101011110001010000000000000
000000001100000000000010000000000000000000000100000100
000000000000000111000100001001000000000010000000000000
000000100110000000000011000000000000000000000000000000
000001001010001001000110000000000000000000000000000000
.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110010100000000000000111000000000000000000000000000000
100000000000100111000100000000000000000000000000000000
001001000001000000000000000000000000000000000000000000
000000101100100000000000000000000000000000000000000000
000000000000010000000000011001111110001001000000000100
000000001100000000000011000011111101001010000000000000
000100000000001000000000000000000000000000000000000000
000100000000011011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010100010010000000000000000000000000000000100000000
000000001010100000000010010101000000000010000000000000
.logic_tile 20 11
000010000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000100000000000010010000111011011101000000000000010
000001000000000000000100001001111111100100000000000000
000000001110000000000000011000000000000000000100000000
000000000000000000000011000001000000000010000000000001
000010100000010000000000001000000000000000000100000000
000001001000100000000000000001000000000010000000000001
000000000000000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001100001010000000000000000000000000000000000000000
000110000110000000000011100000000000000000000000000000
.logic_tile 21 11
000010000000000000000000001111101110000110000000000000
000000000000010000000000001101101111000101000010000000
001000000000010000000010000011111101001001000001000000
000000000000000000000100001011011101001010000000000000
110000000000000000000000000000000000000000000100000000
010000000100000000000000000111000000000010000001000000
000011000000000000000111001000000000000000000100000000
000010000000000000010000001001000000000010000000000000
000110100000100011100010001000000000000000000100100000
000101000001000000100010011111000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000000000000111000010010011000000000010000001000000
000000000000000001000111000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000100100000000111100000000000000000000000000000
000000000001000000000110000000000000000000000000000000
.logic_tile 22 11
000000000000000000000111111001011010111000000000000000
000000000000000000000011110011111001111100000001000000
001100000000010111100011000111100001000001010001000000
000100000000001001100100000111101110000010010000000000
110000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000010000011000000000000010000010000000
000000000000100000000011010001000000000000000000000000
000011100000000000000000010000000000000000000100000000
000010000000000000000011001111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000001100001001000000000000000000000000000000000000
000000001000000000000010001000000000000000000100000010
000000000000001001000000000001000000000010000000000000
000100000000001000000110101000000000000000000100000000
000000000000001011000100001001000000000010000000000001
.logic_tile 23 11
000000000000100101000010110111100000000000001000000000
000000000000000101100111010000000000000000000000001000
001000000001010000000011100111100001000000001000000000
000000000110000000000000000000101100000000000000000000
000000000000100000000110100111001001111100001000000000
000100000001010000000000000000101101111100000000000000
000100000100000000000000000101001001111100001000000000
000000000110000000000000000000101100111100000000000000
000000000001010000000000000001001001111100001000000000
000000000000000000000000000000001101111100000000000000
000000000000000001000000000001001001111100001000000000
000000000000000000100010010000001100111100000000000000
000100000000000000000000010001001000000011110000000000
000100000000000000000011110000100000111100000000000001
010000000000000000000010101001000000000000000100000100
100000000101001101000100001001100000000001000100000010
.logic_tile 24 11
000000000000000011000000000001011100000001110000000000
000000000000000000100011100101011001000011110001000000
001100100000000101100000000011101010000011110000000000
000010001100000000000000000000110000111100000000000100
110000000000000101000110100000000000000000000000000000
100000100000000000000010010000000000000000000000000000
000000100000010011100000001011000000000001000000000010
000001000000000000100000001011100000000000000010000000
000000000000000000000011100111011000000011110000000100
000000000000000000000111100000000000111100000000000000
000001000001000000000010010111001110001001000000000000
000100000000000000000011111011011011001010000001000000
000000000000001011000011101000000000000000000100000000
000000000000001001100000000101000000000010000000000001
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.ramb_tile 25 11
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000011101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
.logic_tile 26 11
000000000000000111000000010011111110001001000001000000
000000000000000000000011001011111010001010000000000000
001100000000000111000011110000000000000000000000000000
010100000000000000000111010000000000000000000000000000
010000001000000001000111100101101011101000000000000010
010000000000000111100100001101101110100100000000000000
000000100000100000000000000000000000000000000000000000
000000100000000000000010010000000000000000000000000000
000000000000000000000000001001111101010100000000000100
000000000000000000000010001001101110011000000000000000
000000001010000011100110011000000000000000000100000100
000001000000100000100011010001000000000010000000000000
000001000000000000000000001000000000000000000100000000
000010101000000000000000001011000000000010000000000001
000000000000100111000000000000000000000000000100000000
000000000000010000000011100001000000000010000000000000
.logic_tile 27 11
001000101010000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001011000000000010000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000010000000000000001000000000010000000000100
.logic_tile 28 11
000010100000000011100011101001001010101000000000000000
000001000000000000000011101011001110100100000001000000
001000001100000000000110011011101110101100010000000000
000100001110000000000010001001001010101100100000000000
010000000110000000000000011101001100111001000000000000
010000001010000111000011101001101101111010000000000100
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001111000010010000000000000000000000000000
000000000000001111000000000000000000000000000100000000
000000000000000111000011001001000000000010000001000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 29 11
000000001011000111000111001001000000000010100000000000
000000001000100000100000000101101101000001100000000100
001000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
111000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010001100000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000000001000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000000000001
000000000000101000000000001000000000000000000100000000
000000000001001111000000000101000000000010000000100000
.logic_tile 30 11
000100000000000000000000000111011111010100000001000000
000000000000000000000011011011001100011000000000000000
001010000001000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000001000000
010000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000001000000001000010000000000000000000000000000000000
000000001000100111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001001001000000000000000000000000000000000000
.logic_tile 31 11
000010000001010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000001010000000010100000000000000000000000000000
000000001000100000000010010000000000000000000000000000
010000000000000000010000001001100000000010100000000000
010000000000000000000000001001101101000001100000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000111000000000010000000000000
000001000100000000000000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 32 11
000000000000000000000000010000000000000000000100000000
000000000000000000000011110111000000000010000000100000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000001010000000011010011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000011001111101001001000000000000
000000000000000000000010001011111111001010000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000001111000011001011000000000010000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 3 12
000000100000000000000010110000000000000000000000000000
000000001000110000000010100000000000000000000000000000
001000000000000001000000010000000000000000000000000000
000010101110000000100010000000000000000000000000000000
010000000001000000000011100000000000000000000000000000
110000000110100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000001000000001000000111101111111001001001000001000000
000000000000001011000000001001001010001010000000000000
000000000000000000000000000001011011101000000000000000
000000000000000000000000001001101000100100000000000001
000100000000100000000000000000000000000000000100000000
000100000001010000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000011000000001011000000000010000000000000
.logic_tile 4 12
000000000000000000000000001000000000000000000100000010
000000001010000000000011100111000000000010000000000000
001001000001010000000111101000000000000000000100000010
000000000000000000000000000101000000000010000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000100
000000000000000111000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000100000000000101100000001000000000000000000100000100
000100000000000000100000000011000000000010000000000000
.logic_tile 5 12
000010000000000000000000010000000000000000000100000000
000000000000000000000010111101000000000010000010000000
001000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000001011010000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000110000000000011100000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000010100000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
.logic_tile 6 12
000010000000000011000000001101011111101000000001000000
000010000000010000000000000101001110100100000000000000
001000000000000000000000010000000000000000000000000000
000000001110000000000010000000000000000000000000000000
110001000001000000000000001001011100001001000001000000
010000100100100111000000001001001110001010000000000000
000000000000001101000000000000000000000000000100100000
000000000000001011100000000011000000000010000000000000
000000000000000111100111011000000000000000000100000000
000000000000000000000011011011000000000010000010000000
000000000000010011100000001000000000000000000110000000
000000000000001001000010010101000000000010000000000000
000000001110000011100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000011100000000000000000000000000110000000
000000000000000001010000001011000000000010000000000000
.logic_tile 7 12
000000100001111111100010000001001001001001000000000000
000010000000010001000111100111011000001010000000000000
001000000000000000000000000001000000000010000000000001
000000001110000111000000001101001010000000000000000000
110000000010000011000000010111101001101100010010000000
100000000000000001100011011001111000101100100000000000
000100000110000000000010010101011010111000000001000000
000100000010000000000111101111011010111100000000000000
000100000000000000000000001000000000000000000100000000
000000100000000000000000000011000000000010000010000000
000000001010000000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000001110100111100000011000000000000000000100000000
000000000001010000110010010111000000000010000000000000
000000000000000001000000011000000000000000000100000000
000000000000000000100010001101000000000010000000000000
.ramt_tile 8 12
001001000000000000000000000000000000000000
000000100101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 12
000100000000000101100111101101001001111000000010000000
000000000000000000100111011001111000111100000000000000
001000000000000011100011111101001001110011110000000100
010000000000000011000011100001111010010010100000000000
110101000000100011000110000000000000000000000000000000
110110001101010001000010000000000000000000000000000000
000000000000001011000011011101101111000011010000000000
000000001110000001000011101001101011000011110000000000
000000000000010000000000001001000001000000100000000000
000010100000100000000000000101001001000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000010000000111000000000010000010000000
000110100000100111000010000000000000000000000100000010
000001001110011111100000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 10 12
000001000000001101100000011001011100001001000000000000
000010001100001111100010000001001111001010000000000000
001010000000000000000000010001001100010100110000000000
000000000000001001000011110101101100000000110010000000
010110100000101000000111001101101101101000000000000000
110000000001010001000000001101111101100100000000000000
000000100001000000000110011000000000000000000100000000
000000000000000000000010001111000000000010000000000010
000000000001110111100111000000000000000000000100000000
000000000000101111100000000001000000000010000000000000
000010100101000011100111101000000000000000000100000000
000000000000000000000010001011000000000010000000000010
000100000010100000000111011000000000000000000100000000
000100000000010000000011111001000000000010000000000000
000000100000000000000000010000000000000000000100000000
000001000000000000000011111111000000000010000000000000
.logic_tile 11 12
000100000000010000000111001001100000000010100000100000
000000100000001001000110000001001001000001100000000000
001000001000001111000000010101100001000001010000000010
000001000000000001000011011001001011000010010000000000
010000000010010000000010000101101011001001000000100000
110000000000100000000110010001011001001010000000000000
000000100000001001000011011111000000000010100000000100
000000000000000101000011011011001011000001100000000000
000000001000000000000000000000000000000000000100000000
000000000001000000000000001111000000000010000000000000
000110001111000000000111101000000000000000000100000000
000101000100100000000100001111000000000010000000000000
000001000000000011000111101000000000000000000100000100
000010000000000000000000001101000000000010000000000000
000001000000000000000000010000000000000000000000000000
000000100000100000000011010000000000000000000000000000
.logic_tile 12 12
000001001100001111100110000011011101001001000000000010
000010000000001101000010001011001111001010000000000000
001000000001001000000000010101111111101000000000000000
000001000000000011010011111101111100100100000000000100
010000000010101011110010000001011110101100000000000000
010100000000011011100110100001101010111100000000000100
001000000000000000000111100001111111101000000000000000
000011001010000111000000000001011100100100000000000000
000010100000101101100000010101111101101100010000000000
000001000000010111100011111101001111101100100000000100
000000000001010011100000000001111110101100010000000010
000010001100100000010000000111101111101100100000000000
000000001100000000000000000000000000000000000100000001
000000000000100111000010000011000000000010000000000000
000000100000001011100010000000000000000000000100000001
000000000110000111000000000101000000000010000000000000
.logic_tile 13 12
000000001000000001010011101011101001101000000000000000
000000000100000001000010000111111010100100000000000000
001010000010010001000111010011001000111000000000000000
000001000000101001100111011011111010111100000000000001
111001000001111001010000010001111011101000000000000000
110010100001100001000011010101101010100100000000000000
000000000000000001000111111001100001000010100000000000
000001000100000011100110001111101000000001100000100000
000000000001101011010110110101011100111001000000100000
000000101110110101000010000111101000111010000000000000
000000000111000111100111001011011100110011110000000100
000000000000100011000000001101001100010010100000000000
000001000000001011100010001001000001000010000000000000
000010100000000011100100000001001011000000000000000000
000000000000000001000000000000000000000000000100000100
000000000000000000000011100111000000000010000000000000
.logic_tile 14 12
000000000000000011000111101101001100101100000000000000
000000001011011011100010010001101101111100000000000000
001000000001010000000011111011101110000011000000000010
000000000000001111000011111001001000000001000000000000
011001100001111000000111010011101111101000000000000000
010000000000111111000110001101111110100100000000000000
000000000000000000000000001001001101010100000000000000
000000000000000101000000000101011100011000000000000000
000000000000100111000000011001000001000010100000000010
000000001000010000100011101001101110000001100000000000
000001000000001011100011100000000000000000000100000000
000010000000001001000010000111000000000010000000000010
000000000000000001010000001000000000000000000100000000
000000001100001111000010001011000000000010000000000001
000000000000000011100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
.logic_tile 15 12
000000000000000011100011100001011000000010000000000010
000000000001010111100110100011101000000011000000000000
001010100110101011100011100101011101101011110000000000
000000000000010001100111011111101101100111110000000000
111000001010000001000110000011100000000010100000000100
010000000000001001100011101111001010000001100000000000
000000000000100111110111000101111000000110110000000000
000000000001000000000010010011001011001010110000000000
000010100000101001000000001001001011101100010000000000
000001000001001011100010011101001110101100100000000000
000000000000001111000111111001011101111100000000100000
000000001000000111000110111001111011011100000000000000
000010000000000000010111101000000000000000000110000000
000001000000000000000110111001000000000010000000000000
001000100000100011100000001000000000000000000100000000
000000000010000001000000000111000000000010000001000000
.logic_tile 16 12
000110000000001011100111111001011010101100000000000000
000100001100001101000011010011111001111100000000000100
001100100000001111100011101101001110001001000001000000
000100000001000011000000001001001111001010000000000000
110000001110000001000111111011111111001001000000000000
110000001100000000100111010111111000001010000000000100
000010000001000111100011010011001100101100000000000010
000001000000100000100111010111011000111100000000000000
000000000000101001000000001011111110000110000000100000
000000000000010101000011000101001011000101000000000000
000100000000000001100010000101111111000010000000000000
000100100110101011000100001101111000000011000000000000
000000001000000011100111100000000000000000000100000001
000000000000000011010110000001000000000010000000000000
000000100001011101100011010000000000000000000100000001
000011101000000111000011010011000000000010000000000000
.logic_tile 17 12
000000000110001001000111110111111000101000000000000000
000000000001000011100011100101111011100100000000000000
001000100000001011100111101001100000000001010000000100
000000001000011111100111110111001000000010010000000000
110000000000100011100010000101011011000101000000000000
010000001001000011000100001111011101001001000000100000
000000000001000000000000011001001000101111110000000000
000001000000100000000011000001011101001111110000000000
000000000000010000000010100000000000000000000100000000
000100000100100000000111100111000000000010000000000000
000000000000010001000000000000000000000000000100000000
000000000000000000000011111001000000000010000000000000
000000000001100101100011001000000000000000000100000000
000000000110010000100000001001000000000010000010000000
000000000100000000000000001000000000000000000101000000
000001000001011111010010000011000000000010000000000000
.logic_tile 18 12
000010100000001000000010000011001100001001000000000000
000011000000000001000100000011011111001010000000000000
001110100000001111100011101101001110101000000000000010
000101000000000001100111010001111101100100000000000000
110000000010010111000111111001001100001001000000000000
010000000000100000000010001101111111001010000000000000
000000000110000000000110001111101010111001010000000000
000000000000000000010010111101101110110000000001000000
001000000010001011100111011001111100111000000000000000
000000000000000111000111000011111000111100000000000000
000011100000000000000010000001111001101100000000000000
000000000010001111000100001101101110111100000001000000
000000000101110000000111001000000000000000000100000000
000000000000011111000010010111000000000010000000000001
000100000000100111000110100000000000000000000100000000
000000001001011111100100001111000000000010000000000000
.logic_tile 19 12
000000000000001001000000010101111001101000000000100000
000000001100001011100010001111101010100100000000000000
001111100000000011100000000000000000000000000000000000
000001000000001001100000000000000000000000000000000000
110000000000100111100000010111011101110110000000000000
010100000000010000100011010001011011110101000000000000
001000000001001001000111000001001101001100000000000000
000000000000100001100110101101101010101100000000000100
000000000000001111100010011001001100000100000000000000
000000000000000011100011010001001010001100000000000000
000001000000010000000110100000000000000000000100000000
000100000000100000000100001011000000000010000000000000
000000000000010000000111000000000000000000000000000000
000000000110001011000110000000000000000000000000000000
000000000101000000000000000000000000000000000100100000
000000000001000000000000001111000000000010000000000000
.logic_tile 20 12
000000000000010001100000010001011011101100000000000000
000000000000001111000010000111001000111100000000000000
001000000000001011100011111111111100101000000000000000
000010001011000011100011010001011101100100000000000000
110000000000000000000000010011101101001001000000000000
110000001110000001000011010001111101001010000000000000
000000100000000101100000000001001100000111110001000000
000001000000010001000000000111101011000011110000000000
000000000110101000000111001101001110101000000000000000
000000000000000001000111100101011101100100000000000100
000001000000000000000111000000000000000000000000000000
000000001110000000000110000000000000000000000000000000
000000100000001111000111001000000000000000000100000010
000000001100001101000010001001000000000010000000000000
000010100000000011100000001000000000000000000100000000
000100100001000000100000001001000000000010000000000100
.logic_tile 21 12
000000000000001001100010100000000000000000000000000000
000000000001010111000010000000000000000000000000000000
001000000000001001000000010001100001000001010000000000
010000000000101101100010000011101000000010010000000000
010010000000000001000000000001011001001001000000000000
010100000000000001000000000001101011001010000001000000
000000000111000001100011100101111001101000000000000000
000000100010101011000000000101001000100100000000000000
000100000000000011000000000001011011000110110000100000
000100000000000001000000000101001011001010110000000000
000001100000000000000010001000000000000000000100000000
000010101111010000000100001011000000000010000000000000
000010000000000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000100000110000000000000000000000000000000000000000000
000100000010000000010000000000000000000000000000000000
.logic_tile 22 12
000100000000001000000011100111101101111001000000000000
000100100000000111000010000001111111111010000000000000
001000000000000001100000000011011010010111110010000000
000000000000000000000010010101101100011011110000000000
010000000000001111100000000111001001111001000000000000
010000001110000001000000000101011111111010000000000000
000000000001011011100110000011011111101100010000000000
000000100000100001100010011111001101101100100000000000
000000000000000011100110010101100000000001000100000000
000000000100001001100010000111000000000000000000000010
000000000001010001000011111111000001000011000100000000
000000000000100000100110000001001011000010000000000000
000000000001010001000000001011100001000011000100000000
000000000101010001110011101011001001000010000000000000
000000000001000011100011111101100000000001000101000000
000000000000100000000110110011100000000000000000000000
.logic_tile 23 12
001000000000000011100000000011101010000011110000000000
000000100000000000000000000000010000111100000000000000
001111000001010101100000001000000000000010000000000000
000110000100000000000000000001000000000000000000000000
110000000000000000000000000011011010000011110000000000
110000000000000000000010100000000000111100000000000000
000000000000000000000000011000000000000010000000000000
000000000000000101000010101101000000000000000000000000
000000000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000010100100011001110000000111000000000010000010000000
000001000001010000000010001000000000000000000100000010
000000100100100001000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000001010000000000000001000000000010000010000000
.logic_tile 24 12
000000000000000000000000000001100000001111000000000000
000000000110000000000010000000000000110000110000000000
001010101110101111100000010000000000000000000000000000
000001100100001111000011110000000000000000000000000000
010000000001000000000000001101100001000010100001000000
010000000000100111000011001001001111000001100000000000
000000000000000000000110001101111101001001000000100000
000000001110001011000010001101111101001010000000000000
000000000000000000000010001101000001000000110000000010
000000001100000111000000000001101100000000000000000000
000000000001000000000010010011011111101000000000000000
000100000000000011000011001011011111100100000010000000
000000000000110000000111000000000000000000000100000000
000000000000010000000100001111000000000010000000000001
000000000000000000000010010000000000000000000100000000
000000100000010000000011000101000000000010000000000000
.ramt_tile 25 12
000010100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
.logic_tile 26 12
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001100000000100000000000000000000000000000000000000000
000100001010010000000000000000000000000000000000000000
010001000000010000000010000000000000000000000000000000
110010000010100000000111000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000001101000000000010000001000000
000100000000000000000111101000000000000000000101000000
000000000000000000000100001011000000000010000000000000
000000000000000000000000010000000000000000000100000010
000000000001000000000011010111000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000001001000000000001000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000000001011000000000010000001000000
.logic_tile 27 12
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000100000000
000101001100000000000000000011000000000010000001000000
111000000100000000000000000000000000000000000000000000
100000000010100000000000000000000000000000000000000000
000100000000001000000000001000000000000000000100000010
000100000000001111000000000101000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000100100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 12
000101000001000000000000011000000000000000000100000000
000010100000000000000011000011000000000010000000000001
001101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010101000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000001011000000000010000000000010
000000000000000000000110100000000000000000000000000000
000010000110000000000100000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000010100000000001000000000111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000010011111000000000010000001000000
.logic_tile 29 12
000000000000000001000111100001100000000000000000000001
000000000000000111100110000001100000000001000000000000
001000000000000000000111000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
110000000000000101000110000011101001101100010001000000
110000000000000000000000001101011011101100100000000000
000000001110000000000011110101000001000001010000000000
000000000000000000010011010001001011000010010000000000
001000000010000000000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000100000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000010001000000000000000000101000000
000000000000000000000100000111000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 12
000000000000000011100011110001000000000010010000000000
000000000000000111100011111011101000000010100000000000
001000000000000111000000010101000000000000110100000100
000000000000001001000010000011001000000001110000100000
000000000001011001100000000001101011101100000100000101
000000000000100001000000001001001000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100011111011000001000000100100100000
000000001100000000100110001111101100000000000001000000
000001000000101001100011001111000001000000100100100000
000000100001000001000100001011101100000000000000000000
000010100000000000000011101011000001000000100100000010
000001100000000000000100001111101001000000000000000001
000011100000000000000011000000000000000000000000000000
000010100000010000000100000000000000000000000000000000
.logic_tile 31 12
000000000001010001000000010011101100101000000000100000
000000000000100111000011000001011011100100000000000000
001001000100001000000110100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
010000000000000000000010001000000000000000000100000000
010000000000000000000100000001000000000010000000000000
000010000000000101100000001000000000000000000100000010
000001000000000000100000001001000000000010000000000000
000010000000000000000111101000000000000000000100000010
000001000000000000000100000101000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001010000000000000001000000000010000000000000
.logic_tile 32 12
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000010011011011100101100010001000000
000000000000000000000011101001111110101100100000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000001001000000000010000010000000
000000000000000000000010000000000000000000000101000000
000000000000000000000111101011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000001000000000001000000000000000000101000000
000000000000000111000000000111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000001001010000000000000000000000000000000000
000010100000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000000000000001000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000010000000000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 3 13
000010000000010000000000001000000000000000000101000000
000000001010000000000011100011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000001010000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000101000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000101010000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 4 13
000100000100000111100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000001110001111000000000000000000000000000100000010
000000000110000011000011110011000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
.logic_tile 5 13
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000100000000000110101101001110001001000000000000
000000000000000000000100001011001100001010000001000000
010010100000000011000010000000000000000000000000000000
110000000010000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000100000000001111100111000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000101111000101000000001000000
000100000110010000000000000011011110100100000000000000
000000000111000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 6 13
000000000000100000000000000000000000000000000100000000
000000000010000000010011100111000000000010000000000100
001000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000010000000000000001000000000000000000100000100
010000000000000001000000000011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000001000000001111100000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000001001000000000101000000000010000000000000
000000000000000001000000000000000000000000000100000100
000000000000010000100000000011000000000010000000000000
000000000000000000000000000000000000000000000110000000
000100000000000000000000000011000000000010000000000000
.logic_tile 7 13
000000000000100011100000001011000001000000100010000000
000000000000000001000000001011101100000000000000000000
001010000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
110001000000100000000000001000000000000000000100000100
010110100000000000000000000101000000000010000000000000
000000000000000111100000000000000000000000000100000001
000000000000000000100000000011000000000010000000000000
000010000000000011100110110000000000000000000000000000
000000000000000000100111100000000000000000000000000000
000000000001000011000000010000000000000000000000000000
000000000000101001000010110000000000000000000000000000
000010001110000000000000000000000000000000000100000000
000001101101000000000000000001000000000010000000000000
000000000001000000000000000000000000000000000100000000
000001000000100000000000000001000000000010000000000010
.ramb_tile 8 13
000000001001010000000000000000000000000000
000000001101010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000100000000000000000000000000000
000000100001000000000000000000000000000000
.logic_tile 9 13
000000001110000000000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010001000100000000000000010000000000000000000000000000
010110100000000000000011110000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001110000001000000000011011100001001000000000000
000010100000000000100010001101111100001010000000100000
000100000010000111100000001001101110001001000000000000
000100000000000000000010001101111110001010000000000100
000000001101000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 10 13
000010100010110000000000000000000000000000000000000000
000010100110110000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000001000000000000000000100000000
110000000000010000000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
000011100011011001000000000000000000000000000000000000
000000000001000000000011001000000000000000000100100000
000000000000100000000000000111000000000010000000000000
000000000000000001010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 11 13
000010100000100000000000010000000000000000000000000000
000000000110010111000011010000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010111100001000000000000010101000000000010100010000000
010011100001100000000010100001101101000001100000000000
000000000001000000000000011111001100110011110001000000
000000000000100000000011100001101101010010100000000000
000010001110001000000111110000000000000000000000000000
000000001100001101000111100000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000001000000
000001001000000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 13
000000100000001111000000010001001010001001000000000000
000000000000000001100011110101001001001010000000000000
001000000000001000000110001011001100101000000000000000
000000000000001011000000001001011010100100000010000000
010000000101010111000011100000000000000000000000000000
110100000000010111000000000000000000000000000000000000
000000000001010000000000000001011001111000000000000000
000000000000100000000000001011001100111100000000000000
000000000000001000000111100000000000000000000000000000
000000001111001011000011100000000000000000000000000000
001000000000000011100010001000000000000000000100000000
000000000000000000100100001111000000000010000000000001
000000001010100000000000000000000000000000000000000000
000010100111000000000000000000000000000000000000000000
000001000001000000000000011000000000000000000100000000
000010100000100000000010111011000000000010000000000000
.logic_tile 13 13
000000000000000111100110110111111010010100000000000010
000000000000000000100111100101011100011000000000000000
001000000001000111000000000000000000000000000000000000
000011001100100000000000000000000000000000000000000000
110000000000000011000111101001001111101100010000000100
010000000000000000000100000101101111101100100000000000
000010100000000011100110000101011101000110110000000000
000000001010000000000010000001101101001010110000100000
000001100000100000000000010000000000000000000000000000
000010000001000111000011000000000000000000000000000000
000000100001011000000011101101101001000110000000000100
000000000010001101000100001111111101000101000000000000
000000001000000000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000011111000000000000000000100000000
000100000000000011000111010001000000000010000000000000
.logic_tile 14 13
000000000110000000000000000000000000000000000000000000
000000101101001001000010010000000000000000000000000000
001100100001010011100110001111011010001001000000000100
000100001110000000000011001011111111001010000000000000
010000000000000000000111100001111000110110000000000000
110000000001000000000100000001101101110101000000000000
000011000000000000000111101001011001001100000000000000
000001000000000000000100001111111100000100000000000001
000011100000000000000000010000000000000000000000000000
000010000100000000000011110000000000000000000000000000
000000100000000111000111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000000000010010000000000000000000000000000
000000000100000000010011110000000000000000000000000000
000000001110100000000000001000000000000000000100000000
000001000001001001000011000111000000000010000000000000
.logic_tile 15 13
000000000000100111000111100111011100010111110000000000
000000000000000001000010001111101000100111110000000000
001010100001001001100000011001000001000010000001000000
000000000000001111000011000101101111000000000000000000
010000001010010111100011100001011000000011110000000000
110110000011001001100111000111001100000011100000000000
000000000001011000000111100111111110110011110000000010
000000000000101011000111011101101101010010100000000000
000001000000001101100111010000000000000000000000000000
000000001100000001000010000000000000000000000000000000
000000100001000111000011101001111010010100000000000000
000001001100001111000100001101011010011000000000000000
000100001000000111100011100011001001000011000000000000
000000000000000000000010000101011001000001000000000100
000010100000001001000011001011101101000110100100000000
000000000000000011100110011011011110001111110010000000
.logic_tile 16 13
000000000000011111000111010101111011001001000000000000
000000000000000011000010000111101011001010000000000000
001000000100000111000111100001001100000100000000000000
000000000000001001100100000111101010000000000000000000
110000001010110001000110000001101000111000000000000000
010010000100011101100100000001011010111100000000000000
000000100000001111010010011101111000110011110000000000
000000000000001011000010000011001101010010100000000000
000000000000001111000011001001111011000110000000100000
000010000010001111100011110011101011000101000000000000
000001101000001001000000000101011110000010000000000000
000011100000000011000011110011101000000011000001000000
000010001110000011100000001000000000000000000100000000
000001000000000011100000001011000000000010000000000000
000000000000010111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
.logic_tile 17 13
000000001110001001100111011111101101101000100000000000
000000000010000101000111001001011100111000100000000000
001000000000001001100111110101111110101000000000000000
000000001010000001000011101001011011100100000000000000
110000000000000011100111110111111101101100000000000000
010010000000000000000111100011111000001100000010000000
000110001000000001000000011101011110101000000000000000
000000000001001001100010001101111011100100000000000001
000010000001001111100111010001101100101100000000000000
000000000000100001100011010111001010111100000000000000
000000000000000000000110110001001001101100000000000000
000000001010001001000011010001011001111100000000000000
000000001000000111000000001000000000000000000100000000
000100000000000000000000001011000000000010000000000000
000101000000001000000010001000000000000000000100000000
000000000000001011000011100101000000000010000000100000
.logic_tile 18 13
000011100001100111000011110000000000000000000000000000
000001100000100000000011010000000000000000000000000000
001000000000000111000111111101111001101000000000000000
000000000000001011100111010101011001100100000000000000
110000000000011111000111010001011110010100110000000000
010000000000001011000010000111101100000000110000000000
000000001100000011100011011101111001101000000000000100
000000000000000111000111111101111001100100000000000000
001010000000001000000000000011101010101000100000000000
000000000001011011000011101111111011111000100000000000
000000000101011000000010000011101000010100000000000000
000000000000000001000100000101011000011000000001000000
000010100101000001100010001111111000010110110000000000
000000001110000000000000000001001010011110110000000000
000001100000000000010000011000000000000010000100100010
000011100010000001000011111111000000000000000001000001
.logic_tile 19 13
000000100000001001100010000001001001101011110000000000
000010100001010111000011101111011100100111110001000000
001000001011000111110111011101111001000110110000000000
000000001110101011000010001101101001001010110000000000
110101000110101011100110011101111110011100100000000000
010000000000011101100011111001011010011100010000000100
000000000001000000000110000001001011101000000000000000
000000001010100001000011001101001111100100000000000000
000000000000100001010000010101000001000000100000000000
000000000000010000100011011101001100000000000000100000
000000100000000000000000000000000000000000000100000000
000001000000001001000000000011000000000010000000000001
000000000000000000000011100000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010000000000000000000001000000000000000000100000000
000001000110000000000010000001000000000010000000000000
.logic_tile 20 13
000000001100001111100110001001000000000010000001000100
000000001010001111110100001001001100000000000000000010
001000000000010111000011110000000000000000000000000000
000000000000110000000111100000000000000000000000000000
111000000000001000000011001001111001001001000010000000
010000000000001011000000001111101100001010000000000000
000000000000000000000011011001000000000000100010000100
000000001000000000000011101101001110000000000000000000
000000000000001000000000001001001010111000000000000000
000000000000000111000011111101101011111100000010000000
000000001110011000000010011011000000000000100000000010
000000000000000111000111011101001000000000000010000000
000011100000001000000000001000000000000000000100000000
000011101100000111000000001011000000000010000000000001
000000000000100000000110001000000000000000000100000000
000000000000010000000000001011000000000010000000000000
.logic_tile 21 13
000000000000011000000110101001011001001111110000000000
000000000000100101000000001001101101000110100000000010
001000000000001001100000010001011001000110100000000000
000000001000000001000010001101001111001111110000000010
010000000000000000000000010000000000000000000100000000
000000000000000000000010001111000000000010000000000000
000000100000100000000000000000000000000000000100000000
000000000001000000000000001011000000000010000000000000
000010100000000000000110100000000000000000000100000000
000000001110000000000100000000000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011010000000000000010000000000000
000010100000000001000110100000000000000000000100000000
000001000000010000000100000111000000000010000000000000
000000000000000000000000010000000000000000000110000000
000001000000010000000011010000000000000010000000000000
.logic_tile 22 13
000110000000000111100110110001100000000001000000000000
000000000000011111000110110011000000000000000000000010
001000000000000001100110010001101010001111110000000010
010000000100000011000011111001011111000110100000000000
000100000000000001000110111111101101001111110000000100
000000000000001111000010110111111001000110100000000000
000000000000000011100000011011111001010010100000000010
000000000001000000000010111111111101110011110000000000
000000100000000000000111100001100000000001000000000000
000011100010001111000100000011100000000000000000000000
000000001000001000000110101111101011111100010100000000
000010101010000001000010001101101110111100110000000000
000000100001001101100000010001001110111100010101000000
000001001100110101000011101001001000111100110000000000
010000000000001101100010110111011100111100010100000000
110000000000000101000111111101001010111100110000000100
.logic_tile 23 13
000010000000010011000011000101100000000001000000000000
000001000000100000000010001001100000000000000000000000
001000101100001111110000010111001011000000110000000000
000000000000000111100011100001111000000001110000000000
011000000000001011000011000101101001000000110010000000
000100000000000111000000000101111001000001110000000000
000000000000000101100000011101000001000001000000100000
000000000000000001100010100101001000000011000000000000
000000000000000000010000001001000001000000100000000010
000000001110100000010000000101101000000000000000000000
000000000000000001000000001000000000000000000100000000
000000001100000000000010000011000000000010000000000000
000010100100000000000110101000000000000000000101000000
000001000000000000000100001011000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 24 13
000000000000001000000011110111011101010010100000000000
000000000000001111000011011111101101110011110000000010
001001000000111000000110001001000000000001010000000000
000000101101100111000000001011001001000010010001000000
010100001100000000010011111001111110010100000000000010
100000000000000101000011100011111011011000000000000000
000001000000010001000000010011011010010010100000000000
000011000000000000100011101011001100110011110000000100
000001000000001011000011000101001011010010100000000001
000000101110001001000000001111011101110011110000000000
001000001010010111100010000001011000010010100000000010
000100000000101111100110011011101100110011110000000000
000000000100001000000011010111111010000011110000000000
000000000000001011010010010000010000111100000000000100
000000000000000000000000000000000000000000000100000000
000001000000000111000011100111000000000010000000000000
.ramb_tile 25 13
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000100000000010000000000000000000000000000
000100001100100000000000000000000000000000
000001000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000100000000000000000000000000000000
.logic_tile 26 13
000000001100001111000111100111000000000000001000000000
000000000000001111000110000000100000000000000000001000
001101000010001111100000000011000000000000001000000000
000000100000101101000000000000001000000000000000000000
010001000000000111000000000001101000111100001000000000
010000000000000000000000000000001010111100000000100000
000001001100100000000000010001101000111100001000000000
000010000001001001000011100000001000111100000001000000
000000000001011000000000000101101000111100001010000000
000000100000000011000000000000101010111100000000000000
000000000000000000000000000001001000111100001000000000
000000000001010000000000000000001000111100000000000100
000010100000000000000000010101101000000011110000000000
000000000001000000000011100000000000111100000010000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
.logic_tile 27 13
001000000000000001000000001101111111000110000000000000
000000000000010000000010010101001100000101000000000000
001000000000010000000000000000000000000000000100000000
000000001110000000000000000001000000000010000000000001
110000000100000000000011010000000000000000000100000010
000000000000000000000011011101000000000010000000000000
000000000000001001100000000000000000000000000000000000
000000001011000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000100110000000000000000000000000000000000100000000
000000000000001001000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 28 13
000110000010000000000011111001111011000001110000000000
000000000000000111000010000101011000000011110001000000
001000000110101001100000001011101011101000000000000000
000000000000010001000000001111001010100100000000000100
111000000000000111100011100011100000000000000000000000
110000000000000111100000000001000000000001000000000000
000000000000000111100000011001000000000000000001000000
000000001000000111100010001011101001000000010000000001
000000000000000111000000000001000000000000100010000000
000000000000000000100011101011101001000000000000000000
000000000000000001000011000101001110010000000000100000
000001000001000001000000001111101010000000000000000000
000000000000100001000011101001011100010000000000100000
000000000000000000000111101111101000000000000000000000
110000100000000000000011000000000000000000000100000001
000001001001010000000010010011000000000010000100000000
.logic_tile 29 13
000010100000010000000111001101011010010100000001000000
000001000001010000000100001111001011011000000000000000
001100100000100000000000010000000000000000000100000000
000101000000010000000011110111000000000010000000000001
110000000000011000000111001000000000000000000100000000
010000000100001011000010011001000000000010000000000001
000010000000001000000111000000000000000000000100000000
000000000000000111000000001001000000000010000000000100
000100000000000000000000001000000000000000000101000000
000000000000010111000010011101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000000000000000000000000000000000000000000000100000000
000001000100000011000000000011000000000010000000000001
000000000000000000000011001000000000000000000100000100
000000000000000000000011011111000000000010000000000000
.logic_tile 30 13
000010101010000000000000001111111000011100100000000000
000001000000000000000000001101001110011100010001000000
001000000000000111100000000111011010001001000000000000
000000000000000000100000001101101100001010000001000000
010000000000010000000010010000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000111100110001000000000000000000100000000
000000000000000101100100000101000000000010000000000000
001000101010011111100000000000000000000000000100000000
000001100000100011100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000111100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 31 13
000000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000011011000000000101000000000010000001000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 13
000000000000001000000000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 13
000000000000100000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 2 14
000000000000001111100110000001000001000010000000000001
000001000000001111100000000101101010000000000000000000
001000000000000000000000010001011100101000000000000000
000000000000000000000010000011011101100100000000000000
110000000000100001100000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000001000110100101101111001001000000000000
000000000000000000000000000001101100001010000000000000
000010100000000101100011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
001010100000000001000011001001101111001001000010000000
000001000000000001100010011011101100001010000000000000
000000000000000111100011101000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 14
000001000100001000000000001000000000000000000100000001
000010100000001111000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000001
110000000000000000000000000001000000000010000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000001000000000111000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000000011000000000010000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 4 14
000001100000001001000111111101001010001001000000000010
000011000000001111000111011101101110001010000000000000
001000100000011001100000000001011010011100100001000000
000000000000000001000000001001101100011100010000000000
000000000001011101000000000000000000000000000000000000
000000000000000011100010110000000000000000000000000000
000001000000000011100111000101011010001001000001000000
000010100000000000000000000001001100001010000000000000
000110100000100111000000001011100001000000100110000000
000000000001010000100000000011001000000000000000100100
000000100000010111100000001001011110001001000111000011
000001000010000001000000000001001111001010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 5 14
000010000001000000000010010000000000000000000000000000
000000000000100000000111000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000010001011011001001001000001000000
010000000000000000000000000101001100001010000000000000
000000000100100011100000000011011101101000000001000000
000000000000010000000000000111001000100100000000000000
000000000010100111000000000000000000000000000100000000
000000000000001111100000001101000000000010000000000000
000010000000001000000000000000000000000000000100000000
000101000000000111000000001001000000000010000000000010
000001000000001000000000000000000000000000000000000000
000000100000001101000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 6 14
000100100000000011100010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
001000101110001000000000001011011000110110000000000000
000000000000000101000011000111111111110101000000000001
010000000110000000000010001001001000101000000000000000
110000000111000000000000000001011100100100000000000010
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000010001111000010010111000000000010000001000000
000000001111000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000101010000001000000000000000000000000000000000000
000000000100000001100010010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000000000111000000000010000000000001
.logic_tile 7 14
000101000000011000000000011101011111101000000001000000
000010100100001111000011001001101110100100000000000000
001010100000000000000000001000000000000000000100000000
000001000000000000000010100011000000000010000000000001
010010000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001011000000000101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000001100000000000000000000000000000000110000000
000010000001110000000000000001000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
.ramt_tile 8 14
000000001110100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000101000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000100000000000000000000000000000
000110000000000000000000000000000000000000
000000000111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000111100000000000000000000000000000
000000000000010000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000010000000000111100110001101111010001001000000000001
000000001000001011000000001001101100001010000000000000
000000001000100111100010001101101111101100000000000001
000000000110000000100000001001001101111100000000000000
000001000000000000000010001000000000000000000110000000
000011000000000000000011111011000000000010000000000000
000010000000101000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000000000001011000000000010000000000000
.logic_tile 10 14
000000100100011000000000000001111001111000000000000000
000010000000001111000000000101101000111100000000000000
001010000010101011000110100000000000000000000000000000
000000000001010001100100000000000000000000000000000000
010000000000100001000011101011001011101000000010000000
110000000001000001000000000011101010100100000000000000
001000000000000011100000000000000000000000000000000000
000000000010001101000010010000000000000000000000000000
000000001100001000000011000101101111001001000000000000
000000000001011011000100000001001010001010000000000000
000000001100001000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000100000111010000000000000000000000000000000100000000
000010100000101111000000000011000000000010000000000000
000000000000100000000000001000000000000000000110000000
000000001000010000000000001101000000000010000000000000
.logic_tile 11 14
000011100000100111100010001111011101001001000000000000
000001100000011011100000001001111101001010000000000000
001000000001001001000110010001011000101100000000000000
000001000000001111100010100001001001111100000000000000
110001000000101000000010000101011000000111110000000000
110010101001010001000100001011001011000011110000000000
000100000000000000000011101111111010110110000000000000
000000001010000000000000001001111001110101000010000000
000000000000100000000111000000000000000000000000000000
000000000001010000000110000000000000000000000000000000
000000000000000011000111101000000000000000000100000000
000010000000000000000111100011000000000010000000000010
000011100011000000000111110000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000001000000000111000000000000000000000100000000
000000000000100000000000001011000000000010000000000000
.logic_tile 12 14
000100001100000011100110011111011110110011110000000000
000000101100000001000010000011111001010010100000000000
001010000000000111100000010001001100010011110000000000
000000000010001111010010001101001000110011110000000000
110000001000000011010000011111100000000010000000000000
010000000001001111000010101001001111000000000000000000
000000000001000011100110101101011011001001000000000000
000000000000000111000100000101001100001010000000000000
000000100010101000000010011111001011001001000001000000
000111101001000001000111100001001110001010000000000000
000100000000001111000111001101111100111000000010000000
000000000000001111100111100001111001111100000000000000
000000100000001001000111000011011101101000000000000000
000111100000001101100011110111101010100100000000000000
000001000011101111000000001000000000000000000100000000
000011000000011101100011001011000000000010000000000001
.logic_tile 13 14
000010100001011011100111110101101010111000000000000000
000001000000101111000111111101111010111100000000000000
001000000000000011100011111101111100101000000000000000
000000000000000111100010001001101001100100000000000000
010000000000000001100011010011011101101100000000000100
010000000000000000000110110001011000111100000000000000
000100000000000111000110000001100000000000100001000000
000110000000000000000011111111101101000000110000000000
000010000000000011000111100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000011111100010000000000000000000000000000000
000000000000001011100100000000000000000000000000000000
000010100110000000000000011001011000011011110000000000
000000000000000000000011100101001100101011110000000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 14 14
000001000010000011000111100000000000000000000000000000
000000100000100001100010000000000000000000000000000000
001000000001000111000000011111000001000010000000000000
000001001010101001000011001111001100000000000000000000
110000100000101001100010001101101010001100000000000010
010001000000001111000100001001001111001000000000000000
001100001110001011000111000101111010001100000000000000
000000000000000001100000000011011110001000000000000000
000001000000010111000111000011001100000000110000000000
000000000000100000100110010101101000000001110000000000
000000100000000111100000000011101000001100000100000000
000000000000000000000010011111111001101101010000100000
000001000000000101100110000000000000000000000000000000
000000100000000111100010010000000000000000000000000000
000000000000000000000000001001101010010010100100000000
000000000000000000000011010001011000110011110000000000
.logic_tile 15 14
000000000000000000000011100000000000000000000000000000
000000101000000000000011100000000000000000000000000000
001000000000001000000111000011111001101000000010000000
000001000000101111000100001111001100100100000000000000
010000100011010101000010110101101010101100000000000010
010001000000000111100111000101001101111100000000000000
000000000010001001000110001101011110110000000010000000
000000001110000001000000001011101110100000000000000000
000000000001000111100111101011011101001001000000000000
000000000111100000000010011011101000001010000000000000
000000000000000111100110100101100001000010100000000000
000000000000000111000110011101101100000001100000000010
000111000001000000000000011011001000000110110000000000
000111000001010001000011100101011101001010110000100000
000000000000100111010000001000000000000000000100000000
000000000011010000100000001001000000000010000000000000
.logic_tile 16 14
000010001000100001100000011001001100100100000000000000
000001000001000000000011110001011100101000000000000000
001000000000001111100000001001001010111001000000000000
000100000000001111100011010101101111111010000000000000
110000000000110111100000001001100000000001010000000000
110000000011010000000000001011001100000010010000000001
001000000000001000000000001000000000000000000101000000
000000000000000001000000000011000000000010000000000000
000000000000000111000110101000000000000000000100000000
000000100000001111000100001001000000000010000000000000
000100000000010001000111010000000000000000000100000000
000100000000100000000010000011000000000010000000000010
000000100000000000000010011000000000000000000100000000
000001000000000000010011010111000000000010000000000000
000000000000000011000000001000000000000000000100000001
000001000000000000000000001011000000000010000000000000
.logic_tile 17 14
000000100000000001000000010000000000000000000000000000
000001001110000111110011100000000000000000000000000000
001000000000000000000110100000000000000000000000000000
010000000000001001000111000000000000000000000000000000
110000000000000000000111110111001100111000000000000000
110000001010000000000110000011111101111100000000000000
000010000000100000000000010001011001111100000010000000
000000000001010000000010001101111001011100000000000000
000110100001010000000011001101111100101000000000100000
000000000000001111000011010001101011100100000000000000
000100000101000111100000000000000000000000000000000000
000100001100100000010000000000000000000000000000000000
000000000000000000000111110000000000000000000100000000
000010000110000000000011110001000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010100001000000000000000001000000000010000000000100
.logic_tile 18 14
000000000000000000000110000001011110001001000000000000
000010100001010001000011100001111011001010000001000000
001010100000010000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
010010100110000000000111000000000000000000000100000000
010001000001000000000000001111000000000010000000000000
000000100011000000000000001000000000000000000100000000
000001001000000001000000000011000000000010000000000000
000000100001010000000011100000000000000000000100000100
000000000000100000000011111011000000000010000000000000
000010100000000111000000001000000000000000000100000100
000001000000000000010000000101000000000010000000000000
000001001100000000010010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000011111011000000000010000000000000
.logic_tile 19 14
000010000010001000000110000001111101111000000000000000
000000000000001111000010010101011010111100000000000000
001100000001011001110000000001001100010010100000000000
000100000000000001000011110011001110110011110001000000
110000000000000001000111111001000000000010000000000000
010001001010001001100110100001101010000000000000000000
000000000000000011100111101101011010101000000000000000
000000000000000111000100000101111101100100000000000000
000000100100001001000111111101001101001001000000000000
000011000010000001000111110011111011001010000000000000
000100000010000011100110100001011010101000000000000000
000100000000001111000100000101111101100100000000000000
000000000000011000000000001000000000000000000100000000
000000001110010101000000001001000000000010000000000010
000000001100000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 20 14
000000001000000011100000010011000000000000100000000000
000000000000000000000010001001001110000000000000000000
001010000000000001000111011011101010001001000000000000
000000000000000000100011110011011111001010000000000000
000000000001100000000111010101001110101000000000000000
000010001100010000000111110011111011100100000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000100100010000011000111001001111011000010000000000000
000000001110000001100000001011101000000000000001000000
000000000000000011100000011001100000000000000101100000
000000000000000000000011100111100000000001000100000000
110001000001000001010000000000000000000000000100000010
000000100000000000100000000001000000000010000100000000
.logic_tile 21 14
000000000000001011100110000001001100101100000000000000
000000000000000001000000000011011110111100000000000000
001000000001010001100010100001011101110011110001000000
000001000110000000100100001001011010010010100000000000
110000000000000000000011011001111011001001000000000000
010000000000000000000111100101111111001010000001000000
000000000100100001000010010101000000000010000000000000
000000000001011001100011101101101100000000000000000000
000100001100000111000111011111111101011011110000000100
000000000000001101100111101101001111010111110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000110011000000000000000000000000000000
001010000000000111000010000000000000000000000100100000
000001000000000000100000001111000000000010000000000000
000000000000001000000111101000000000000000000101000000
000000000001001101000100000001000000000010000000000000
.logic_tile 22 14
000000000000110001000011110000000000000000000000000000
000010000111110000000111110000000000000000000000000000
001000100000000000000000000001100000000010100000000000
000001001110000000010010110101101001000001100000000100
010011100000001000000000000000000000000000000100000000
010011101100001101000000000111000000000010000000000010
000000100000010000000000001000000000000000000100000000
000101000000000000000000000011000000000010000001000000
000001000000010000000000001000000000000000000100000010
000010100000000000000000001011000000000010000000000000
000001000000000111000000000000000000000000000000000000
000000100010000000100010010000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000001000000000000000000001000000000010000000000000
.logic_tile 23 14
000000000000001111100000000000000000000000000000000000
000100001100000111000000000000000000000000000000000000
001000000000000000000011111001011001101000000000000000
000000000000000000010111100111011111100100000001000000
010000000000000111000111100011000000000010000000000100
110000000000000000100100000101001101000011000000000000
000000000000000000000000000111000001000000100000100000
000000001010000000000000001111001001000000000000000000
000000000000001111100000000000000000000000000100000000
000000000000000011100011000011000000000010000000000010
000000000000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000001
000001000000100111100000000000000000000000000000000000
000010000001000000100011000000000000000000000000000000
000000001000000000000000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
.logic_tile 24 14
000100100000000111100010101000000000000010000000000000
000000000110000000100100001001000000000000000010000000
001001000000111011110000000011101101101000000001000000
000010101011000011000010110001001011100100000000000000
110000000000001000000010001001111100010010100000000000
110000000000001011000100000001011011110011110000000000
000000001010000101000000010101111100000011110000000000
000001000000000000100011000000010000111100000000000000
000000100000001111000000001101001000010010100000000001
000001001110001011000000000001011011110011110000000000
000000000001010000000011010000000000000010000001000000
000000000010101111000011011001000000000000000000000000
000001001101010001000010000000000000000000000101000000
000100000001100000000000000111000000000010000000000000
000000100000010000000000000000000000000000000100000000
000101000000000000000000000011000000000010000010000000
.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 26 14
000000001100010001100011100001011111001001000000000000
000000100000100001000011101011101001001010000000000000
001000000001010101100111001101101110001001000000000000
000100001010000000100111110101101010001010000000000000
010110100000000011100000010011111000000011110000000001
010001000001010001100011000000110000111100000000000000
000010100110001011100010100011101010000011110000000001
000000000000001001000100000000100000111100000000000000
000001000000001111000111010011001011010111000000000100
000010000000000001100011010011011010000011000000000000
000010001001010000000011100000000000000000000000000000
000001000110100000000010000000000000000000000000000000
000000000000000111100000000001011001101100000000000000
000000000000000000010000000001001001111100000000100000
001000000001000000000000000000000000000000000100000100
000000000110001111000000001011000000000010000000000000
.logic_tile 27 14
000010100000000011100111101000000000000010000000000000
000000000000000011100111101111000000000000000000000000
001001001101000000000000000101100000000001000010000000
000000000000000000000000000101001001000011000000000000
000000000010000000000000000000000000000010000000000000
000000000000000101000000001111000000000000000000000000
000000001111000101100000011000000000000010000000000000
000000000000000000100011011111000000000000000000000000
000000100000000000000000000001001001101000000000100000
000001000000000000000000000001011100100100000000000000
000000001111101000000000001000000000000010000000000000
000000000000001111000000001101000000000000000000000000
000000100000000000000011100000000000000010000000000000
000011000000000000000000001001000000000000000000000000
110000001000001000010010001000000000000000000100000000
000000000000101101000111110111000000000010000100000010
.logic_tile 28 14
000000100000000000000011100101000000000000001000000000
000001000000000000000111000000000000000000000000001000
000100001100000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000001000001011000000110110000000001000000001000000000
000010000000100101000010100000001010000000000000000000
000000101100000101100000010000000000000000001000000000
000000000000000000000010100000001011000000000000000000
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001011000000000000000000
000000001000100000000000000000000000000000001000000000
000000000001010000000000000000001001000000000000000000
000010000000000000000000000000000000000000001000000000
000001100000000000000000000000001001000000000000000000
000000000001000000000000000000001000111100000000000000
000000000000100000000000000000000000111100000000000100
.logic_tile 29 14
000100000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001010000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
010000001110000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000010000000000000000000000000000000
000000001110001111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000001
000000000111010000000000001011000000000010000000000000
.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000110000000000010010000000000000000000000000000
001010000000000000000000001101011100010100000001000000
000000000000000000000000000111101100011000000000000000
010100000000000000000010000000000000000000000000000000
010000000000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000100111100000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000011000000000000000000000000000000100000000
000000000110001111000000000101000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 31 14
000000000000000000000111001101111111011100100000000000
000010100000000000000100000101101000011100010000000000
001000000000001111100010000000000000000000000000000000
000000000100001111100100000000000000000000000000000000
010000000000000000000011101001111111001001000001000000
110000000100000000000000000011101000001010000000000000
000000000000001101100110010101101101110110000000000000
000000000000001111000010001001101010110101000000000100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001000000001000000000000000000100100000
000000000000000101000000000001000000000010000000000000
000010000000000001000000000000000000000000000100000000
000001000000000000000000000111000000000010000000000000
000010101110001000000000001000000000000000000100000000
000001000000001111000000000011000000000010000000000000
.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000000001000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000001110000000000010001111001110001001000000000001
010001000000000000000100001101101011001010000000000000
000100000000000000000110001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000001000000011100000000000000000000100000010
000000000000000111000000000011000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000000000000000000000000010000000000000000000000000000
000010000000000111000010110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 3 15
000000000000000000000000000000000000000000000101000000
000000000010000000000010000101000000000010000000000000
001001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000001000010000000000000000000000000000000
010000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000001000000000000000000000000000000000000000101000000
000010100000000000000000001101000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000010001001011111001001000000000000
000000000000000000000000000011101001001010000000000001
001010000001010111100000001000000000000000000100000000
000000000000000000100010010011000000000010000000000000
110011000000000000000111100000000000000000000100000000
010010100000000111000100001101000000000010000000000000
000100000000000000000000000000000000000000000100000001
000100000100000000000000000101000000000010000000000000
000000000000001000000000011000000000000000000100000100
000000000000010011000011100111000000000010000000000000
000000000110100001000000001000000000000000000100000001
000000000001001111100000000001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000001000001000000000011000000000010000000000000
000000000000000001000000000000000000000000000101000000
000000000110000111000000000111000000000010000000000000
.logic_tile 5 15
000100000001000111000011100001101111101000000000000000
000000000000100000000111101001111110100100000000000000
001000000000000000000011110001111110001001000000000000
000000000000000000000010101001101111001010000000000000
110000100000001001100110100000000000000000000000000000
010001000000000001000100000000000000000000000000000000
000000000000000000000000000101001010101100000000000001
000000000000000111000000000101011101111100000000000000
000001100000000000000011101000000000000000000100000000
000001100000000000000011100011000000000010000000100000
000000001111011000000000001000000000000000000110000000
000000000000101001000000000101000000000010000000000000
000010000110000000000000000000000000000000000000000000
000000000110000000000010010000000000000000000000000000
000000000000000001000000000000000000000000000100100000
000000000000000000100000000001000000000010000000000000
.logic_tile 6 15
000000000001000000000011100000000000000000000110000000
000000001011010000000100000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000100000000000000000001001000000000010000000000000
000100000000001000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
001010100000000011100000001000000000000000000100000000
000001001110000000000000000011000000000010000010000000
000010100000000000000011100000000000000000000000000000
000101000000000000000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 15
000000000111010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001010000000000001000111111101000000000001010000000000
000000000000000000100011101001101100000010010010000000
110100000001100000000110000000000000000000000100000000
010100000000100000000000000001000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000100001110011110000011000000000000000000100000000
000011000001100000100011101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001101010010000000000000000000000000000
000011000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
001001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 15
000100000000000000000011101011000001000010100000000000
000100001011010000000100001101001110000001100000000000
001000000000100000010000001111111110011100100000000000
000000000011010111000000000111101101011100010001000000
110000000000001001000000000101001101010100000000000000
110000000000000001100000000011011100011000000000000000
000001000000001000000111001001101010101100000001000000
000010100000100011000100000101001101111100000000000000
000000000000000001000011101000000000000000000100100000
000000001010000011100000001011000000000010000000000000
001000000000001000000000000000000000000000000000000000
000100000110000011000010000000000000000000000000000000
000000001000000001000111100000000000000000000100000100
000000000000000000100100000111000000000010000000000000
000000000000000011100111100000000000000000000100000000
000000000000001111000100001001000000000010000010000000
.logic_tile 10 15
000000001100100000000000001001101100001001000000000000
000000000000001001000000000111101000001010000000000010
001101001100000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000001010000000010001101100000000001000001000010
000010100000000000000000000011100000000000000000000000
000110100000000111100000010000000000000000000100000000
000001100000000000000011011101000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000100010000000100000000000000000000000000000000000
.logic_tile 11 15
000000001000101011100111001001000001000010000000000000
000000000000011011000111010101001101000000000000000000
001000100000010011000000010001001010110011110000000000
000000000000001011100011011111101010010010100000000100
110010100000001101000000000011111111000110000000000100
110100001010000001000000000001001101000101000000000000
000000000000000001100000000001111111101000000000000010
000000000010000000000000001001001110100100000000000000
001000000001010000000011101001101110101000000000000000
000000100110100000010000000011001110100100000000000100
000000001100000011000010000111111111101000000000000000
000000000000001111000010001011101110100100000000000000
000000000000101111100010001000000000000000000101000000
000000001100011011100111011001000000000010000000000000
000000000000000011100010001000000000000000000100000000
000000000010001001000000001011000000000010000001000000
.logic_tile 12 15
000001000000001011000011100011101111101100010000000000
000000000000001001000010000111001001101100100000000000
001000000000001101100000010011101101111001000000000000
000000000000000111100011010001101011111010000000000100
110000000001110000000110011001101000110011110000000000
010000000000101001010010000001011011010010100000000000
000000001010001001000111011001011000101000000000000000
000000000000001011100011011011111010100100000000000000
001100001000001011000111100101001101111100000000000000
000000100000000001100111110001111010011100000000000100
000110100000000001100110110000000000000000000100000000
000100000000000000000110000011000000000010000000000000
000001001111010111100000001000000000000000000100000000
000000000001010111000000001101000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
.logic_tile 13 15
000000000000010001000111000001011001011011110000000000
000000000000000000100011111011101000010111110000000000
001000000000000011000110000111001101000100000000000001
000000000000000111100100000001001101001100000000000000
010000000001000000000010001101100001000001010000000000
010000000000000000000100000101101111000001100010000000
000001100100000001100000010000000000000000000000000000
000011001100000000000010000000000000000000000000000000
000000000001001111100000000000000000000000000100000000
000010100000000001100011101101000000000010000110000000
000011000000010000000111001000000000000000000100000000
000011100010100000000000001001000000000010000100000000
000011000000000001100000001000000000000000000100000000
000010000010000000100000000111000000000010000100000000
010000000000000111100010100000000000000000000100000100
100000001010000000000100000011000000000010000100000000
.logic_tile 14 15
000010101110010011100110111011101111010111100000000000
000001000000101001010111110001011110110111100000000000
001001000000001001000011100011111001100011110000000000
000000101000001101100111010001011001000011110000000000
110000000000001001000111000011011100011011110000000100
110000000000000001000011100101011101010111110000000000
000000101111010011100000001001001010111011110000000000
000000000010000000100000001011111011110011110000000100
000010000000000111100000000101001001000011110000000000
000000100000001111000011100001011010000011100000100000
000000001100001111000111011011101110000100000000000001
000000000000001101100010110001101110000000000000000000
000000000110011001100111100000000000000000000110000000
000000000000000101000110010011000000000010000000000000
001010000000100001010000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
.logic_tile 15 15
000001000000100001000011110101101111111100000000000000
000010000001001001110111010001101110011100000000000000
001001000001001011000000010111011101101000000000000000
000010100000000001100010001001001111100100000000000000
110001000001000111110000000000000000000000000000000000
110010000000100001100011100000000000000000000000000000
000100000000000111000110000101011010011000000000000000
000000000000000000000011011011001010101000000000000000
000000000000000000000110101111111001110110000000000000
000100100000000000000100001101001100110101000000000000
000000000001010001000110100001111001000010000001000000
000000000010100111000100000001011101000011000000000000
000000000100000111100011110111011101010100000000000000
000000000011000111100011111001101111011000000000000000
000000000000001011000010010000000000000000000100000000
000100000000001011000111101101000000000010000000000000
.logic_tile 16 15
000010001010101000000000010101011001101000000000000010
000000000000011011000011010001001111100100000000000000
001000000000000001000010001001011111001001000000000010
000100000100000111100100001011111000001010000000000000
110000000001010000000000001101111001101000000001000000
110000000110000111000000000001101111100100000000000000
000101100001000001000000001111011011101000000000000000
000100000000000000100011001111001110100100000000000000
001001000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000100000000000000000110001000000000000000000101000000
000000000000011011000000001001000000000010000000000000
000001000000000111000111100000000000000000000000000000
000010000000001001010100000000000000000000000000000000
000000000000001000000111010000000000000000000100000000
000000001010001011000110110111000000000010000000000000
.logic_tile 17 15
000000100000001101100111100001111111001001000000000000
000001000000000001100100001011101100001010000000000000
001001000000000000000111101101001110001001000000000000
000000000000000000000000000101001110001010000000000000
110001000000000001100110100011011111101100000000000000
110010000000000000100000001101011110111100000010000000
000001100000100000000000000001001101101100000001000000
000010000000010011000000000001001100111100000000000000
000010000000100001100000000000000000000000000000000000
000001000001001111000010000000000000000000000000000000
000000001000000011100000000000000000000000000000000000
000100000000001001100000000000000000000000000000000000
000010101010000001000111100000000000000000000000000000
000000100000001001100100000000000000000000000000000000
001000000000000011100000000000000000000000000100000000
000000001100001001100010011001000000000010000001000000
.logic_tile 18 15
000100000000001000000111000000000000000000000000000000
000000000111010011010010010000000000000000000000000000
001000000000010000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110010100001010111100000000101100001000000100001000000
010000001110101011100000000001001101000000000000000000
000000001000001000000011011001000001000010000000000100
000000000000000001000110001101101101000000000000000000
000000001101010111000000011111101101001001000000000000
000000000000001111000011011101001100001010000000000000
000000101010101000000010001011001010111000000000000000
000000000000011011000110011011001010111100000000000001
000000000000000111000000001001101110101000000000000000
000000000000000111010000000001101110100100000000000000
000001100000010000000000000000000000000000000100000000
000001000000000001000000001001000000000010000000000000
.logic_tile 19 15
001000000000001111100111000001111111101100000000000000
000010000001000011000110101101001100111100000000000000
001010100000000001100000000000000000000000000000000000
010000000000100000000010010000000000000000000000000000
110000000000001000000110000101101100010100000001000000
010000000000000001000010110001101111011000000000000000
000000000001000101000110010111101110001001000000000000
000000000011100000100010000001101111001010000000000000
000000000000000111100010001011101001111001000010000000
000100101110000000000110011101011110111010000000000000
000000000001000111100000000001111111101000000000000000
000000000100100001100000000111101111100100000000000000
000000001100001001000010011101001010110011110000000000
000000000000000111100111010101101001010010100000000000
000000000000001011100110000000000000000000000100000000
000001001000000111000110011011000000000010000000000000
.logic_tile 20 15
000000000110000111000000001011011110001001000000000000
000000000000000000000000001101011010001010000000000000
001001000001010000000111110101011101111000000000000000
000100100000000000000010000111101010111100000000000000
110001001110000001000110001111011110001001000000100000
110000100000001001100010001001111010001010000000000000
000001000001011111100110000011011100001001000000000000
000011100000001011100000001101111010001010000000000000
000100000000000011000000010000000000000000000000000000
000100000000000111000010100000000000000000000000000000
000000000000100000000000000011011010110110000000000000
000000000111000001000011100001001010110101000001000000
000001000000001001000010000000000000000000000100000000
000000100000000101000010010111000000000010000000000000
000000000001010000000000001000000000000000000100000000
000001000000000000000011101001000000000010000000000000
.logic_tile 21 15
000000100000001011100111000101101100101000000000000000
000000001100001111100011100001101111100100000000000000
001000000000100000000000000000000000000000000100000000
000000000001000000000000001001000000000010000000000000
110000000000000000000111000000000000000000000100000000
010000001110000000000100001001000000000010000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000000101000000000010000000000001
000010100000000000000111000000000000000000000100000000
000001000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 22 15
000000000000000001000011101001011100101000000000000010
000000000000000000100000000111101100100100000000000000
001010100000000111000000001000000000000000000100000000
000001000110000000000000001011000000000010000000100000
111001000000100000000000000000000000000000000100100000
010000000000010000000000000111000000000010000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000100000000000010000000000000000000100000000
000000000001010111000011111111000000000010000000000000
000000000000000011100010001000000000000000000100000000
000000001010001111100000000001000000000010000000100000
000001000100000011100010001000000000000000000100000000
000010100000000000100100000011000000000010000000000000
000000000000000101100000001000000000000000000100000000
000000000001001011000000000111000000000010000000100000
.logic_tile 23 15
000000100000000011100000010011000001000000100000000000
000001000000001001000010001001101111000000000000100000
001000100000000000000000000001000000000000100001000000
000000001010000000000000000001001100000000000000000000
010000000000100001000011101101111101101000000000000000
110000000000000000000000001101011101100100000000000000
000010000001101000000010100000000000000000000000000000
000000000000010101000100000000000000000000000000000000
000000000100000111000010001000000000000000000100100000
000010100000000000000000000011000000000010000000000000
000100000010100000000111001000000000000000000100000000
000001000001011001000010011111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011010101000000000010000000000100
000000000000000000000010000000000000000000000100100000
000000100000000000000010011111000000000010000000000000
.logic_tile 24 15
000000000000000001000010100111000000001111000000000000
000000000000000111000010010000100000110000110000000000
001000000001001111100111110001001010100011110101000000
000000000000000011000111010101001100000011110100000100
110000000110001001000000001101111110100011110100000010
110000000000000001000010100001011110000011110100100000
000000000000101111100000000001011100100011110110000000
000001000000011011110000000001001100000011110100000000
000000000000001111100110101001101100111101110111000000
000000000000011111100100001111011100111100110100000010
000000000000010000000000000001001000100011110100000001
000000000000000001000000001001011100000011110100000001
000000000000000111100011011101101010100011110100100011
000000100000000000110111010101011110000011110100000000
010010100001010000000111111001011000100011110100000001
100001000000000000000010111001011100000011110111000000
.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000111000000000000000000000000000000
000000000001110000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
.logic_tile 26 15
000011001010001011000110001001000000000010100000000000
000011000000001011100010001001101111000001100000100000
001000000000001111000111110001001100110011110000000000
000000000000001011000010000001001011010010100000100000
010000000000000000000111100101111001110000000010000000
100000000000000000000111001101001100011000000000000000
001000000001010000000000001000000000000000000100000000
000100000000001101000000001111000000000010000000000000
000001000000001111100000000000000000000000000100000100
000000000110000101000000001001000000000010000000000000
000000000000001000000000001000000000000000000101000000
000010000000100111000000001001000000000010000000000000
000000001000000000000011101000000000000000000100000000
000000000001010000000000000001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000010010000000011110011000000000010000000000000
.logic_tile 27 15
000000000000000111000000000101011101111000000000000000
000000000000011001100000001111101100111100000000000000
001001000000101000000110000000000000000000000000000000
000000100001001011000000000000000000000000000000000000
010010000000010000010111100000000000000000000000000000
110001000100100000000111000000000000000000000000000000
000100000000010000000000001001101111001001000000000000
000000000010000000000000001001001110001010000001000000
000001000000000000000000001000000000000000000100000010
000010101110000000000000000111000000000010000000000000
000000000000100111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000010100110000001000010100000000000000000000100000010
000000000000000000100000000001000000000010000000000000
000011000101001001000000000000000000000000000100000000
000110100010000011000000000001000000000010000000000000
.logic_tile 28 15
000100000000100111000111110001111011010110110000000000
000000000001001001000111010101111000011110110001000000
001100100001101000000111100101101101101000000000000000
000001000101111011000000001001101101100100000000000000
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000110001001000001000000100001000000
000000001010001011000010010111101010000000000000000000
000100000110000001010000011111101100101000000000000010
000000000000001001100011101011101110100100000000000000
000000000000000101100011101000000000000000000100000000
000010000000000000100011000011000000000010000000000100
000010000000000111000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000010100000000000000000010000000000000000000100000000
000000000000000011000010000001000000000010000000000000
.logic_tile 29 15
000000000000000000000000011001100001000001010001000000
000000000000000000000011111101001000000001100000000000
001000001110101001100111010000000000000000000000000000
000000000110000111000010000000000000000000000000000000
110000000000000000000000001001100001000001010001000000
010000000000000000000000001001101000000001100000000000
000000000000000000000110011011101110001001000001000000
000000000000000001000011011101011111001010000000000000
000000000000000000000000000111100000000001010000000000
000000000000000000000010011001001111000010010000100000
000100000000000111100000011000000000000000000100000000
000000000000000101000011110011000000000010000100000000
000000000000000000000111011000000000000000000100000000
000000000000000000000011011011000000000010000100000000
110000000000000000000000001000000000000000000100000000
000000001000001011000000000101000000000010000100000000
.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001110000000000000000000001000000000000010000100000000
000000000000000000010000001011000000000000000100000010
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001000000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000111000000000000000000000100000000
000000000100000000000100000101000000000010000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 15
000010000000000001100110011101000000000001010000000000
000000000000001011000010001001101010000010010000000000
001000000010000001100111011101000000000001010000000000
000000000000000000000110101001101100000001100000000000
110000000000000001000111010101101101000110000000000000
010000000000000000010011000001011110000101000000000000
000000000000000000000000001011100001000001110000000100
000000000000000011000000000011001101000011110000000000
000110000000001001000010011001000000000000000000000010
000000000100000001100111000011100000000001000000000000
000000000000000001000111100011011110010100000000000000
000000000000000111000010000001001101011000000000000000
000000000000000000000000000011111111111100110000000000
000000000000000000000000000101101101111101110001000000
110000000000000101100000001001011100110010100100100000
000000000000000111000000000001111011110000000100000000
.logic_tile 32 15
000010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000001100001001100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010010100000000000000111000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111000000001001100001000011010100000000
000000000000000000000000000011001000000011111100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000001110000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000100100000000000011100001011100101000000000000000
110011100000000000000000001001101101100100000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000000001000000000010000000000000
000100000000000000000000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 16
000100001100110111100000000000000000000000000000000000
000000000000001001100011100000000000000000000000000000
001000000000000000000000011011101000101000000001000000
000000001100000000000010111111111100100100000000000000
010000000000000000000010001001011010101000000001000000
110000000000000000000100000111011000100100000000000000
000000000100000001000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000010000000000000100000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000000000000001000000000000000000101000000
000001000000000000000000001001000000000010000000000000
000000000000000011000000010000000000000000000000000000
000000000000000000100010110000000000000000000000000000
.logic_tile 4 16
000000000000000000000000011000000000000000000100000010
000000000000000111000011110111000000000010000000000000
001000000000011000000000000000000000000000000100000010
000000000000000111000000001011000000000010000000000000
010000000000000000000000000000000000000000000100000010
010000001000010000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000011001000000000000000000100000100
000010100000000000000100001011000000000010000000000000
000000001111000000000000000000000000000000000000000000
000000001010100000000011110000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000010000000000000000001000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 5 16
000000100010001000000000001111100000000010000000000001
000001000000001111000000001001001000000000000000000000
001000000001010000000000000000000000000000000000000000
010000000000100000000011000000000000000000000000000000
110001000100000000000111000000000000000000000000000000
010000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000001000001011000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
.logic_tile 6 16
000000100000011000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000101000000
010000000110000000000000000001000000000010000000000000
000000000000000000010010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000001101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
.logic_tile 7 16
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000110001101000001000010100001000000
000000000000100000000000001001101010000001100000000000
010000000000100000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000100000111000000000011000000000010000000000000
000000100000100111000111110000000000000000000100100000
000001000001000000100111011011000000000010000000000000
000000001110000001000000000000000000000000000101000000
000000001110000000000000001011000000000010000000000000
000000000110100000000000001000000000000000000101000000
000000100000010000010000000111000000000010000000000000
000000101101000111000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
.ramt_tile 8 16
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000010000000000000000000000
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000001000100100000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000010000000000000000000000000000000
.logic_tile 9 16
000000000000000111100011101011011011101100010000000000
000000000000000000000010001001011011101100100000000000
001000000000000001000110100101011101000100000001000000
000000000000001011100111001101101000000000000000000000
010000000000001000000110000000000000000000000000000000
010100000000000001000010100000000000000000000000000000
000000000000001001100111101111001101101000000000000000
000000000001000011000111100101001011100100000000000000
000001000100001001000000011001101011111001000010000000
000000000000000111100011010101101011111010000000000000
000010000000000000000000000001100000000010100000000000
000000000000000001000000000001001001000001100000000000
000010100000000111100000000000000000000000000100000100
000001000000000000000000001011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 16
000000001100100000000000010011001110101100010000000010
000000000000010000000011110101101001101100100000000000
001000100000000000000111001000000000000000000100000000
000001000000000000000100001001000000000010000000000000
110000001000000001100000000000000000000000000101000000
010000000000000000000000000111000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
001100000000000000000111100000000000000000000000000000
000000000110000000010011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000110001111100000000000000000000000000000000000
000010000100000011000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 11 16
000000000010010001000000010011100000000000001000000000
000000100100001001000011010000100000000000000000001000
001000000010000000000000010111100000000000001000000000
000000000000000000000010000000101000000000000000000000
010000000000000000000010010111101000000011110000000000
010000000001000000000011110000100000111100000010000000
000000000000000001000110000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000100000000000111000111101011001110101100000000100000
000000000000010000000100001001101011111100000000000000
000000000001010000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000101011011101000000000000000
000010001011000011000000000001111010100100000000000000
000010100000010000000010110101100000000001000100000000
000001000000000000000010100011100000000000000010000001
.logic_tile 12 16
000100000000001000000111110000000000000000000000000000
000000000100001011010010000000000000000000000000000000
001010100001000000000110000111111101101000000000000000
000000000001000000000000000101011100100100000000100000
010000000000000111100011100001100000001111000000000000
110000000001011011100000000000100000110000110000000000
000000000001010000010011001101111101101000000001000000
000000000000100000000110001101111100100100000000000000
000001100000000000010000010000000000000010000000000000
000001000000000000000011101011000000000000000010000000
000000000110100011100000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000001001100000000000000111100000000001110100000000
000000000000010000000000000001101010000011111100000000
010010000000000001000000001001000000000000110110000000
100000000000000000000010111111101001000001111100000000
.logic_tile 13 16
000000001110000000000010000111100000000000001000000000
000000000110000000000100000000100000000000000000001000
001000000000100111100110100101000000000000001000000000
000000000000110111100000000000101001000000000000000000
110000000001111000000011100001101000000011110000000000
010010100000001011000011010000000000111100000010000000
000000000000100001100000011001101100001100000000000000
000000000001001011000010100101001011000100000010000000
000000000000001111000000001011011011000110000000000010
000000000000001101000011100101011111000101000000000000
000000000000011111000000001111100001000001010000000000
000001001010000011000000000011001001000001100000000000
000000100000010000000000001000000000000000000100000000
000001000000110000000000000011000000000010000010000000
000010100001000011000010110000000000000000000100000010
000001000110000000100111100101000000000010000000000000
.logic_tile 14 16
000010100000000000000110001111101100101000000001000000
000000000000000000000000001011101111100100000000000000
001010000001010000000000000011001110001001000000000000
000001000000000000000000000101011100001010000000000000
010010000000101011100011100001011100111000000000000100
110000000000011011000000001011111010111100000000000000
000100000000000011100000001011111110101000000000000000
000100001110000000100000000011011101100100000000000000
000000000111000001000111010000000000000000000000000000
000000001110000111100111100000000000000000000000000000
000000001100001101100010000000000000000000000100000000
000001000000001111010110011111000000000010000000100000
000000000001000000000111001000000000000000000100000010
000000100000000000000111100101000000000010000000000000
000100000000001000000111011000000000000000000100000100
000100000110000111000011110111000000000010000000000000
.logic_tile 15 16
000100000000100000000011110001100000000000001000000000
000000000000000000000011110000100000000000000000001000
001000000000101000000111000000000000000000001000000000
000000000001000111000100000000001010000000000000000000
110010101011011000000110000000001000001100111000000001
010000000000001111000000000000001001110011000000000000
001001000000001000000000000000001000001100110000000000
000010000000101011000000000000001111110011000000000000
000010101111010000000000010101100000000000000000100000
000001000000100000000011011001001011000000010000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000010000001000000000010000000000010
000000000000010000000000001000000000000000000100000000
000000000000100001000000000111000000000010000010000000
.logic_tile 16 16
000000000000000111100111011001101110001001000000000000
000000001100001001100011111111111010001010000000100000
001000000000001001100010111001000000000000000000000100
000000100001010011000111101101000000000001000001000000
110000001110001111100111111011100001000000100000000100
110000001110001101000111011101101000000000000000000000
001000100111010000000011010011001100101011110000000010
000001001010101101000011000101101011011011110000000000
001010100000101111100111001101111000001100000000000000
000001000000010011000111100111001001101100000000000001
000000000000000000000010000011111000011100000000000000
000000001010000000000111001001111000111100000000000000
000001000000000000000111010011000000000010100000100000
000010000000000000000011001101101010000001100000000000
000010100001010111100110000000000000000000000100000000
000001000000100000000000000011000000000010000000000000
.logic_tile 17 16
000000000011001000000011100000000000000000000101000000
000010100000101011000000000001000000000010000000000000
001001100001010000000000001000000000000000000101000000
000001001000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010100000011000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000011000000000000000000100000100
000010000000000000000011100111000000000010000000000000
000000000001000000000010000000000000000000000100000000
000001001100000000000100001001000000000010000000100000
000000000000110000000000000000000000000000000000000000
000100000001100000000000000000000000000000000000000000
000010000000000011100000000000000000000000000000000000
000001000100000000100000000000000000000000000000000000
.logic_tile 18 16
000000000000001000000111100001101001101100000000000000
000000000000001111000100001011011100111100000000000100
001011001001010101100000001111101111101000000000000100
000010100000000000100000000101101110100100000000000000
110010100001010000000110100101101101101000000001000000
110000001010000000000100001101101101100100000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000100011100000000000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001111010011000000000000000000000000000000
000000000000010011100011000000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000101000000110100000000000000000000000000000
000100000001010011000000000000000000000000000000000000
.logic_tile 19 16
000000000000011000000011011111011000000110000000000000
000000000000101111000111111111011101000101000000000000
001000000000000011000010010001011100000000110001000000
000000100000000000000111111011111010000001110000000000
110100000000001011100010001001111110000001110000000000
110010000000000001000011100101011110000011110000000000
000000000000000101100011110001101011110110000000100000
000010000110001001100010001101101110110101000000000000
000000000000101111100011010101111011001001000000000000
000000000001010111100011110011101011001010000001000000
000000000001010111100000010001000000000000100000000000
000000000000100000100011011001001100000000000000000000
000010000010101111100011100000000000000000000100000000
000001000001010101100000001101000000000010000000000000
000000000000011000000110101000000000000000000100000000
000000001001001111000111110011000000000010000000000000
.logic_tile 20 16
000000101101001101000111001001011000110011110000000000
000001000000101111000010001001001000010010100000000000
001100001110000011100000001101000000000000000000000101
000010000000000000100010111111001110000000010000000010
110000001000000111000000000011100001000001010000000000
110000000010001001000000001001001100000010010000100000
000011000000000000000111000000000000000000000100000000
000010001000000000000100000101000000000010000001000000
000000000000010000000000001000000000000000000110000000
000000000001110000000000001101000000000010000000000000
000101000100001001100000000000000000000000000100000000
000000000000000011000000001001000000000010000000000000
000000000000001000000010000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
.logic_tile 21 16
000100100000000111100000010101011001000110000000000001
000001001100000000000011111101101000000101000000000000
001000000000011011100000011101111001001001000001000000
000001001010000111100011010101111000001010000000000000
110000001100101101000110010000000000000000000000000000
110000000000001111000011100000000000000000000000000000
000000000000001111100110010101000001000001010000000000
000000000000001111100011010001001011000010010000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100100000010000000001011010101100000000000000
000101001010000000000000000101101110111100000001000000
000000000000001000000010000000000000000000000000000000
000000000000110111000011100000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010001010000000000000001111000000000010000000000000
.logic_tile 22 16
000000000000000000000000010111011100001001000000100000
000000000000000001000011100001101100001010000000000000
001000000011000000000110000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
010100000000000101100010111001100001000010100000000000
010100001000000000100010000101101110000001100000000000
000000000000000111000000000101001110011100100000000000
000000000110010000100000001101001110011100010000000001
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000011100000001101011110001001000000100000
000000000000000000000000001111101110001010000000000000
000110000010001111000000000000000000000000000000000000
000000000000000011110011100000000000000000000000000000
000000000000000011100000010000000000000000000100000000
000000000001010000000010100011000000000010000000000000
.logic_tile 23 16
000000000000000111100011100000000000000000000000000000
000000000000000111000010000000000000000000000000000000
001010000000100001100011001011000000000001010000000000
010011100000000111000110010101101100000010010001000000
010000001110000000000110010001101100101100000000000000
010000100000000000000010001101011110111100000000000000
000000000000101000000011110001011000101000000000000000
000000000000001101000011110001001100100100000000000000
000010001110000001000111100001101011111000000000000000
000000000000000000100011010111111100111100000001000000
000000000000000000000000011011111000001001000000000000
000000000100000001000010101101111001001010000000000000
001000001100000111100000001000000000000000000100000000
000000000110000000100000001101000000000010000000000000
000000000000000000010000011000000000000000000100000000
000000001000100000000011001111000000000010000000000000
.logic_tile 24 16
000000001001011111110111100001000000000001000000000010
000000000000001111100111010101100000000011000000000000
001011100000000111000000000001000000000011000000000100
000000000000000000000000001111001010000001000000000010
110000000001000011000111110001000001000000010001000100
110000000000000011000111111101001010000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001101010000000000000000000000000000000000
000000000000000000000000000011111001110110000000100000
000000000000000000000000001001001111110101000000000000
000000001100000001100000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000001010111100010000000000000000000000100000000
000000001110000000100011110111000000000010000000000000
000001000000000000000010001000000000000000000101000000
000100100001000000000000000101000000000010000000000000
.ramt_tile 25 16
000000001010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001000010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 16
001000000000000000010000001001101101010100000000000000
000000000000001001000010000101001111011000000000000000
001000000000000011100111001001001011000011110000000010
000100000100000000000100001111001011000011100000000000
010000000000001101100010001011100000000000100001000000
110000000000000001100010110111101010000000110000000001
000010000000000111100000000111001100111000000000000100
000010100001000000100011110101101011111100000000000000
000000000001011111000010001011000000000000000010000000
000000000000111011100100001011101110000000010001000000
000010100100000000010111101000000000000000000100000000
000001000000000000000111111001000000000010000000100000
000000001000000111100011010000000000000000000100000000
000000000000000000100011111001000000000010000001000000
000000000000000111100111000000000000000000000100100000
000000000000000000000011111111000000000010000000000000
.logic_tile 27 16
000000001000001000000000000011100000000010100000000000
000000000000001011000000000011101010000001100001000000
001000001110000111000000010000000000000000000000000000
000000100000000000100011000000000000000000000000000000
110010000000000111000000001000000000000000000101000000
110001000000000000000000001011000000000010000000000000
001000000000000000000000011000000000000000000100000000
000000001000000000000011101101000000000010000000000100
000000100101010000000000001000000000000000000100000000
000001000110001111000000001001000000000010000000000100
000000000000000001000010001000000000000000000100000100
000000100000000000000110000011000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
.logic_tile 28 16
000000000000000011000011000000000000000000000000000000
000000001100000001100111000000000000000000000000000000
001000000000001000000000010001000001000000010000000010
000000001000000111000011000001001011000000000000000000
110000100000000011000000011101000000000000100000000000
100001000000001001100010001001001010000000110000000000
000000000000000000000000010001011111101000000000000000
000000000000000000000011001111111110100100000000000000
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000011100000000001100000000010000000000010
000000000000000000110000001001001011000011000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000101000000010001000000000000000000100000010
000001000000010011000000000011000000000010000000000000
.logic_tile 29 16
000000000000000000000011000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
001000000001010000000110000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000000000000010101100110010000000000000000000000000000
000000000000110000000010100000000000000000000000000000
000100000000001000000011000001001011000011100000000000
000000001000000001000100001001001010000011000000000000
000000000000000000000000000001100000000011100110000000
000000000110000000000000000001101011000011001100000000
000000100000000000000011100101100000000001000100100110
000000000000000000010100001101100000000011000100000100
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000000001001100000000001110111000000
100000000000000000000000001011001001000000111100000000
.logic_tile 30 16
000100000000001000000000011101000000000010100000000000
000000000000001111000011011011101110000001100001000000
001000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000100000000
010000000000000000000010000001000000000010000000000000
000001000000000000000000001000000000000000000101000000
000000000000010000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000001010000000000111000000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 16
000000000001010001000011000101100000000000001000000000
000000000000000000000111100000000000000000000000001000
001000000000000101010000000101100000000000001000000000
000000000000000000100000000000001000000000000000000000
110000000000000000000000000001101000000011110000000000
110000000000000000000000000000000000111100000000000000
000000000000100001110000000000000000000000000110000000
000000000000101101100000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000111000000000000000000000100000000
000000000000000000000100001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 16
000010000000001000000000000000000000000000000000000000
000000000100001011000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000010
000000000000100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
.io_tile 0 17
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 17
000100000000000000000111101001101111101000000000000000
000000000000000000000000001101101111100100000000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000010100001010000000010100000000000000000000000000000
000001000000100000010100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 2 17
000000000000001000000000000011011001001001000000000000
000000000000000101000000000011011110001010000000000000
001000000000010000000011100001000000000000010000000100
000000000000100000000000000101001110000000110000000000
010000000000001000000111101000000000000000000100000000
110000000000000001000000001011000000000010000010000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001011100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 17
000011000000010001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000100100000000000011101001000000000000010000000000
110001000110000000000100000011001110000000000001000000
000000000000000000000000000111011111000011010001000000
000000000000000000000000001111111100000011110000000000
000100000000000111000000001000000000000000000110000000
000000000000000000100000000111000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000001110000001100000000011000000000010000010000000
000000000000000111100011010000000000000000000000000000
000000000010000000000010010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 17
000000001100011000000000001101011001101000000000000000
000000000100000001000000000011001000100100000000000000
001000000000100111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000001010000000010000000000000000000000000000000
110000000000000111000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001000000001000011000011011101010100110000100000
000000000100000000100000000001101101000000110000000000
000000000000000011100000010000000000000000000000000000
000000100000001111100011010000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 5 17
000101100001001001100000000000000000000000000000000000
000011000000000011000010000000000000000000000000000000
001000001100000111100110010000000001011010010000000000
000000000000000000000011110000001001100101100000000000
010000001010100000010000000000000000000000000000000000
010000001011010111000000000000000000000000000000000000
000010100000000001100110010001001110000000000000000101
000001000000000000000010000101001111100000000000000000
001110100010001000000000001001111110101101010100100000
000100001011011011000000001001001100001100000000000001
000000000000100000000000001001111010000101010100000000
000000000001001001000000001001101110001100000000000011
000000000000001001000000000101100001000000110100100000
000000000000001011000011000011101100000001110000000000
000001000000101000000000000101111000110000000110000000
000000100001010001000000000111111000110001010010000000
.logic_tile 6 17
000000000000000000000011100011011001001001000000000000
000000000000000111000000000111101110001010000001000000
001010100000110111000111010001001011000000000000100100
000000000000100000000011010111001001100000000000000000
010000000001100111000010000101001001000000000010000001
110100000001100111000100000011011011100000000011000000
000000000000000000000111001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000001001111000110001000000000000000000100000000
000000001010001011100000001001000000000010000000000100
000000000000000000000010000000000000000000000100000000
000000000000000000000100000011000000000010000010000000
000000000000001011000000000000000000000000000000000000
000000000000001011100010000000000000000000000000000000
000000000001110111100000000000000000000000000100000000
000000001101010000000000001111000000000010000001000000
.logic_tile 7 17
000000000000110111000111000111001011101000000001000000
000000000001011001000011001101111100100100000000000000
001000000000001011100011000111011111000000000001000100
000000000000001101100100000001101110100000000000000000
010100000001011011100111010001011100001001000001000000
010100001100101111110111100111111010001010000000000000
000101100000101000000000011011000001000000010000000001
000011100001001111000011110011001010000000000000000010
000000100000000000000000000101100001000010100000000000
000010100100001111000011100001101100000001100010000000
000010100000000001000010001001111101110100010010000000
000000000000001111000010001001011000110101100000000000
000001000000000011100011100000000000000000000100000001
000010000000000000110010011011000000000010000000000000
000000000001010001000000000000000000000000000100000010
000000000000101001000000000101000000000010000000000000
.ramb_tile 8 17
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000100100000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 9 17
000010000000001000000000011111001100010111000001000000
000001000101000011000011001001011001000011000000000000
001000000000000011100000001101000000000000010000000000
000001000000000000100011011111001100000000000000000110
010001001010010001000111100101100000000010000000000010
110010000001000000100100000011100000000000000000000000
000100000000000001000000001001011101000000000000000100
000000000100000000100010010001011100100000000001000000
000100101000100111000011100011111000100000000010000010
000001000000001001000000001111001110000000000000000000
000010000000000111000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000111000010001000000000000000000100000010
000000001010000111000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
.logic_tile 10 17
000000000001000111100011110111101100100000000000100100
000010101100100000000011111101011101000000000000000001
001010100000100000000011100111000000000000010001000000
000000000001000000000011101001001111000000000001100010
010001000000010000000011100011111010000000000000100001
010000100001011001000000001111011101100000000001000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000001100000000000111001001000000000000010000000000
000010000000000000000011101001001101000000000001100100
000100000000000001000000001000000000000000000100000000
000100000000000000100000001001000000000010000010000000
000000000000000011100111001000000000000000000100000000
000000100100010000000011100111000000000010000010000000
000001100000001001000000000000000000000000000100000000
000011100001001011100000000101000000000010000000000000
.logic_tile 11 17
000000000111001111000010001011011001100000000000000010
000000000111111111000111111001111000000000000000000000
001000000000000000000111010101111010000001110000000000
000000000100001001000111010101101000000011110000100000
000101000000001000000000001001000000000000010000000000
000110000110000011000000000111101111000000000001100000
000010000000000001000011000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000110101100000000000011101011000000000000010000000000
000000001011000001000100001001101000000000000000000010
001000100000000111000000001001001100110110000000000000
000001000010000111100000000011101000110101000000000000
000010001100000000000011101000000000000000000100000000
000001000000000000000100000011000000000010000110000000
010000000010000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 12 17
000101000000001001100011101011001001111001000000000000
000010000000101111000100001011011110111010000000000000
001000000000001011100110010001011000101000000000000000
000001000100000111000010101111001011100100000000000000
110010100000001000000011001101011001011011110000000000
010000000110000001000011100101001000010111110000000010
000010100110000101100010110111001011101100000000000010
000000000000000000000010100001111100111100000000000000
000000001000000111100000011011111010111100110000000010
000000100000000111100011001101111100111101110000000000
000000000000100111000111000011100000000000000000100000
000000000000010011000011000111000000000001000000000000
000000000000100000000011010101100001000001110000000010
000000000001000111000011100011101111000011110000000000
010000000000000111000111000001100001000011010100000000
100000000100100000000000000111101001000011111100000000
.logic_tile 13 17
000100001000000111000000011101111001010100000000000000
000000000000000111100011100101011101011000000000000000
001010000000000111110110100111111111101100000000000000
000001000000101001100011100101011000111100000000000000
010000000010001001000111100101011100110011110000000100
010100000000001101000011000101111000010010100000000000
000000000000011101000111000011001011101100010001000000
000000000000100001100100000001111110101100100000000000
000001001110001101100111001011000000000001010000000000
000000100000000111110111101001101111000010010000000000
000000000000001000000011010011001110010100000001000000
000010000000100111000010010011001111011000000000000000
000010100000001001000010001111101110101000000000000000
000000000000000001000110000001111011100100000000000001
011100000100000001000111000101111100110010100100000010
100100001010000111100111010111101101110000000100000000
.logic_tile 14 17
000001000010001101000010000101101011000100000000000000
000000100000001011000110111001101000001100000000000100
001000100000011001000111001001011011111100000000000100
000001000000001111100100001001001000011100000000000000
010000000001010101100011111001011100101011000000000000
110010101010000001100010111101001110111111000000000000
000000000000000011000011010011100000000000000000000000
000000000000000111100111011101000000000001000000000100
000001000001000000000000010000000000000000000000000000
000110001011110000000010000000000000000000000000000000
000010100000000001010010001011001011000011000000000000
000000000000000111000100001011101010000010000000000010
000101000000100111100000001000000000000000000110000000
000010001000010000100000000111000000000010000000000000
001000000000000011000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
.logic_tile 15 17
000000000000001111000110010011011101001001000000000010
000000001000001011100010000111111110001010000000000000
001010000001011001000111101101011111101000000001000000
000000001000000011110100000111001101100100000000000000
010000000000000111000011101001011010111000000000000000
110010101110000000000100001101111000111100000000000000
000000001000100001100011000011011101101000000000000000
000000000010011101000010000111111101100100000000000000
000001000000000000000011101001000000000000000000000000
000010000000000000000110010101000000000001000001000000
000000000000011111100010001011100000000001000010000000
000000000000101111000010010011000000000011000010000000
000000000000100001000000000101111001101100000000000000
000010000101010111100000001001011000111100000000000000
001000000001010111010000001000000000000000000100000000
000000000000101011100000000001000000000010000000000100
.logic_tile 16 17
000000000001101001100011010001011111111000000000000100
000000000110100111000011110001011011111100000000000000
001100000011010011100011010011101100101000000000000000
000100000000011111110011111101101101100100000000000000
110000000000000111000110000111011010011101010000000000
110000000010000000100010001101001010011110000000000000
000011100000000111000010011001011110010111000000000000
000010000000000111000110100011101001000011000000000000
000000001010101000000010010001100001000010000000000000
000010001100001111000010000111001000000011000000000000
001000000000100011100000001011011001000010000000100000
000100000001000000100010011001111011000011000000000000
000000001000001111100111001111111000101100000000000000
000001000100000011100110010101001000111100000000000000
000001100001001001000000010000000000000000000100000000
000010100000000011100010001111000000000010000000000000
.logic_tile 17 17
000000001011011001100111010000000000000000000000000000
000000000000001011000011110000000000000000000000000000
001000100000000111100000011011011011111000000000000000
000010000000000000100011100001101100111100000000000000
110000000001110011100111100001001100101100000000100000
110000000000010001000000000101011011111100000000000000
000001000000100001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100001000111000111010000000000000000000000000000
000011100000100000000011110000000000000000000000000000
000000000000000011000111000001101001101100000000000000
000000000000000001100100001001111000111100000000000000
000001000000010000000111100011101011110110000010000000
000010001010100000000100000001101100110101000000000000
000000000000000000000000000000000000000000000100000010
000010000001010000000000000011000000000010000000000000
.logic_tile 18 17
000001100011010101100111110000000000000000000000000000
000011001100100000100111000000000000000000000000000000
001000000000000011100111010111111111010110110000000000
000000000000000111100011010001011000011110110000100000
010000100000000000000000000001111011101000000001000000
010001000110000000000000000111101000100100000000000000
000000000000001000000000010011111111010100000000000000
000101000000001011000011101001101011011000000000000000
000010101010000000000000001000000000000000000100000000
000001000000000000000000001001000000000010000000000000
001000001010000000000000000000000000000000000000000000
000000000010000000000010010000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000001000110100000000000000000000000000000
000100000100100000000100000000000000000000000000000000
.logic_tile 19 17
000010000000001111100011110001100001000010100000000000
000101000000000011100111010001101111000001100000000010
001010101010101011100010111001111111001001000000000000
000011100000011111000110001011111000001010000000000010
110000100000000000000110100001001110101000110000000000
110100000000000000000010000111011011111100110001000000
000000000000010001100000000101101001101000000010000000
000000001011010000010000001001011111100100000000000000
000100000010000000000000011000000000000000000110000000
000000000110000000000011000001000000000010000000000000
000000000010000000000010000000000000000000000100000000
000001001110000000010000001101000000000010000000000000
000000001000000101100111100000000000000000000100000000
000000000000000000000110001011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
.logic_tile 20 17
000000000000000011100000011101000000000001000010000000
000001000000000000100010001111100000000000000001000000
001100000000000000000111100101101111010100000000000000
000010100000000000000111010001101110011000000000000000
010000000000100101000110011011100000000000000000000000
110000000000011011000010001001000000000001000000000000
001001000110000000000110101001000000000000100000000000
000000000110000000000100001001101100000000110000000000
000010100000000001000000000101000000000001000000000100
000000000000000000010000000101100000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000011010111000000001101000000000000100000000000
000000001100000000000000000011001110000000000000000000
000001000001101000000111100000000000000000000110100000
000010100001110111000000001101000000000010000000000100
.logic_tile 21 17
000010101100001011100000010011001011010010100000000000
000000000000001111000011111001101100110011110000000001
001100000000001001100000010000000000000000000000000000
000100000000011011000011100000000000000000000000000000
110000000000000111100110111101101011001111110000000000
010000000000001001000111100001011001001110100000000000
000011000000001000000111101111001010001001000010000000
000000001010001111000100000001001000001010000000000000
000000001110010000000010010111011110111100000001000000
000100000000100000000111111101101000011100000000000000
000000100000000000000011101000000000000000000100000000
000000000000000001000100001011000000000010000000000000
000001000001010001000000011000000000000000000110000000
000010100000100000000010001101000000000010000000000000
000000000000101000000000000000000000000000000000000000
000001000001010111000000000000000000000000000000000000
.logic_tile 22 17
000010001111010011100010010011100000000010000000000000
000000000000100011000011000101100000000000000000000100
001000000000001111010011100001111001001001000000000000
000000000000001111000011101011101001001010000000000000
010010100000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010001100010000011011000000001110010000000
000001000000100000000011000001001110000011110000000000
000000000000000000000010000011100000000001000110000000
000000000000000000000111001001100000000000000000000000
000011000000000001000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010100001000000000000000011000000000001000100000001
000001000000000000000000000001100000000000000000000000
.logic_tile 23 17
000000000000000000000011101001101101101000000010000000
000000000110000000000010000001001111100100000000000000
001000001000001001100111001111111110000110000001000000
000000000000000111010100001001011100000101000000000000
110000100001010000000000000011100001000001010001000000
010011100000000000000010001111101111000010010000000000
000001000000000000000110001101101111101000000000000000
000010000000000000000010001101101110100100000000000100
000011100000000111000000010000000000000000000100000010
000010100000000000100011011001000000000010000000000000
000010000000000000000110100000000000000000000100000000
000000001100000000000111101101000000000010000000000000
000000100000000111000110101000000000000000000100000000
000001000110000000100100001011000000000010000000000010
000000000000100001000010000000000000000000000100000000
000010001011000001000000001001000000000010000000000000
.logic_tile 24 17
000101000000000011100111101001101001101000000001000000
000110000001000000100111101101011001100100000000000000
001000000110000001000000011101001010111000000000000000
000000000110000000100011011111011100111100000000000100
010000000000000111000011000000000000000000000000000000
010000000100000000100000000000000000000000000000000000
000000001010000000000110010000000000000000000000000000
000010100000000001000011010000000000000000000000000000
000000000000000011100000011101111010001001000000100000
000000000000000000100011110011011101001010000000000000
000000000100000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011010001000000000010000000000000
.ramb_tile 25 17
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 17
000100000000001111000011100101011000000110000000000000
000100000100000001000000000101001110000101000000000000
001000000000010111100110000001001110110100000000000000
000000000000000000000000000001011001110000000001000000
010010100000000111100000001001101111101000000000000000
100001000011010111000000001101101010100100000000000000
000001000010000111100011100000000000000000000000000000
000000100000100000000100000000000000000000000000000000
000000000000000111100111101011001001101000000000100000
000000000000000000000000001111111010100100000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000100010010011000000000010000000000100
000000000000000001000110101000000000000000000100000000
000000000000001011000100001011000000000010000010000000
000000000000000000000110100000000000000000000100000000
000000000000000000000100000011000000000010000000000000
.logic_tile 27 17
000000000000100011100000000000000000000000000000000000
000000000001001001100010010000000000000000000000000000
001001000101010001000000000001001110111001000000000000
000010000000100000100000000111001010111010000001000000
110000000000000011100000001001111010101000000000000000
110000000000000111000000000011001110100100000001000000
000000000000001000000000000000000000000000000000000000
000000000100000011010000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000001010001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000010100000001001000111000000000000000000000100000000
000001000000001101000100001001000000000010000000000000
000000000110000000000000000000000000000000000100000010
000000001000000000000000000001000000000010000000000000
.logic_tile 28 17
000010100000000001000000011001011001101100010000000000
000000000000000000000011000101011100101100100010000000
001000000001000000000011101001001010001001000000000001
000000001110100000000011101101101100001010000000000000
110011101100100111000000000000000000000000000100000000
110011000000010000000000000011000000000010000000100000
000000000000000011110000011000000000000000000100000000
000000000000000000100010001011000000000010000000000100
000100000001000111100010001000000000000000000100000000
000000000000001011100000001001000000000010000000000000
000000001100011000000011000000000000000000000100000010
000000000001111011000000001011000000000010000000000000
000000000000000101100010000000000000000000000100000000
000000100000000000100100000111000000000010000000000000
000010000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 29 17
000100001000000011100011100001100001000011000000000000
000000101010101111000100001101001010000010000000000100
001010000000001001000000010000000000000000000000000000
000000000000000101100011100000000000000000000000000000
110001000000000001000111111001001000101000000000000000
010010100100100000100010000001011000100100000000000000
000010000001000101100000000101011001101011000000100000
000000000000000000100000001101011110111111000000000000
000000000111000000000000011000000000000000000100000000
000000000100000000000011011011000000000010000000000001
000010100000010000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000
.logic_tile 30 17
000000001010000001000000011101100000000000000001000001
000000000000000000100011111001100000000001000001000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000100001000000000011100101100000000010100000000100
110000000000000000000000001111001001000001100000000000
000000000010001000000000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000001100000000011000010000000
000000000000000000000000000001100000000010000000000000
000000000001010000000010001000000000000000000100000000
000000001110100000000000001111000000000010000000100000
000001000000100000010111100000000000000000000000000000
000010101011010000000000000000000000000000000000000000
.logic_tile 31 17
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000001000000000000010000010000000
010000000000000000000010101011000000000000000000000000
000000000000000000000000000011100000001111000000000000
000000001010000000000000000000000000110000110000000000
000000000001010000000000011001000001000000110100000001
000000000000100000000010110111101000000001111100000010
000000001110001000000000001001100000000001110100000000
000000000010010001000010000111001011000011111100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000001000000000000000000000000000000000000
000000100000010101000000000000000000000000000000000000
.logic_tile 32 17
000000000000010001100110010000000000000000000000000000
000010100000100000000011000000000000000000000000000000
001000000000010001100000001011000001000011010001000000
000000000000000000000000001101001000000011110001000000
010000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000000001001100110011101100000000010000001000000
000000001000100001000010000101000000000011000000000000
000000000000000000000000001101100000000010000010100000
000000000000000011000000001101101100000000000001000000
000000000100000000000000000000000000000000000100000000
000000001110000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000001000000
.io_tile 33 17
000011111000010010
000000110000000000
000000000000000000
000000000000000001
000000000000000110
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000011000000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000011100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001101000000100000000000000000000000000000000100000000
000100000110000000000000001001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 3 18
000100000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000001001000000000011000000000000000000100000000
000000000000101111000011110011000000000010000000000001
010000000010000000000000001000000000000000000101000000
010000000010000000000000001001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 4 18
000000000100000001100010000111101100101000000001000000
000100000010001101000100001011001011100100000000000000
001110000000010111000111011001101010001001000000000000
000100000000000000100011001101111100001010000000000000
110000100000100001000111100001011100110100000010000000
110000000001010000100011110101001100110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000100000000001111000111010000000000000000000000000000
000100000000000011100111010000000000000000000000000000
000000000000000001000000000111101111101000000000000001
000000000110000000100000001011101000100100000000000000
000001100000000111000010000001101010000001110001000000
000001001100110000100000000001111100000011110000000000
000100001010001000000010000000000000000000000100000000
000000000000001101000000001001000000000010000000000010
.logic_tile 5 18
000010000000000000000000000011000000000000010001000000
000000000000001001000000001011101100000000000011000000
001000000000001000000110001001111101101000000001000000
000000000000001111000000001001001011100100000000000000
010000001100000000000010100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000001000000000011001011101101000000001000000
000000000000000001000011110101001011100100000000000000
000100000110011011100110110000000000000000000100000000
000000001010100011110111111111000000000010000000000000
001010000001001000000000000000000000000000000100000010
000100001110000111000000000011000000000010000000000000
000000000000010000000111011000000000000000000100000010
000000000000100000000111100111000000000010000000000000
000010100010000111000000000000000000000000000100000000
000000001100000000100000001111000000000010000000000000
.logic_tile 6 18
000000000000100111100111101101001011101011110000000100
000000100110001001100011100111101101011011110000000000
001010100110000111000000010001000000000000010001000001
000000000000001001100011101001101101000000000001000000
010100000011001000010011111001011001000110110000000000
110100000010100011000010000101001011001010110000000000
000000000000000011100111000111011000100000000010000101
000000000100000000100000001001111100000000000000000000
000010001010100111000111000000000000000000000110000000
000010001110000000000000000001000000000010000000000000
000000001010000000000111111000000000000000000100000010
000101000000000000000111101011000000000010000000000000
000001100000000000000010101000000000000000000100000001
000000100000000000000100000001000000000010000000000000
000000000000000011000000001000000000000000000100000000
000100000100001111000000000111000000000010000000000000
.logic_tile 7 18
000000000000011001000110001101100000000000010000000100
000010000100000011100011101001001001000000000000100000
001000000000001000000011001001000000000000010000000010
000000000010000001000011011101101100000000000001000100
110100100000000000000010001101000000000000010000000110
110100001101011001000111101001101011000000000000000100
000001000001101001000111111101111010101000000000000000
000000100000101111100111111011011110100100000000000000
000000000000000001000000001111101111001001000000000000
000000000010000000100011000111001011001010000000000000
000000000001010000000010000011000000000000100010000000
000000001110100000000000001001101000000000000000000000
000110000001001000000111100001111111111000000001000000
000000000000101111000100000001111000111100000000000000
000010101010111011000000000000000000000000000100000001
000001000000010111100011000101000000000010000000000000
.ramt_tile 8 18
000101101011010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000001111010000000000000000000000000000
000001000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000010000000000000000000000
000100000000000000000000000000000000000000
000110000000000000000000000000000000000000
000001001101100000000000000000000000000000
000010100001110000000000000000000000000000
000100000000000000000000000000000000000000
000100000000100000000000000000000000000000
.logic_tile 9 18
000000000100001001000000001111001011100000000000000001
000001000000001101000000001011001100000000000001000010
001000100011011111100000001011011000100000000001000000
000000000000000111010011111111011100000000000000000001
110001001100100000000000000001101101101000000000000000
110100100000011111000000000001011000100100000000000010
000001000001010000000110010111011100000000000000000010
000010000000110000000010000101011000100000000000000000
000000000000001111110011111101100001000010100000000000
000000000001111011100011001101101111000001100000000010
000000000000001000000010010000000000000000000100000000
000000001100000011000111111111000000000010000000000001
000000000000011111100111110000000000000000000100000000
000000001001111011100111111011000000000010000000000000
000100000000000000000111111000000000000000000100000000
000000000000000000000111111011000000000010000000000000
.logic_tile 10 18
000000000111010011000111100101001001100000000000000110
000010100000101111100100001101011111000000000001000010
001000100001000101100000011001011000100000000010000010
000000000000100000100011110001011111000000000000000000
110100000000000000000011101011100001000000010001000000
010101000000001001000100000101001111000000000001000000
000000000000001101110000000011111010000000000000000000
000000001001001111100000001001001111100000000001000001
000100000000001000010000011101011001000000000000000000
000000000001011111000011101001001111100000000000100001
000000100000000101000010001111001100110011110000000001
000001000000001001100000000101101000010010100000000000
000000001010010011100110110000000000000000000110000000
000100000000100000100110110111000000000010000000000000
001000101010000000000111001000000000000000000100000010
000001000101010000000000001011000000000010000000000000
.logic_tile 11 18
000000000000101001000111001001001001110110000000000000
000000100000000011100100001111011000110101000000100000
001000000000101111000111101101100001000000010000000000
000000000001000011000100001101001000000000000000000010
010100100000010101000110100000000000000000000000000000
110100100000000000100100000000000000000000000000000000
000010100000001111100000011101101101100000000000000010
000000000000000011000011101101001001000000000000000000
000110001000000000000111000111111010010100110000000000
000000100000001111000100000001101010000000110000000000
000101001110010001000000000000000000000000000100000010
000010100000100000100000001011000000000010000000000000
000001000000000000000000001000000000000000000100000000
000010000000000000000000000111000000000010000000000100
000000001111010111000110001000000000000000000100000100
000000000000000000000111000011000000000010000000000000
.logic_tile 12 18
000100001001101000000010010001011011010111000000000000
000000000000111111000010000101111100000011000000000000
001000000000101001010111000011100001000001010000000000
000000000000010101100000001101101001000010010000000000
110000000100001001000000010011001111101000000000000000
110000000000010001100011010001111011100100000000000000
000000100000010111100111000001001101111000000001000000
000001000000000000100011110111101111111100000000000000
000011000001111001100111001101011011110100010001000000
000011001110100011000111110001011010110101100000000000
000000001011001000000000001111000001000001010000000000
000010101100101101000011110111001001000010010000000000
001000001000001111100010001011001110101000000000000000
000110100100001011110011110111001101100100000001000000
000000000000001001100000001000000000000000000100000000
000001000000000011000011100001000000000010000000000000
.logic_tile 13 18
000000000000000001000011110011101111011100000000000000
000000001100001001100111010111011011001100000000000000
001001000001011101000111111011100001000000000001000000
000010100000101011100011011111101101000000010001000000
011001000000010111100000000001000001000000110000000000
010110101110100000000000000001001001000000100000100000
000000000000001111100011001111100000000000100010000000
000000000000000111000010011111101001000000000001000000
000011101000000111000000001001111011101100010000000000
000010000011000000000000000101101100101100100001000000
000001000000001111000011101101000001000001010000000000
000000100000000111000011000001001011000001100000000000
000001000000100001000000011000000000000000000100000000
000100001010000000100010100001000000000010000001000000
000000000001000000000011100000000000000000000100000000
000000000000100000000011010011000000000010000000000000
.logic_tile 14 18
000000000000001011000111101101101011111000000000000000
000000000000001111000011110111001100111100000000000000
001010100000101001100111010001100001000010000000000000
000001000101011011000110000001101100000000000000000000
110100000001001011100000000011100000000000000000000000
010100001000100111100011100001100000000001000000000110
000000100000001000000111001101011110001100000000000000
000001000000000001000010010001011001101100000010000000
000000001100011111000111111111001100101000000000000000
000000001110100111100111100001111100100100000000000000
000010100000000111100011110011101111110011110000000000
000011100000000001100011110111101011010010100000000000
000000100000010001100000010001101101001001000000000000
000010100000101011100010111001101011001010000000000000
000000000001010111100111000000000000000000000100100000
000001000001110000100100001101000000000010000000000000
.logic_tile 15 18
000101000000001101100110100101011101111000000000000000
000000101110000111000111100001111101111100000000000100
001000000000001001000110000111111011110011110000000000
000000000110000111100011100111001111010010100000000000
110000000000001000000111011101111101101100000000000000
110000000000001011000011000011101011111100000000000000
000000000000000011000010010000000000000000000000000000
000001001101010000100110110000000000000000000000000000
000010100101000000000000010101001001101100000000000000
000011001110100000000010001101011011111100000000000000
000000000000000001010010010011011001110011110010000000
000000000011010001000110100001101110010010100000000000
000110000101110000000111000000000000000000000000000000
000101000000010011000000000000000000000000000000000000
000000000000000101100000001001011001111000010100000010
000000000000001111100011010001111001110100010000000000
.logic_tile 16 18
000010000011010000000111101011001010001001000000000000
000000001100100000000110011101011110001010000000000100
001000000000011001100111110001111101000010000000000001
010010000000000111000011101001111011000011000000000000
110001000100011011100000010111111001101011000000000000
010100101101011111000011001111111110111111000000000000
000000000000000101000110000011100000000010100001000000
000000000000000000100010010111001011000001100000000000
000000101000000011100111111001100001000010000000000000
000001000010000000110111010101001111000000000000000010
000000000000000001000011110001001011001001000000000000
000000000000000111100110111011101101001010000000000000
000000001101010111100011001111111100101000000000000000
000000000110101011000000000001001010100100000000000000
000010100000001011000111000000000000000000000100000000
000000000000000111000010000101000000000010000000000000
.logic_tile 17 18
000010100001011101000111110000000000000000000000000000
000000000100001111100111110000000000000000000000000000
001000000010001111100111100001101010000011010000000000
000000000000000001100110110001001101000011110000000000
010000000001110111100111100001101100110011110000000000
010100001001100000100000001101001110010010100000000001
000000000110100001000110001011101101101000000000000000
000000000001000000000011011101001110100100000000000001
000000001000000001100111111111011001001001000000000000
000000000000001111000011101001011010001010000000000000
000000000000001000000011110011011101001001000000000010
000000000100001101000111101001111110001010000000000000
000000000001011101000000001111111110101000000000000010
000000001100100011100000001101101000100100000000000000
000000001010001000000000001000000000000000000100000000
000000000000001111000010001011000000000010000000000000
.logic_tile 18 18
000000000000100111000010010001101111101100010000000100
000000001111001111000111100011011111101100100000000000
001001101000001111100111001001011100111001000000000000
000001000001010001000000001101011010111010000000000000
010001000000001011100011100011011110000011000000000000
110010100001010111000010110101001001000011010000000010
000000001010000001000000001001111010111001010000000000
000000100001010000000010011001001011110000000001000000
001000000000000001100000000001011111111000000000000000
000000000000001011000011101011001111111100000000000000
000100000000100000000000000000000000000000000110000000
000100000000000000000011011001000000000010000000000000
000000000001000000000000011000000000000000000100000000
000010000000100000000011100111000000000010000001000000
001000000110000001000111100000000000000000000000000000
000001000001001111100000000000000000000000000000000000
.logic_tile 19 18
000011100000001000000000001001111010101000000000000100
000001101110001111000000000011001000100100000000000000
001000001000100011000111001000000000000000000101000000
010000000000000000100100001011000000000010000000000000
110010000100000000000000001000000000000000000100000001
110000001010000000000000001011000000000010000000000000
000000000000100000000000000000000000000000000100000010
000100000001011001000000000011000000000010000000000000
000000001011010011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000111000000000000000000000110000000
000001001000011001000110011111000000000010000000000000
000000000000000000000011101000000000000000000110000000
000000000100000000000011100111000000000010000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 20 18
000000001111001001000000000000000000000000000000000000
000010100000100011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000010010000000000000000000000000000
110010000110000000000000000011100001000000100000000000
010001001110000000000000001111001100000000000000000010
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000000100000001101100000001001011001101100000000100000
000011101101000011100000001111011110111100000000000000
000000000000000000000011100000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000100000000001000000000010000000000000000000110000000
000100001000000011000010100001000000000010000000000000
.logic_tile 21 18
000000000110001111100111100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
010010100000000000000010000000000000000000000000000000
110001000000000000010000000000000000000000000000000000
000000000000000000000000000001011101000011010000000100
000000000000100000000000000001011101000011110000000000
001100000000001011100011100000000000000000000000000000
000100001010001111100100000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000000000111100000000000001011001000001001000000000000
000000000001010000000000000001111100001010000000000000
000010000000000000000000000000000000000000000100000000
000001000001000000000000000011000000000010000010000000
.logic_tile 22 18
000000001010000000000000010111101110111000000000000000
000000000000000011000010001001001101111100000001000000
001000000110001001100011000000000000000000000000000000
000010101010001011010100000000000000000000000000000000
110000000000000111000000011011001011101000000000000000
110000001101001111100011010001011101100100000000000000
001000000000000111100000001001000000000010000000000000
000000000000000000000011110001001111000000000000000100
000000000001011111100000010011111010000011010000000001
000000000000000101100011110011111101000011110000000000
000000000010100000010110101101101011101000000000000000
000000000100000000000111111001001111100100000000000000
000000100001000000000111110000000000000000000000000000
000001000000101111000011110000000000000000000000000000
000000000110001000000000000000000000000000000100000000
000000000001000101000011110101000000000010000000000000
.logic_tile 23 18
000000100001011001000111110111111010001001000000000000
000000000110001111100010000101111000001010000000000000
001000001000000111100110110001011100000110000010000000
000000000100000011100111100001111011000101000000000000
110001001100000101100000001001011010101000000000000000
010000100000000111100010011101101111100100000000000000
000011100001001001000110100001111001110011110010000000
000011000001000111100010001111011001010010100000000000
000000000000000000000010001001111010001001000000000000
000000000000000000000011100101011000001010000000000000
000000000000000000000000000000000000000000000100000000
000000001000001001000010000101000000000010000001000000
000100000100000000000111101000000000000000000110000000
000000000000000000000111000011000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000010001011000000000010000000000000
.logic_tile 24 18
000000000000000000000111110011101100010100000010000000
000000000000000000000010001001011011011000000000000000
001000000001010000000111100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
110000001111010000000111001001100000000010100000000000
110000100000000000000000001001101110000001100000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001011000000000000000111000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000100000000011000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000000000000111000010000000000000000000000000000000
000000000110000000110000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000100001000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 18
000000000000000011100111111101011011101000000010000000
000000000000000000000111010001011100100100000000000000
001000000001000111000000000011101000000011010000000000
000000100000101111000010111001111100000011110010000000
010000000000000111100010010101000000000010000001000000
110000001010000111000011100011101110000000000000000000
000010100111000000000000010011001011101000000000000100
000011100000100000000011000001101110100100000000000000
000000000000100111100000001111111110001001000000100000
000000000000010111100011011001101010001010000000000000
000001000000000000000000010000000000000000000100100000
000010100110011111000010110111000000000010000000000000
000000000000000111100111100000000000000000000101000000
000010100000000001100000001111000000000010000000000000
000000101010000000000000001000000000000000000100000000
000001001010001111000011110001000000000010000000000010
.logic_tile 27 18
000000000000001001000000001011111010101000000000000000
000000000100001111000000001011001110100100000000000000
001010100000001000000011100001011000101100000010000000
000010000000001011000010100101001000111100000000000000
110010100000001000000000001111111010101000000000000000
010001001100000001000000001001101110100100000000000001
000000100000001000000110001011000000000001000010000010
000001000110001111000010111011000000000011000000000000
000010000000101111100000010000000000000000000000000000
000000000001010111100011100000000000000000000000000000
000000001101000101100111011101100000000010100000100000
000000000000000001000011101101101100000001100000000000
000000000000000111100000001000000000000000000100000000
000000000100000000100000000011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000001000000000010001001000000000010000000000000
.logic_tile 28 18
000011100000010111000111000101101111101000000000000010
000010100100000000000010010101001000100100000000000000
001010100000001000000000000101111000001001000000000000
000000000000000011010000001011101110001010000001000000
110001000000100111000000000000000000000000000100000000
010000001101010000100000001111000000000010000000000010
000000000000001000000110000000000000000000000101000000
000000000000000001000000000001000000000010000000000000
000101000000000111000011101000000000000000000100000000
000000000000000000000110000011000000000010000000000000
000010100000000000000000000000000000000000000100000000
000000000000000011000000001001000000000010000000000000
000000000000001000000011000000000000000000000100000000
000000001110000111000100001001000000000010000001000000
000000001010010000000000000000000000000000000100000000
000000000000010000000000000011000000000010000000000000
.logic_tile 29 18
000000000000000001000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000101011100101000000000000010
000000000000000000000000001111101001100100000000000000
110100000000001000000110000000000000000000000000000000
110000000000011111000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000100000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000001011000000001000000000000000000100100000
000000000001001111000000000011000000000010000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000010010110000000000000000000000000000
000000000000000000010000000000000000000000000100000100
000000001110000000000000000001000000000010000000000000
.logic_tile 30 18
000000000001011000000000000000000000000000000000000000
000000000000001111010000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000100000010
000000000000000000010000000001000000000010000000000000
000001001100000000000000000000000000000000000100000000
000000100000010000000000001111000000000010000000000100
000000000000000000000000000000000000000000000100000100
000000000000000000000000001111000000000010000000000000
000000000000010001000000001000000000000000000100000100
000000000000000000100011010011000000000010000000000000
000000000000010000000011101000000000000000000100000010
000000000000100000000010011011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 31 18
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000101000000
000000000010000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010001000000000000000000100000100
000000000000000000000100000111000000000010000000000000
000000000000100001000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011101011000000000010000100100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000000010000000001000000001000000000
000000000000000000010010000000001010000000000000000000
010000000000000000000010000000001000001100110101000000
110000000000000000000000000000001001110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011010010110100100
000000000000000000000000000000001001100101100000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 2 19
000000000000000001100111100001000000000001000000000000
000000000000001111010010010001100000000000000000000001
001010000000010000000110001000000000000010000000100000
000001000000000000000000001001000000000000000000000000
010000100000000000010000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000101010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000101000000
010000000110000000000000000001000000000010000000100000
.logic_tile 3 19
000000000000001000000010011101101110001001000000000000
000000000010001011000110001011111100001010000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000001000001011000111000001001110101000000000000000
010100000000010001100100001101101111100100000000000000
000010100000000000000000011001001110001001000001000000
000001000000000000000010000011011110001010000000000000
000000100000001000000000000000000000000000000000000000
000001000000000011000011110000000000000000000000000000
000000000000000011100000011001011110111000000000100000
000000001110000000100010010111101010111100000000000000
000000000000001000000010000000000000000000000100000000
000000000000000011000110010101000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 4 19
000001000000100111000000001111011000101000000000000000
000000101001010111000011100011111111100100000000000000
001000000000001000000010000001100000000001000000000000
000000000000001011000100000001000000000011000001000000
011000100010000000000010000000000000000000000000000000
110011000000000000000100000000000000000000000000000000
000000100000000000000010011001011010101000000000000100
000001000000000000000110001101011101100100000000000000
000000000011100000000011101000000000000000000100000000
000000100001110000000000001011000000000010000000000000
000010100000001011000000000000000000000000000000000000
000010001110000001100011000000000000000000000000000000
000001001110100000000011100000000000000000000100000000
000000000001010000000011011001000000000010000000000000
000000000000000000010000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
.logic_tile 5 19
000110100010000111000000010011011100100000000000000010
000101001011000000000010000111001011000000000001000000
001000000000100000000000011001011000000011010001000000
000000000001110000000011100101111101000011110000000000
110000100010000000000110001111111100101000000000000000
010001000000000111000010111011111100100100000000000000
000010100000001011000110000101100000000000000001000100
000001001110000001000100000001000000000001000000000001
000000101010001011100011101101001111001001000000000000
000000000000001011100011101101001111001010000000000000
000010000000000111100111001101001110000000000001000000
000000000000000000000010010011101011100000000001000100
000000000001001001000000001000000000000000000100000000
000000001010001011110000000111000000000010000000000000
000010000001000001000111010000000000000000000000000000
000001000001000000000010000000000000000000000000000000
.logic_tile 6 19
000000000001100011000000010011000000000000010001000010
000000000001000000000011111111001010000000000000100001
001000001100000000000000000101011000100000000000000000
000011100000001111000000001011101111000000000000100010
010000000000000011000110100001000000000000010010000101
010001000000000000000000000111001101000000000000000100
000010001111000001000011000101000000000000010010000100
000000000000000000100100001011001110000000000000000001
000000001001010101000011101011100000000000000000100000
000000000000000000100010111101000000000001000010000000
000000000000010001000011101000000000000000000100100000
000000100000000000000100001011000000000010000000000000
000000000000000111000011101000000000000000000100100000
000100001000001101000010110101000000000010000000000000
000000000001000000000000001000000000000000000100000000
000000000001100000000010011111000000000010000000000001
.logic_tile 7 19
000000000100010111100111001101111111001001000010000000
000000000010100000100100000001111111001010000000000000
001000001010000111100011000101000000000000010001000000
000000001010000111000110010001001001000000000000000000
110000001000001011000000000001111111001001000000000001
010010100000000011100011010011111111001010000000000000
000000000001010000000110010101100000000010100000000010
000000000000100000000010000101101110000001100000000000
000000000000100000000000011101011001100000000000100010
000100000010000001000011100011101101000000000000000000
000110000000000000000010000000000000000000000000000000
000001000000001001000110000000000000000000000000000000
000010000001011000000000001000000000000000000100000000
000000000000101011000000001001000000000010000000000000
000001000000000000000111001000000000000000000100000000
000010000000000000000010011011000000000010000000000000
.ramb_tile 8 19
000000001001010000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010101010100000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000010000000000000000000000000000
000100000100100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 19
000001001100110111100011111111000001000000000001000000
000000000001100000100111000101001000000000010000000010
001000000000000011100011101011011111001001000000000000
000000000110000111100011010001101110001010000000000000
010100000000000001100111100001001011000011010000000000
010000000011010000000111100101011111000011110000000000
000000000000000011000011100001111101000000000000000000
000000001000000111100011000111101001100000000001000000
000000000000000000000000011101100001000000010000000001
000000000000000000000011010011101011000000000000000010
000001100000000011100000000101100001000000100010000001
000011000100001001000000000111001010000000000000000000
001000000010000000000111000111111100000110000000000000
000000000000000111000000001101101111000101000000100000
001010100100001011100111000000000000000000000100000100
000001000000100011000111101001000000000010000000000000
.logic_tile 10 19
000100000100000011000111010011011101000000000000000000
000000000000000000110011011101001000100000000010100010
001000000000001001000011000111000000000000010001100000
000011100000001011100000001011001000000000000000000010
110000100000000011000111001001101000100000000000000010
010001000000000000100011101111011111000000000000000000
000000001001011000000011000101000000000000010010000010
000000000000100111000000001011001011000000000000000000
000001000000101111000011100111111111000000000001000000
000110101100010111000010001001101011100000000000000001
000001000000000111010000011001011101101100000000000000
000010000010100011000010111001101111001100000000000000
000000001110100111000010001111011010000010000000000000
000000000000010111000010011011101100000000000000000000
000001001110000000000111010000000000000000000101000000
000000101001010011000111100111000000000010000000000000
.logic_tile 11 19
000000000100000000000000000001101111001001000001000000
000100000000000000000000000011001110001010000000000000
001000000000000001100000000111011110101000000000000000
000000000000000000000011101101101110100100000000000000
010000000000100111000111011000000000000000000110000000
110000000000000000100011111001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000001001010111000000000000000000000000000000000000
000000000001010011100000010000000000000000000100000000
000000000100101111100011111011000000000010000000000001
000000100000000000000000001000000000000000000100000000
000010001110000000000000000101000000000010000000000000
000001001001100000000010000000000000000000000110000000
000000100001011001000100000101000000000010000000000000
000100100000100011100000000000000000000000000110000000
000000000111000000100000000011000000000010000000000000
.logic_tile 12 19
000010001010000000000000001111011000101000000000000100
000000000000000000000011101101001100100100000000000000
001000100000000001000111000000000000000000000000000000
000000001000000111100100000000000000000000000000000000
010010100000010000000000001000000000000000000100000000
010000001110100000000000000001000000000010000000000010
000100000001000000000010101000000000000000000100000010
000110000000000000000000001111000000000010000000000000
000001000011010000000000001000000000000000000100000000
000110000010100111000000000011000000000010000000000000
000000000000001000000000001000000000000000000100000010
000000000000000011000000001001000000000010000000000000
000000100000000011000000000000000000000000000100000000
000001000001001001000000000111000000000010000000000001
000000100000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
.logic_tile 13 19
000000100000011111100011110001001010001100000000000000
000001000101111001000011010101111001101100000001000000
001000000000000000000010101011001111101100010000000000
000000000000000000000011101001101111101100100000000001
010000000000000111000011100111001011111100000000000000
110000000001000101000110010001001001011100000000000000
000001100000010111100000001111100001000001000000000000
000010000000000000000000000111001100000011000001000100
000000000110000000000000011000000000000000000100000000
000010100000000000000011100101000000000010000110000000
000100100000010011000110101000000000000010000100000000
000001000010101001100000001011000000000000000100000000
000000000001000001000000001000000000000010000100000100
000000000000100001100000000011000000000000000100000000
010000000000000011010000000000000000000000000100000010
100000000000000001000010010001000000000010000100000000
.logic_tile 14 19
000000100010011111100010000000000000000000000000000000
000001000000000111100110010000000000000000000000000000
001000000000001011100110110101011100010100000001000000
000000001000001011100111110111111100011000000000000000
110001000100001000000010110001011100000011110110000000
010110000000001011000110100001101100000011100000000000
000010001111010001000111000001011111110011110100000010
000000000000001111100100001101101001010010100000000000
000110100000001111000110101101011000010010100110000000
000001101110001101100010010011001111110011110000000000
000000001000000101100000011001111000000110100100000000
000000000000001101000011000101101000001111110000100000
000000001000100000000011000000000000000000000000000000
000000100000010011000011010000000000000000000000000000
000000000000000101100000000101111010001100000100000000
000000000000000000100000001011011111101101010000000000
.logic_tile 15 19
000001000010101101000111101001001110101100000000100000
000010000100011111000010001011001101001100000000000000
001000000000111011000011100001101100000100000000000000
000000000000000011000011111111001001000000000000100000
010010000011011000000111101001101101011100000000100000
110000000000000111000110001101101010001100000000000000
000000000000000111110010000001001111101100000000000000
000000000000001111000100001101101100001100000000000000
000101000100001011000000010000000000000000000000000000
000010100000000011100010010000000000000000000000000000
000001000000000111000010011001011000000100000000000000
000010000000000000000111000001011010000000000000000000
000000001011111011000111001111111100001001000000000000
000010100000110011100010011111111111001010000000000001
000000000001000000010110001000000000000000000100000000
000000000000100000000011100101000000000010000000000000
.logic_tile 16 19
000010100001000001000111001111101100101000000000000000
000010100001011111110010010011011000100100000000000000
001000000000000000000111100101000000000010000000000000
000000000000001001000100000111001111000000000000000000
010000000110100011000011101011101100101000000000100000
110010100000000000100010101111111000100100000000000000
000000001110000111000011110111011010001001000000000000
000000001100001111100110110001011101001010000000000010
000000100111011111000010001001101010010110110000000000
000101000110011011100100001011111100011110110000000000
000000000000001000000111111001101001101000000000000000
000000000000000101000010111101011111100100000000000000
000100000000011111100000011001011010000001110000100000
000100000000100001000011010101101100000011110000000000
000000000000001000000011100000000000000000000101000000
000000000000001011000011100011000000000010000000000000
.logic_tile 17 19
000000100000010111000111001101101000101100000000000000
000000000100001011100000001001111100111100000001000000
001001000000000111100111111111101111101000000000000000
000000000000000000100110111011111100100100000000000000
010000000000000001000010000101101100000010000001000000
110000000000000000100110011011011010000011000000000000
000010000100001001000000000001001110110011110000000000
000010000000000101100011011101001000010010100000000001
000000000000000000000110101000000000000000000100000000
000000000000001011000011100011000000000010000000000000
000000000001001001000110001000000000000000000100000000
000000000000100111100000001001000000000010000001000000
000000100110000101100111001000000000000000000100000000
000101000000100000100100000101000000000010000000000000
000100000001000000000111001000000000000000000100000000
000100000010010000000100000001000000000010000000000000
.logic_tile 18 19
000000000000001011100011100001111110010100110000100000
000110001011011111000111100001111010000000110000000000
001011100001010000000011000011011101101000000000000000
000011000000000000000100001111001100100100000000000000
010000000000010001110111100001001101101011110000000000
010000001010001001000100000111001100100111110000000000
000100000000100001000010001111011110110000000000000000
000100000011010000000000001111101001100000000000000000
000000000010001111000000001101000000000010000001000010
000010101110001111000000001011000000000000000000000000
000000000000000011100111111101011011101011110000000100
000000000011000111100010111011101110100111110000000000
001100000000000101110011111000000000000000000101000000
000100000001010111000011111101000000000010000000000000
000010000000000001000000000000000000000000000100000000
000000000000000111100010000111000000000010000000000001
.logic_tile 19 19
000001000110100011100000011011101101101000000001000000
000010000001001111100011010001101111100100000000000000
001000000000001111000111000011101000111001000000000000
000000000000000011000100000001011101111010000000000000
010000100110100000000111100011100001000010100000000000
110001000001010000000100000111001110000001100001000000
000001000000000000000000001111000000000001000001000000
000000001000010000000010111101100000000000000000000000
000010100000000011100010010000000000000000000100000000
000001000000000000000011001011000000000010000000000000
000000000000011001100110001000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000000010010011100111100000000000000000000100000000
000100000000010000100100000001000000000010000000000000
000000000000000011100010001000000000000000000100000000
000000000000000000000100000001000000000010000000000000
.logic_tile 20 19
000000100000000001100110111001101101101000000000000000
000001000000000001000011001011001000100100000000000010
001100000000000011100011011011000001000010100000000000
000100001000001001100011110101101110000001100000000000
010000000010000111000111001001101011110110000000100000
110000000000000011000011010101111000110101000000000000
000010100000000101100000000001101011101000000000000000
000000000000001111100010010001101011100100000000000000
001100000000000011100000000011111111001001000001000000
000000000000000000100011100001101000001010000000000000
000001000000001000000110010111100000000000000000000000
000000000000001011010010001001100000000001000000000010
000000001010001000000000000101000001000010100000000000
000000000001011011000000001001001100000001100000000000
000000000010001000000010100000000000000000000100000000
000010001000001011000100000111000000000010000000000000
.logic_tile 21 19
000000000110001001000110101011001011100101010000000000
000000000000101101100000001111011011100110100000000000
001000000100000111100000011001101110111000000000000000
000000000000000011000011101011001000111100000000000000
000100000000000001100111000011111110101000000000000000
000001000000000011000111010001001111100100000000000000
000000000000111001100111110001101010110011110000000000
000000000001011101000110001001101010010010100001000000
000010100000000011100000001101011011000011100000000000
000001000000000001100000000101111110000011110000000000
000000100100000001000011100101100000001111000000000000
000011100000000000000010100000100000110000110000000000
000010100000000111000111011111011000110000000000000000
000000000000000000100011101011101011111000000000000000
010000000000001111000110101011000000000001000100100000
100000000000000011100000000101000000000000000100000000
.logic_tile 22 19
000000000000000111100110010000000000000000000000000000
000000000001000000000010100000000000000000000000000000
001000000000001000000110000001100000001111000000000000
000001001100000001000010110000000000110000110000000000
010000000000001001100010100001000001000010000000000000
110100000000000101000100001001001101000000000000000000
000100001100101000010000001001111111110000000000000000
000100000111000101000010110111101001011000000000000000
000000000110001000000000000101111011100011110110000001
000000000000001111000000000101101110000011110100000001
000000000000100000000000010000000000000000000000000000
000000000001000000000011010000000000000000000000000000
000000000111110000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110001000000001001010000000011000000000001110100000100
000000000000100001000000000101001001000000110110000000
.logic_tile 23 19
000000001000001000000000011001111011000000000001000000
000000000000000001000011110111111111100000000000000000
001010000001010000000110010001101101101000000000000000
000000000110000111000010000011011101100100000010000000
010000000000001000000000000111100001000000100001000000
010000000000000001000000000011001101000000000000000000
001000000001011001000010010000000000000000000000000000
000000001110000001100110000000000000000000000000000000
000100000000100001000000010000000001011010010000000000
000000000000010011100011010000001001100101100000000000
000100000000010000000010000101100000000000000100000000
000100000010100000000110000101000000000001000110000000
000010000000000000000000000101100000000000000100000000
000001000110000000000000000001000000000001000111000001
010000100000000001100010100101100000000000000100000110
100000000000000011000100000101100000000001000100000000
.logic_tile 24 19
000010100000000000000000001101111101101100010000000010
000010000000001111000000001101011001101100100000000000
001110000001000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000011100000000000000000000110000000
010000000000000000000000000001000000000010000000000000
001010000000001000000010000000000000000000000000000000
000010001110000001000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000010000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
001001000000000000000000001000000000000000000100000000
000010100001000000000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 19
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 19
000000000000001111100011100101101101001001000000000000
000000000000000001100010000011111101001010000000000000
001000000000000000000000011111000000000010000000000010
000000000000100000000011010011000000000000000001000000
110000000000000000000000001001001101001001000000100000
010000000000000000000000001101011101001010000000000000
000000000000000000000010000011111100101000000000000001
000100000000000000000011101001011101100100000000000000
000010001010100111100011100011101100010100110000000000
000001000001010111000011100001101001000000110000000100
000010100000001011000111110000000000000000000100000010
000100000000001111010011011111000000000010000000000000
000000001000000001000000011000000000000000000100000000
000000000000100000000011001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 27 19
000000000000000001000000010000000000000000000000000000
000000001100000000100011110000000000000000000000000000
001000000000000000000000000101111111101100010000000000
000000000000000000000010011011111100101100100000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001011100000000011101011000110110010000000
000001000000001101100000000001001100001010110000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010100000010000000111000000000000000000000000000000
000001001100000000000100000000000000000000000000000000
.logic_tile 28 19
000001000000101111100110000000000000000000000000000000
000000100000011111000000000000000000000000000000000000
001000000001001101100000000001011001011100100001000000
000000000000001011100010011001001011011100010000000000
110000000001011000000000001001011101001001000000000100
010000000000000111000000000101001001001010000000000000
000000000001000001100000001011000001000010100000000000
000000001010000000000010010001001100000001100000000000
000001000000001000000000010000000000000000000000000000
000000001001010111000011100000000000000000000000000000
000000100000000011100010001000000000000000000100000000
000001000000000000100100001011000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000001
000001000000000000000000000101000000000010000000000000
.logic_tile 29 19
000000000000000111000000000011000001000010100001000000
000000000000000000000000000101001110000001100000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110100000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000001111000000000010000000100000
000100001010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000100
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000011100000001000000000000000000101000000
000000000000100000000000000101000000000010000000000000
.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000001
000000100000000000000000000000000000000000000100000000
000001000110000000000000000111000000000010000001000000
000000001000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 31 19
000000000000000111000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000001
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000000011000000000010000001000000
000110000000000000000111110000000000000000000000000000
000000001100000000010111000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000100000100
000000000000100000010000001101000000000010000000000000
.logic_tile 32 19
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000000000000111100000001000000000000000000110000000
000000000000100000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000011100000010000000000000000000000000000
000000001000000000100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.io_tile 33 19
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 20
001000000000000011100010000000000000000010000000000010
000000000000000000100110000101000000000000000000000000
001000001010000000000000010001101001001001000010000000
000000000000000000000010001001111011001010000000000000
110000000110000111100000001000000000000010000000000000
010000000000000000000000001011000000000000000000000100
000000000000000001000000001000000000000010000000000000
000000000000000000000010010011000000000000000000000100
000000000000000000000000011111100001000010000000100000
000000000000000000000011000111101111000000000000000100
000000000000000101100110111000000000000010000000000100
000000000000000000000010101011000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000101100110110000000000000000000100000000
000000000000000000000010100001000000000010000000000000
.logic_tile 2 20
000000101100000000000110010011100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000001001100010110000000001000000001000000000
000000000000000001000010000000001001000000000000000000
110001000010000000000000000000001000001100111111000000
110000100000100000000000000000001001110011000000000001
000000000000000000000000000000001000001100111101000000
000000001010000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111110100000
000000000000000000000000000000001000110011000000000000
000000000000001011100110000000001001001100111100000000
000000000000000101100000000000001000110011000000000000
000000000000000000000011100000001001001100111100000000
000010100000000000010000000000001001110011000000000000
110000000000000000000000000000001001001100110100000000
010000000000000000000000000000001101110011000000000000
.logic_tile 3 20
000100000001010000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000001101111011101000000000000000
000000000100001011000000000011101011100100000000000010
010000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100110000111100000000000000001000001
000000000000000000100010011011101100000000010000000000
000000100000000111100111001111000001000000010001000000
000000000000000000000100000001101100000000000000000000
000000000000000111000000000000000000000000000000000000
000000001100000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000100000111000000000010000000000000
.logic_tile 4 20
000000101010000000000000011101001111101000000000000000
000001001000000000000011001111111101100100000000000010
001000000010001000000000010000000000000000000000000000
000001000000000111000011010000000000000000000000000000
010000000000010000000000001000000000000000000101000000
010000000000000111010010011101000000000010000000000000
000010100000000000000111000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000101001000000111000000001000000000000000000100000000
000000000000000000100000001001000000000010000001000000
000000000000000011000000011000000000000000000100000000
000000000000000000000011000011000000000010000000100000
000010000000000000000000001000000000000000000101000000
000000000000000000000010000001000000000010000000000000
000010100001000000000110000000000000000000000100000000
000001000000100000000000000011000000000010000000000000
.logic_tile 5 20
000000001110100000000011011001100000000000000001100001
000010100001010000000110000101100000000001000000000000
001000000000001000000011000101100000000010000001000000
000000000000000111000100001101100000000000000000000011
010100000001010000000110011101000000000000000010000000
110000000010001011010011101101100000000001000010000000
000000000001000011000011000111000000000001110000000000
000000000110101001100100001011101010000000110000000000
000010000000000000000111101001000000000010000010000000
000000000000000000000000001011100000000000000010000000
000000100000000000000110010111000000000001000000000010
000000000000000000000011100101000000000000000000000000
000000000000000111100111001111111010000000000000100010
000001000000000000100000000111001001100000000000000100
010000000000001001000000001000000000000010000101000000
010000001100000001100000001011000000000000000000000001
.logic_tile 6 20
000000001001011000000000011001100000000000010000000101
000000000000000101000010000011001010000000000000000010
001000000001001011000111010000000000000000000000000000
000000000000000111100111010000000000000000000000000000
010000001110000111100010001011101101001001000000000000
110000000000001011100000000001101110001010000000000000
000000100000101000000000001001000000000010000001000000
000000001110010101000000000011101101000000000000000000
000100000001000011100011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000001111011001100010010001111110101000000000000000
000000000000100011000111000101101100100100000000000000
001010000000000000000000001101101110100000000000000010
000001000000000111000000001011001000000000000001000001
001010000010000001000000001000000000000000000100000000
000001001010000000000000001001000000000010000000000010
.logic_tile 7 20
000011100000000001100000001001100001000010000000000000
000011100000000000000011100101101101000000000000000000
001000001101010011100010000101101001101000000000000000
000000000000101001100100001101111011100100000000000000
111010100000001111100000001001001100111000000000000100
110101000000000001100010001011011101111100000000000000
000000000000001011000011101011101010110011110000000000
000000001110001111000010010001001010010010100010000000
000010100000001000000011010000000000000000000100000000
000001000000001011000111110011000000000010000000000000
000001000100001000000010011000000000000000000100000000
000010000000001101000111101011000000000010000010000000
000100000000000000000011101000000000000000000100000001
000100000000000000000000000001000000000010000000000000
001000001101000000000000001000000000000000000110000000
000000000001110000000000000101000000000010000000000000
.ramt_tile 8 20
000010100000100000000000000000000000000000
000000000101010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100010000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010001100000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 20
000010000000010000000000000011100000000000010000000010
000001000000100101000010100101101101000000000001000100
001100000000001011000111101111100000000000010000000000
000100001100000011100000001101101010000000000010100000
110000000001000001000010000001100001000010000000000000
110000001100001011100111011101101010000000000000000000
000000000000001111100010000001000001000000010000000111
000000000000000011000110010011001010000000000000000000
000000001110010001010010010011100001000000010000000110
000000000100100000100111110101101000000000000010000001
000000000000000000000111100101101001110011110000000000
000000000000000000000100001111111000010010100010000000
000000000000000000000011110101000001000000010000000000
000000001110000000000010000101101111000000000010100000
000100000001000000000111100000000000000000000100000000
000010100000000000000100001011000000000010000001000000
.logic_tile 10 20
000100001000000000000110001011111011010000000000000010
000000000000000000000000001011001001000000000000000000
001000000000001101000000001111100000000000000000000000
000000000110010001000010100111001101000000010000000000
110001000000100001100110010111100001000000000000000000
010010100001000000000010000111101110000000110000000000
000000000000001001100110010111000001000011000000000000
000010100000000001000010000111101101000010000000000000
000001000000000000000011001011111001111000010100000000
000010101100000000000011100111101000110100010000000000
000000000000000001100011010111011010101101010100000000
000000000110000000000010001101101001001100000000000000
000000000000000001000011000101100000000000110100000000
000000000001000111100000001101101010000001110000000000
000000100001010111000000010101100000000000000100000001
000011000000001001000011011001100000000001000000000000
.logic_tile 11 20
000010000000010101100111100000000000000000000000000000
000001000101010000000111010000000000000000000000000000
001000000000000001000000000011100001000000010001000001
010000000000000000100000001011001011000000000000000001
110000000000000101100000001001001101000001110000000000
110000000000000000000011010111101111000011110010000000
000101000000000000000000000101000000000000000000000000
000110000000000000000011011101000000000001000000000001
001110100000101001010111001111111000001001000010000000
000001000101000011100111101011101100001010000000000000
000010000000000000000110100001000000000001000000000000
000001000000001001000110100001100000000000000000100000
000001000000000000000010000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000010011100111111000000000000000000100000000
000000000100000000100110001011000000000010000000000010
.logic_tile 12 20
000001000010000111000000001011101110101000000000000000
000010100110000000100011101011001100100100000000000010
001001000000010000000000000101001100001001000000000000
000000100000000000000000000001101110001010000000000010
110011100110000000000110001000000000000000000100000000
010010000100000000000000000111000000000010000000000001
001100100000001000000000000000000000000000000100000000
000101000000001011000000001011000000000010000000000000
000010100001011111000011110000000000000000000000000000
000000101111001011100111000000000000000000000000000000
000000100000000001100000011000000000000000000100000000
000000000000000000000011010101000000000010000000000000
000000001000010000000000000000000000000000000100000010
000000001110100001000000001001000000000010000000000000
000000000000000011100000000000000000000000000101000000
000000000000000000100000000011000000000010000000000000
.logic_tile 13 20
000001100000101011100000000001011000111011010000000000
000001000001010011100011101001011101101011010000000000
001000001100000001000111010001011001000110000000000000
000000001010001001100111110011001000000101000000000000
110000000001100011100000010000000000000000000000000000
110000001110011001100011110000000000000000000000000000
000010000000000001000111111011101011101100000010000000
000001000000001001100111101111101011111100000000000000
001001001000000001000000010111001011000011110000000000
000000100000001011100011100011001111000011100000000000
000000000000011000000110001111111011101000000001000000
000100000000001111000010010111001010100100000000000000
000000001100101000000111011101001111001100000000000000
000000000000010001000011101101111001101100000000100000
110000000000001101100011100000000001011010010100000000
010000000000001001100011000000001101100101100000000101
.logic_tile 14 20
000000000000000101100111100000000000000000000000000000
000000001000001111000010010000000000000000000000000000
001000000000001000000010011011011101101000000000000000
000000000000000001000111101111001110100100000000000000
110000000001000111100000010001000000000001000000000000
110010000001100000000010000001001101000011000000000000
000000000000000000000000000111011000110011110000000000
000000000000000000000000001011001011010010100000000000
000000000110001001100110110011011100101100000000000000
000010000100000111000011101001011101111100000000000000
000000001110000000000111100101011101101000000000000010
000000000000000001000100001001001110100100000000000000
000010001110010111100111001000000000000000000100000000
000001000001000000100000001001000000000010000000000001
000000100000001000000000001000000000000000000101000000
000000000000000011010010001001000000000010000000000000
.logic_tile 15 20
000000000001011000000111110101111000111100000000000000
000000000000001011000110110001011110011100000000000000
001001000000000011100111100101111111011100100000000000
000010000000000000100110010011011100011100010000000000
110010101010001001100000001111011000000100000000000000
110001000000000111000010001001001100000000000000100000
000000000000010011000110000011100001000000100000000000
000000001110101101000010111011001101000000000000000000
000000000010001111000010010111101011101100000000000100
000000000000001111000011001001101101111100000000000000
000010100000000111110111110011001011110110000000000000
000000000010001001000111101101101100110101000001000000
000010100000101011000111001101111101101000000000000000
000000001000010001000000001101101111100100000000000000
000010101000010000000010010000000000000000000100000000
000001000000000000000110001001000000000010000000000000
.logic_tile 16 20
000100000001001011000011100011011111000110000000100000
000100000000011011000010011001101011000101000000000000
001000000001000000000111000001011101111000000000000000
000000000000000000000000000001001001111100000000000000
010000000000000001000011001111011010111000000000000000
110000000000001111000100001101101010111100000000000000
000010000001011001000111011101100000000001010000000000
000001000001100001000011111111001100000010010000000000
000010001100000011100110010101001001101100000000000000
000001000000000000100011111011011011111100000000000000
001000100001011000000000001000000000000000000101000000
000001000000100011000011111101000000000010000000000000
000000001100000000010000001000000000000000000100000010
000000001110000000000011001011000000000010000000000000
000010100000010000000000000000000000000000000000000000
000000000000100001010011010000000000000000000000000000
.logic_tile 17 20
000000000010100000000010011001111010000100000010000000
000000000000010011000110101001001001000000000000000000
001000000000001111000000001111001010000001110000000000
000001001010101011000011110011101011000011110000000000
010000000000000111000111010000000000000000000000000000
110000101110000000100111110000000000000000000000000000
000010100000001000000000000001000000000000000011000000
000000000000000001000000001011000000000001000000000000
000000001100000000000111001001000001000000110000000000
000000000000000000000000000001101101000000100000000000
000100000000010101100000010000000000000000000000000000
000100000110001111100011010000000000000000000000000000
000000000001010000010011001000000000000000000100000000
000000000000110000000000000011000000000010000010000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 18 20
000000000000001101100000010101101100010100000000000000
000000000111000011000010001111001100011000000010000000
001000000010001111100111100011100000000001010000000000
000000100001010011000111101011101100000010010000000010
110000000001010111000000000001011101110011110000000000
010000000000001001000000000001011000010011110000000000
000000000000000111000000001101001111000011000000100000
000000000000000001000010011101001100000001000000000000
000000001100101011100111100101011001000011010000000000
000000001101010011100111111001001010000011000000100000
000000000000000001100111101111111011001100000000000000
000000000000000000000111011001101110101100000000000000
000010100000000101100111001000000000000000000100000010
000011000000010000100000001001000000000010000000000000
000100000000000000000111100000000000000000000000000000
000110100010000111000100000000000000000000000000000000
.logic_tile 19 20
000100000001100111000000010101100000000001000001000000
000000001110000001100010001001000000000011000000000000
001000000001010001100110000101111111000011100000000000
000000000000100000100000000101001011000011000000000000
000000000001011001100010101101000000000001000101000000
000000000000100001000011010111100000000011000100000001
000000000001001001100000010000000000000000000100000000
000000000001100001100010000001000000000010000110000010
000010100010001000000000010001100000000001110100000100
000001000000000001000010101101101101000000110110000000
000011100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000010001100000000011100100100000
000000000000000000000010000011101010000011001100000000
111001001000000101100000000001000001000001110100100100
000010000100000000000000001111001000000000111100000000
.logic_tile 20 20
000000001000000111100000000001101110010010100001000000
000001000000000000100000000011001011110011110000000000
001000100000001011100110101011111110101000000000000000
000000000000000101100000000101101111100100000000000000
110000000000100111100111110001000001000000100001000000
110000000000010000100011111011001000000000110000000000
000010000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000001111100000000101011000111100000000000000
000010100000001011000011110101111101111100010000100000
000000000000000000000000010001100001000000010000000000
000000001000000000000010010001001111000000000000000000
000010000000000000000111110000000000000000000000000000
000010000000001001000011010000000000000000000000000000
000100000000000011100000000000000000000000000100000000
000110100000000000000011110011000000000010000010000000
.logic_tile 21 20
000000000000001001100011110000000000000000000000000000
000000000001000011000010000000000000000000000000000000
001001100000001001000110001101101011101000000000000000
000010000000001111100011110111011010100100000000000000
110000000111010101100011110011111011000011100000000000
110010000000000000100011100001011111000011110000000000
000110100001000011000011111001111010001001000001000000
000000000000101001100010001011111001001010000000000000
000000000000000000000000000001000001000000100000000000
000000000000000000000000000101001000000000000000000000
000000100000000001000010010111000000000000000001000000
000010001110000000100110101101000000000001000000000000
000110100000001001000110101111011001110000000000000000
000001000001000111100000001011011110111000000000000000
110000000110000001100111101011101000100011110100000000
000000000100000001100100000001111110000011110100000010
.logic_tile 22 20
000000000000000011100000000111100000000001000000000000
000000000000000011000010010111000000000000000010000000
001000001000001001000110010001001010110011110010000000
000000000000000101100011011101101110010010100000000000
010010000001100001000111000001011001010100000010000000
110001000000110000000010100001001111100100000000000000
000001000001000000000000001111100000000001000000000000
000010000000100000000011101011000000000011000000000000
000000000000000000000000001111011101110011110000000000
000000000000000000000000001001101000010010100001000000
000001000000000011000111100000000000000000000000000000
000000001010100011000000000000000000000000000000000000
000010000110000111000011110101100001000000000000000000
000001000000001011000010101111101100000000010000000000
010100000000001001000111101000000000000010000100000000
100100000000001011100100001001000000000000000100000001
.logic_tile 23 20
000100000000011111000111011001001011001001000000000000
000000000000010111000011010101011011001010000000000010
001101000110000101000111011111001101100111110000000100
000100000000000000000011111011101000111111110001000000
110000000000000000000010000001011010000011010000000000
010000000000000000000010010001111011000011110000000000
000000001110000001100011101001111010010100000001000000
000000000000000000000010011001111011011000000000000000
000000100000010000000000001000000000000000000100000000
000001000000101001000011110011000000000010000000000010
000000000000001101100011101000000000000000000100000000
000000000000001011100000000011000000000010000000000000
000010100000000000000111000000000000000000000101000000
000000100000000000000110011001000000000010000000000000
000000001111010000000000000000000000000000000100000000
000000000000100000000000001111000000000010000010000000
.logic_tile 24 20
000100001010011011100110010001100000000000100000000000
000000000001010011000011101001101011000000000000000000
001100000001000011100111110001101110101000000000000000
000000100000001001100011101011011111100100000000000000
110010100001011001100111010101101001110011110001000000
010001000000000111000011000011011010010010100000000000
000010001000001001100000000001001110101100000000000000
000000000000000001000000000001001011111100000000000000
000010100000001111100011111001101100000001110000000000
000000001010000001110111101001001011000011110000000000
000000000000000111000000010101000000000010000000000000
000000000000000000000011100101001011000000000000000000
000000000000100111100010011000000000000000000100000010
000000000010000000100011001011000000000010000000000000
000000000000100000000000001000000000000000000110000000
000000000001010000000000000011000000000010000000000000
.ramt_tile 25 20
000000000000110000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 20
000010101010000011100000000101101011001001000000000000
000001000000001111000010011101011100001010000001000000
001000000110000000000110001001111100101000000000000000
000000000100001111010000001101001011100100000001000000
110000000000001000000011000000000000000000000000000000
110000000000000011000010010000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000000000100011000010000000000000000000000000000000
000000001110000000000111010101000000000010100010000000
000000000000000000000011011001001101000001100000000000
000000000000001000000000011011101100001001000000100000
000000000000000011000010101001111101001010000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000001000000000000000001000000000010000000000000
.logic_tile 27 20
000000000000000111000000010001100001000000000001000100
000001000000000000000011110011101001000000010000100000
001000000000000000000010100000000000000000000000000000
000000001100000000000110110000000000000000000000000000
110010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000100001011000011110000000000000000000000000000
000000100000100000000010000111011110000110110000100000
000001000001010000000000000011001000001010110000000000
000000000001000011000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000001110000101100000001000000000000000000100000000
000000000000000000100000001011000000000010000000000100
.logic_tile 28 20
000110100000001011100010100001000000000000000000000000
000000000000000011000100000001100000000001000000100000
001000000000000111100111111001101110100011010000000000
000000000000100000000110000011111000010011010000100000
110000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000001010100000010000001000000000000000000100000000
000000000001000000000000000001000000000010000000100000
000000000000000111000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000000001100000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000100000000010101100010000000000000000000000100000000
000100000000100000100000000111000000000010000000000000
000000000001010000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000
.logic_tile 29 20
000010000000000111000010011111000000000010100000000100
000000000000000000000111000001101011000001100000000000
001000000000001111000111111001011001011100100000000000
000000000000001011000111011001111000011100010000000000
110000000000000000000011101001001100110110000000000000
110000000000010000000000000011101011110101000000100000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000010000001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001010100000000000000111010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 20
000000001000001000010000010000000000000000000100000000
000000000000001111000011110001000000000010000001000000
001001000000000000000000000000000000000000000100000000
000010100000000000000000000011000000000010000001000000
010000000110000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000100000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000001000000000000000000100000000
000000001100000000000000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000100
.logic_tile 31 20
000000000000000111100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
001101001100000000010000000101100000000001000000000000
000000100000000000000000000001000000000011000000000010
010000000000000111100010010101100000001111000000000000
110000000110000000100010000000100000110000110000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001000000000001000100000000
000000100000000000000000000001100000000011001100000000
000000000000000000000000000101000000000001000100000000
000000000000000000000000000101100000000011001100100000
110000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000001000000111000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000000000001000000000000000110000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 20
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000100000000000001000010100111100000000000001000000000
000100000000000101100010100000000000000000000000001000
000000000000000101000000000011100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000001000000000000001001000000000000000000
000000000000001000000110100000000000000000001000000000
000000000000000101000010000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101010000000000001000000000000000000000
.logic_tile 2 21
000000000000000111100000010000000000000010000000100000
000000000000000000100011001101000000000000000000000000
001010000001010000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000010100011101011101000000001000000
010000000000000001000000001011101011100100000000000000
000000000000000000000111001000000000000010000000000000
000000000000000101000100000101000000000000000000000100
000000000000001000000000000000000000000010000000000100
000000000000010011000011000011000000000000000000000000
000000100000000000000110001000000000000000000101000000
000001001110001001010100001001000000000010000000000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000001010000000000000000000000000000000101000000
000000000000100000000000000001000000000010000000000000
.logic_tile 3 21
001000100001010000000000000000000000000000000100000001
000001000000010001000000000001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000101000000
010000000010000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 4 21
000010100000001000000011000000000000000000000000000000
000000000100100011010010010000000000000000000000000000
001000000000001111000111101001001011001001000010000000
000000000000001111000011011101011001001010000000000000
010000001110000000000011100000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000010000000000000000011101101111000101000000001000000
000001000000000000000011101011101011100100000000000000
000000100101000000010011001011100000000001000001000000
000000000100100000000000001111000000000000000000000010
000000000000000011110110100001101011001001000000100000
000000000000000000100100001011111001001010000000000000
000110100000000011000000000001111000101000000000000000
000001000000000000000000000111011011100100000010000000
000010100000000000000010000000000000000000000100100000
000001000000000000000100001001000000000010000000000000
.logic_tile 5 21
000000000000000101000111100101101011100000000010000000
000001000110000001000110011111001000000000000000100100
001000000000100111000000011001100000000001000000000010
000000000000100101000010000011100000000000000000000100
010001000010000000000000000101100000000001000000100011
010000100000001001000000001111100000000000000000000010
000100001100001111000110011101111010001001000001000000
000000000000000101100010000001101111001010000000000000
000000000000010111100000000101101001000000000001000001
000000000100100000100000000001011000100000000000000100
000000000000100001000111100111011010001001000000000000
000000000000010000000100000011001111001010000000000000
000000000000000101000010000001000001000000000000000000
000000001010000000110011110001001000000000010000100000
000010000000100000000000001000000000000000000100000000
000001000001010000000000001011000000000010000000000000
.logic_tile 6 21
000000000000001111000000000101111100110011110001000000
000000000000000011000011110001101101010010100000000000
001000001000000101100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000101010000000000011100111101100100000000000000100
110001000000000111000000001101011110000000000000000100
000000000010000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000111000111001001101011000001110000100000
000000000000000000000110011101001101000011110000000000
000010100000000001000011100111000000000000010010000010
000000000000000000000110000001001100000000000000000000
000000000000000001100111110111001111000011010000000000
000000000000001001100111111001101101000011110000000000
000000000000001000000000001000000000000000000100000000
000000000010001001000000001011000000000010000000000100
.logic_tile 7 21
000000001000000000000011110101000001000000100000100000
000000000001000000000010111101101110000000000000000000
001000000000000111000110011001001110001001000001000000
000000000000100101000010000101111010001010000000000000
110001000100011000000110001001101010101000000000000000
010000000000001011000011010001101111100100000000000000
000010000100000000000111000001111011101000000000000000
000000000000001011000000001001111111100100000000000000
000000000001010000000000001000000000000000000100000000
000000001010100000000010010011000000000010000000000100
000000000000001001000000001000000000000000000100000000
000010000000001011100000000011000000000010000000100000
000000001110000001000010000000000000000000000100000000
000100000000000000100000000111000000000010000000000000
000000100000010001000000001000000000000000000100000000
000001000001000000100010000001000000000010000000000000
.ramb_tile 8 21
001000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000001100000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 21
000000000000001111000110100001101010001001000000000000
000000000000000011000111100111101101001010000000000000
001011100000000000000110011001000001000000010000000100
000010000100000000000011111011001100000000000000000100
010000101001100000000000001001011010111000000000000010
010001000000001111000000000101101100111100000000000000
000000000000100111100000000001101100101000000000000100
000000000000000001100000001011111010100100000000000000
000001000000001111100010001011001010001001000000100000
000010000000000001100111110111001101001010000000000000
000000000000001001000010001000000000000000000101000000
000000000000000011100000001111000000000010000000000000
000000000000000001000000001000000000000000000100000000
000100000000000000100000000011000000000010000000000000
000011100000000101100000000000000000000000000100000000
000001101010000000000010010001000000000010000000000000
.logic_tile 10 21
000001000000010011100010101111011101101000000001000000
000000000000001001100100000001001111100100000000000000
001000000100001111100011001011000001000010100000000000
000000001001010001000111011011001000000001100000000000
110000000001110001100000000101111001001001000000000000
010100000001111111000000001111101111001010000010000000
000000100000000111100000010101011110101000000000000000
000001000100000000000010100001001100100100000000000000
000000000000000111100000011001000001000010100000000000
000000000000000111100011011001101010000001100000000000
000010100000000111000110001000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000001001000000011100000000000000000000100000000
000000000000101101000000000001000000000010000010000000
000000000000000001000111100000000000000000000100000000
000000000001010000000000000101000000000010000000000000
.logic_tile 11 21
000010101000101011100110101001100000000000010001000000
000110100001000011100000001001101101000000000000000100
001110000001011011000011000000000000000000000000000000
000001000000000001100011100000000000000000000000000000
010000000000010000000111000000000000000000000000000000
110000000000101111000000000000000000000000000000000000
000000000001000111000011100111011000110011110000000000
000000000000100000000000001001101110010010100010000000
000000000000000111100011110011001101101100000000000000
000000000000000000000011110001101010111100000000000000
000000000000010000000000001101111110001001000000000000
000000000000001011000000000001101010001010000000100000
000010101000000000000011001000000000000000000100000000
000001000000001101000000000011000000000010000000100000
001000000000000001000000000000000000000000000100000000
000000001011000000000000000001000000000010000001000000
.logic_tile 12 21
000000001000000000000111000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000001010111100000010101001101011011110000000000
000000000000001001000011011101111100010111110010000000
010000001100000000000110000000000000000000000000000000
010010001110000000000010010000000000000000000000000000
000000000000001011000111001011111001111001000000000000
000000000001000001100000000111011000111010000000000000
000000000001110111100000011001000001000010000000000000
000000001011010000100010110101101110000000000000000000
000100000000100011100000001011111000110011110000100000
000000000000010111100011000101101100010010100000000000
000000001100000000000000001000000000000000000100000000
000100000000000000000000001101000000000010000000000000
000000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
.logic_tile 13 21
000000000000001000000000001001101100111001000001000000
000000000000011111000000000001011000111010000000000000
001011000000001001100000010011011000101000000000000000
000010100000001011000011110101011110100100000000000000
110001000000000001110000001011101110110011110000000000
110010001010000001000000001101011010010010100000000010
000000000000000000000011001000000000000000000100000000
000010100000100000000000000111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000101011010011000000000000000000000000000000000000
000000000000000001000111001000000000000000000100000000
000000000000000000100100001011000000000010000000000000
000000000001100011110111000000000000000000000100000100
000000000001111111000111010111000000000010000000000000
000001000000001000000000011000000000000000000100000010
000010100000001011000011011111000000000010000000000000
.logic_tile 14 21
000000000000001101000011100001101101000100000000000010
000110100000000111100011100111101101000000000000000000
001000000000000111100011011011001001011011110000000000
000000000000000000000111000001111100010111110000000000
010000000000000101100111101001001010000100000000000000
110000000100010001100100000111001111000000000000000010
000000000000000111000000010011011000010100000000000000
000010000000100000000011100111011001011000000000000000
000000000000011001100000010111101011000011000000000000
000000000000011101000011100001101100000001000000000100
000000000000000111110110011101011011101000000000000000
000010100000001101000011011011001011100100000010000000
000010100000000111000110000000000000000000000000000000
000001001100001001000010000000000000000000000000000000
000000000000000101100000010000000000000000000100000000
000000000000000000000011001111000000000010000000000000
.logic_tile 15 21
000000000000101111000011100101111101001001000000000000
000000100001001111100011100001111011001010000000100000
001000000000001011000010001011000000000000100000000000
000100000000101011100111011001001110000000000000000000
110010000110000111000011001001000000000001000000000010
100001000000000000000000001001000000000000000000000100
001000100000000000000011100101001010110011110000000000
000010100000000011000111110011101001010010100000000010
000010001110000001100000000101111101011011110000000000
000101000000000011000011011011001011010111110000000000
000000000000000001000010000111111001111100000000000000
000000000000000000000000001111101000011100000000000000
000000000000001000000000000000000000000000000100000000
000000000000001111000010011001000000000010000000000000
000000000000110000000111100000000000000000000000000000
000000000001100000000000000000000000000000000000000000
.logic_tile 16 21
000010100000101111100010010000000000000000000000000000
000010101100000011100111010000000000000000000000000000
001000000000001000000000000101111010101100010000000000
000000000010000001000000001011011011101100100000000000
110000000001010000000110010001001110101100000000000001
010010000001000000000011111101001001111100000000000000
000010100001100001100111000001111010001001000000000000
000001001001010000000100001001011011001010000000000000
000001100001000000000111101000000000000000000100000000
000011000000000000000010010011000000000010000000000000
000000100000000000000011101000000000000000000100000000
000000000110000011000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000100000100001001000000000001000000000010000000000010
000000000000100000000000000000000000000000000000000000
000100000011000000000000000000000000000000000000000000
.logic_tile 17 21
000100000001001111100110011011100001000010000000000000
000000001001010001100010001101001001000000000000000000
001010000000000011100010110001011111010100000000000000
000000100000001111100111101011101101011000000000000001
110111001011101000000010010001001101110011110000000000
010010101010111111000111000001101010010010100000000000
000000000000000101000110100101011100000011010000000000
000100000000001111100110010001111010000011110000000000
000010100001000001100011000101011011011100100000000000
000000000100100000100010000111101111011100010000000010
000000001100001111100011101111011000001001000000000001
000100000000001011010011101001101110001010000000000000
001000100000010011000111101001111011101100010000000100
000001001000101111110100000011001111101100100000000000
000000000000000111100011101000000000000000000101000000
000000000000000000100100001101000000000010000000000000
.logic_tile 18 21
000000000000001000000010001101111001101100000000000000
000010000100001111000011111001101101111100000000000000
001000000001001111000010010000000000000000000000000000
000000000000101011000111110000000000000000000000000000
010000000001001000000000001101101011000100000000100000
010000000000100001000011100001011100000000000000000000
000100000000000111100000000000000000000000000000000000
000100000000000011100011010000000000000000000000000000
000000000000010000000000001001001011111000000000000000
000000000000100000000000001011101010111100000000000000
001100000000001000000000000000000000000000000000000000
000100000000000001000010000000000000000000000000000000
000000000000000000000000001111111000101100000000000000
000000000000001011000000001011111000001100000000000010
110000000001100000000000000000000000000000000100000000
000000000001110000000011010111000000000010000101000000
.logic_tile 19 21
000000000001010000000000001000000000000000000101000000
000000101110000000000000001011000000000010000000000000
001000101000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000001
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000100000001010000000000000000000000000000000100000000
000000000000100111000000000011000000000010000010000000
000001000000010000000111100000000000000000000000000000
000010001010000000010010010000000000000000000000000000
000000000101110000000010000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 20 21
000011100000001101000111101011001101010100000000000000
000001000010000001000110010001011011011000000000000000
001000000000000111000111110111101100101100000001000000
000001000000001001100011111111001101111100000000000000
110011000001110111010000001001101011010010100000000000
110000100001010000000011000101111100110011110000000010
000000000110001111000011100101011001101000000000100000
000000000000001011000000001001011010100100000000000000
000000001011010011100011110001011000111000000000100000
000000000000101111000011010001001001111100000000000000
000000100000000001000000001000000000000000000100000010
000000000000001001100000000011000000000010000000000000
000110100000000000000010010000000000000000000100000000
000101001000000000000010111011000000000010000001000000
000000000000000001000000011000000000000000000100000000
000010000000000000000011011111000000000010000010000000
.logic_tile 21 21
000000100010000111100010010000000000000000000000000000
000001000001000111100011110000000000000000000000000000
001000000010000000000000000000000000000000000100000000
000010000000000000000000001001000000000010000000000100
010000000000000101100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000100000000
000000101000000000000000000001000000000010000000100000
000000000001000000000000000000000000000000000110000000
000000001010000000000000000001000000000010000000000000
000000000100000000000000000000000000000000000100000001
000000001110000000000000000101000000000010000000000000
000100001110000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
.logic_tile 22 21
000010000000000000000111110011100001000000110000000000
000001000000000000000110001001001100000000100000000100
001000000000100111000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
110000000000001111000000001101001110000110000000000000
110000000000001101000000001111011110000101000000000000
000000000001000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001111101000101000000000100000
000000000110000111000000001101111010100100000000000000
000000000010000001100000001111101110101011110000000000
000000001000000001000000000001001111011011110000000000
000000000000000001000111000000000000000000000100000000
000000000110001111100110000011000000000010000001000000
000000000000000011100111000000000000000000000100000000
000000000000000000100011010111000000000010000000000000
.logic_tile 23 21
000000100000010000000000010101000000000000001000000000
000001000000000000000011100000100000000000000000001000
001000000110010000000000000000000001000000001000000000
000001000000101001000000000000001101000000000000000000
111000000000000000000000000000001001001100111000000000
010000001110100000000010010000001100110011000000000010
000100000000000000000000000000001000001100110000000000
000100001010000000000011000000001111110011000000000010
000000000000000111100000011101100000000000110001000000
000000000000001111000011000001101001000000010000000000
000001000000001000000110000000000000000000000000000000
000010000000000011000100000000000000000000000000000000
000000100000100000000000000011000001000011000000000010
000001000000010000000011000011001110000001000000000001
000000000000000011010000001000000000000000000100000000
000000000100000000100011011111000000000010000010000000
.logic_tile 24 21
000010000000000000000011000000000000000000000000000000
000000000000000001000111110000000000000000000000000000
001000001010000011100110000011111111010100000000000000
000000000000001001100000001101011000011000000000000000
000000000000000000000010010111111001000010000001000010
000000001100000000000111110001011110000000000000100000
000000001001000000000111000001011010001001000001000000
000000000000000000000100001001111101001010000000000000
000000000000000000000111100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000101100001111110111001111101011000010110100000000
010000000000001111000100000111011001000000110000100000
.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001110000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000001010000000000000000000000000000
000001000001000000000000000000000000000000
000010000001010000000000000000000000000000
.logic_tile 26 21
000000000000000001000000000011011001010100110001000000
000000000110000000100011011001001000000000110000000000
001000000000001011100010100000000000000000000000000000
000000000000001111100100000000000000000000000000000000
010000000000001011100010000000000000000000000000000000
110000000000001011100000000000000000000000000000000000
000000000000000101100011101101011011001001000000000000
000000000000010111100010001001011010001010000000000001
000000001001010101100000001101100001000000100000000000
000000000000100111000010001111101010000000000010000001
000000000000000000000000000111000001000010100000000000
000000000000000000000000000001101010000001100001000000
000010100000000000000111100101000000000000110000000000
000001000000000111000000001011001100000001110001000000
110000000001110000000110000111100000000011000110000000
000000000000110000010000000111100000000010001100000001
.logic_tile 27 21
000001001010100000000000011001111001000000100000000000
000000000000000011000011101101011100000100100000000000
001000000110001111000110010001101001101000000000000000
000000000000000001000011110111111100100100000000000000
000010100000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000100111000111110000000000000000000000000000
000000100100010000000111100000000000000000000000000000
000000000000000000000000001101111001001010000000000000
000001000000000000000000001011111100001001000000000000
000000100000000001000000000000000000000000000000000000
000000000010001111000010000000000000000000000000000000
000000001110010000000000000101000000000001000110000000
000000000000100011000000000001000000000011000000100000
010000000010000000000000001001100000000010000110000000
110000000000000000000000000001000000000000000000000010
.logic_tile 28 21
000001000000000111100010000111111010101000000001000000
000010000000001001100010010101111011100100000000000000
001010100000101000000110010011000000000000000001000000
000000000100011111000010000011100000000001000000000000
000000000000001011100011101101001010001100000100100100
000000000000001011100011000001011000101101010000000001
000000000100000011100011100101111010101101010101000110
000000000000011111000110000101101101001100000000000000
000000000000101111000010011001001100001001000110000010
000000000001010101000110000011001001001010000000000001
000000000000001000000000010011101100101101010100100100
000000000000000001000011110101101101001100000000000001
000001000000000111000000001101101100001001000100000010
000010000010000000000000001001001001001010000000000010
000100100000000000000011101111101110001001000101000010
000001000000000000000011111001101001001010000000000000
.logic_tile 29 21
000001000000001000000010001001100000000000000000000000
000000101010000011000000000011000000000001000000000000
001000000001010101100011110000000000000000000000000000
000000000110000000000111000000000000000000000000000000
110000000000000000000000000101111001001001000000000100
010000001110000000000000000011111001001010000000000000
000000000000000111110000010000000000000000000000000000
000000000100000000100010000000000000000000000000000000
000000001000001000000000001000000000000000000100000000
000000000000001011000011110101000000000010000000000001
000000001110011000000000000000000000000000000100000000
000000000000000011000000001001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010011000011100101100001000000000000000010
000000000000000000100000001011001000000000010000000010
110000000000000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000100000000001100000000000000000000000000100000000
000011000000010000100000001101000000000010000001000000
000010100000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000101000000000000000000001000000000000000000100000001
000100101000000000000000001001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 31 21
000010000000000011100000010001000000000000001000000000
000001000000000111000011000000000000000000000000001000
001100000000000101000010000011100001000000001000000000
000000000000000000000100000000001110000000000000000000
010000001100000000000000000001101000000011110000000000
010000000000000000000000000000000000111100000000000000
000010001100000000000000001001000001000000100001000010
000000000000000000000011010001001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000100000001000000000000000000000000000000101000000
000010000110001111000000000111000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000111100000001000000000000000000100000000
000010000000000001100000001001000000000010000010000000
.logic_tile 32 21
000000000000000000000000010000000000000000000100000100
000000000000000000000011000000000000000010000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000101000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 21
000001110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000001001001000000000011001000011100000000000000
000000000000000011000010000001101001111100000000010000
001000000000010000000000000000000000000000000000000000
000000000000001001000011110000000000000000000000000000
110001000000001000000000000000000000000000000000000000
110010100000000011000000000000000000000000000000000000
000000000000000000000000000001101100101100000001000100
000000000000000000000000000101101000001100000000000000
000000000000001000000011101000000000000000000100000000
000000000000000001000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000000000001010011100000000000000000000000000100000000
000000001110000111100011100001000000000010000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000001000011100000000000000000000000000000000000
000001001100100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 3 22
000000000000000001100000001111011011001001000000000100
000000000000001001000010010101011100001010000000000000
001000000000000000000110101111101110001001000000000000
000000001010000000000000001001111100001010000000000000
110000000000001000000110000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000001000001100000000011111101101000000000000000
000000000000100000000010000101101011100100000000000000
000000000000000111000000000001011100101100000000000000
000000000000000000000011101101011001111100000000100000
000000000000000000000010011000000000000000000100000000
000000000000000111000110100111000000000010000000000000
000000000000001000000111100000000000000000000100000010
000000000000000011000100000001000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 4 22
000000000010001000000110000001011001001001000000000000
000000000000000011000011000001111101001010000000000000
001010100000010000010111011000000000000000000100000000
000001000000000000000011010011000000000010000000000000
110000001100000000000000000000000000000000000100000000
110000000000000000010000001001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000011100111000000000010000000000000
000000001100000000000000000000000000000000000100000100
000001000000000000000011101011000000000010000000000000
000000000010000101100000000000000000000000000000000000
000000100000000000110011110000000000000000000000000000
000000100010000000000010001000000000000000000100000000
000001000000001001000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000001101000000000010000000000000
.logic_tile 5 22
000110000101010011100010011001001010001001000000000000
000000000000100000100110010001011111001010000010000000
001010100000001011000111111001101110101000000000000000
000001000000000111100111110001111011100100000000000000
010010000000001001100000010101000001000010000000000010
010001000000000101000011110101001101000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000010001100000000000011111001000000000010000000000000
000000001000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000100100000000000000001001000000000010000001000000
.logic_tile 6 22
000000001110000111100000010000000000000000000000000000
000000000000001101000011010000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000010000000000011011111011101000000000000000
010000000000100000000010001101111101100100000000000000
001010100000100000000011000001000000000000100000000001
000001000000010000000111111101001101000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000100000000111100000000000000000000110000000
000001100000000000000111110001000000000010000000000000
000000100100000000000000000000000000000000000000000000
000100100001001001000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000100
.logic_tile 7 22
000000000000000000000011100101001110101100000001000000
000001000000000000000110101001101100111100000000000000
001100100000011000000111111011101110001001000000000100
000001000000001111000111111101011100001010000000000000
010000100000000000000111111001101100001001000000000000
110000000001011001000010000101111110001010000000000000
000000000000000001000000000001101110001001000000000000
000000000000000000000011111001111100001010000000000010
000010101110000111000111101000000000000000000100000000
000000000000001001000100000001000000000010000010000000
000000000000001001000000001000000000000000000100000001
000010100100001111000010010011000000000010000000000000
000000000000100111000111101000000000000000000100000000
000000000001010001000100001011000000000010000001000000
000000000100000000000000000000000000000000000100000000
000010100000000000000000000101000000000010000010000000
.ramt_tile 8 22
000000000001000000000000000000000000000000
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000001000100000000000000000000000000000
000010101110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001100000000000000000000000000000
000000000001100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 9 22
000001000000100000010010000000000000000000000000000000
000000001101011101000111110000000000000000000000000000
001000000000010000000000010011101111101000000000000000
000000000000100000000010001001111010100100000000000010
010001000000000000000000011101111010001001000000000000
010010000100000000000010001001101111001010000000000000
000010100000001000000000000001001100101100000000000000
000000000000000111000010111101001111111100000000000010
000001000010001011100000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000000000010000000000010010000000000000000000101000000
000000000000000000000111100011000000000010000000000000
000001001000000000000111111000000000000000000100000000
000010000000000000000111100111000000000010000000000000
000001000000000001000000001000000000000000000110000000
000010100000000000100000001011000000000010000000000000
.logic_tile 10 22
000001001000001001000011100101100000000010000000000000
000010000111010011000011110101001110000000000000000000
001011000000000000000000000111101000101000000000000000
000000001011010000000000001001111101100100000000000000
110000000101000001100000001000000000000000000100000010
110000000000000000000000000011000000000010000000000000
000000001101010000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
000000000001000011100011100000000000000000000110000000
000000000000100000100100000001000000000010000000000000
000001000001010000000000000000000000000000000000000000
000000100000100001000000000000000000000000000000000000
000000000000010111100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000111100000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.logic_tile 11 22
000010000110011001000111000101111111001001000000000000
000000000000000001000011111001101110001010000000000000
001000001110000111100000000001000000000000100000000000
000000001110010000000000000011001000000000000000000000
110000001000010001100000010001001010110011110001000000
010000000000101011000011000101101111010010100000000000
000001001110000000000000000000000000000000000110000000
000010000000000000000011001101000000000010000000000000
000000101000000011000111010000000000000000000000000000
000001000001000000000111100000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000010000001011000000000010000010000000
000000100000000000000111000000000000000000000000000000
000101000010000000000000000000000000000000000000000000
000000001100001011100000001000000000000000000100000000
000000000000000111100000000001000000000010000001000000
.logic_tile 12 22
000000100100110011100111111000000000000000000100000000
000000001011000111000110110111000000000010000000000010
001000001100000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
110001001000100000000000000000000000000000000100000000
010000000001001001000000000011000000000010000001000000
000000000000000000000000000000000000000000000100000100
000000000000100000000000001111000000000010000000000000
000010000000100000000000010000000000000000000100000000
000001000001000111000011110001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000001000100100000000000000000000000000000000100000000
000000000000010000000011101001000000000010000000000100
000000000001000011100000000000000000000000000100000000
000000000000100000000000000101000000000010000001000000
.logic_tile 13 22
000000001110100001100111010000000000000000000000000000
000000000000010000000111000000000000000000000000000000
001000000001001000000111110101011001001001000000000000
000000001110000111000111101101101101001010000000000000
010000000110010000010010100001011011111000000000000100
010010000001000000000011001111011100111100000000000000
000000000000001111100000010111011111101000000000000000
000000000100000111000011111011011010100100000000000000
000100000000000111100111001011000001000000010000000000
000000001101010000000100000101001001000000000000000000
000000000000000000000111100000000000000000000100000000
000001000110001111000000001001000000000010000000100000
000000000000000101010110000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000111101000000000000000000100000001
000000001000100000000000001001000000000010000000000000
.logic_tile 14 22
000001001000011001000110111011101010101000000000000000
000000000000001111100110111101111110100100000000000000
001000000000000001100000000101011100010100000000000000
000000000000000000000000001001111101100100000000000000
111001001110101000000011010001101101001001000000000000
010000101100110001000111100011001010001010000000000100
000000000001000111010111100001001111111000000001000000
000000000000000000100000000101111110111100000000000000
000001000101011111000111110001001101001001000000000000
000000000010101101110011110001001010001010000000000010
000001000001010000000111010000000000000000000100000000
000000000000100000000111010111000000000010000000000000
000101001010000111000111101000000000000000000101000000
000100000001000111100000000111000000000010000000000000
000000000000001011100000001000000000000000000100000000
000000001100000111000010001111000000000010000001000000
.logic_tile 15 22
000000000001001001000011011001111101001001000000000000
000000000000110001000110000011101010001010000000000000
001000000000100011100011111101101100001001000000000000
000010100011000000100010110111101100001010000000000000
110000000000000001100111101001001110111000000000000000
110000000000000111000111111111111010111100000000000000
000000000000101111100110000111101011111100000000000000
000000001001001111000000000001011101011100000000000010
000010000000101111000111001101101010000010000000000000
000000000000001111000100001001001001000011000000100000
000000000000000111100111000000000000000000000000000000
000010100000001111100000000000000000000000000000000000
000001000000010011000011110001101010010100110000000010
000010101100100000000110100001011110000000110000000000
000001100000001011010010000000000000000000000100000000
000010100000001111100100001011000000000010000000000000
.logic_tile 16 22
000010000110000001100000011111001110101000000000000100
000011101011000000000011001001011001100100000000000000
001000000000001000000111110111101000001001000000000000
000000000000000001000111110101111111001010000000000000
110000100001001101000111101001011111101100000000000000
010001000101101111000000000001011011111100000000000000
000110100001000111100111100011001010000110110000000000
000101000010000000000000000011001111001010110000100000
000101100000001011000111100011001110101000000000000000
000001000001010011100011101101111001100100000000000000
000000001100000011000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000001010000000000011000000000000000000100000000
000000000000100001000011100101000000000010000010000000
000000000000000000000011111000000000000000000100000000
000000000000000000000111011001000000000010000000000001
.logic_tile 17 22
000000000001000111000000000101101100110011110001000000
000000001010101001000011100101101100010010100000000000
001000000000000000000000001111000000000000100000000000
000000000000000111000011110111101111000000000000000000
110010100001001001100000001101011110111100000010000000
010000000100101111000010001001111000011100000000000000
000000000000000111110000010101111000111001000000000001
000001000000001001000010110001001010111010000000000000
000100101010100111100000000000000000000000000000000000
000001000001001001110010010000000000000000000000000000
000000100000000111000000001111000000000000100000000000
000000000000100000000000000011001111000000000000000000
000010001110100101100011000000000000000000000100000000
000000000001000000000111111001000000000010000000000001
000000000000001000000000001000000000000000000100000000
000000000000001101000010010101000000000010000000000000
.logic_tile 18 22
000000000010000111000011110101000001000010000000000000
000000000010010001000111111001101111000000000000000000
001100000000000000000010010101011110001001000000000000
000100001000100000000110111011101001001010000000000000
110011100000011000000111000101111001010110110000000100
010010000100000001000111011111111111011110110000000000
000000100000001111100011101001111010110011110000100000
000000000000000001100111110101101010010010100000000000
000000000001010011100111110001000001000000100000000000
000100000000100000000111110001001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000010010000000110101000000000000000000100100000
000010000001010000000000001101000000000010000000000000
000010000000000111000111100000000000000000000100000000
000000001110000000100000000011000000000010000001000000
.logic_tile 19 22
000000000000100111000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
001000000001000101100111010000000000000000000000000000
000010000000000000100011100000000000000000000000000000
110010100000000000000000001101000000000010000000000100
110000000110001001000000001001000000000000000000000110
000000001110000000010000011111001101001001000000000000
000000000001010000000011100001001011001010000000000000
000000000000011000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000101110000000000000000000000000000000000100000000
000011100010000000000000000001000000000010000000000010
000000000000000011000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000000
.logic_tile 20 22
000010100000101001000011100101000000000010000000000000
000001000000001101100110010001101100000000000000000010
001000000000000111000000010000000000000000000000000000
000000001000100000100011010000000000000000000000000000
010000000000000000000000011011111000001001000000000000
010000000001000000000010001101001101001010000000000000
000000000000000000000110000001101110000110110000000000
000000001010100000000000001001111110001010110000000001
000000001110011000000000000000000000000000000000000000
000000000000100011000011110000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 21 22
000000000000000001000000010111100000000000001000000000
000000000000000011000011110000000000000000000000001000
001000100001010000000000000101000001000000001000000000
000001000000000000000000000000101011000000000000000000
110000000000001000000011100111001000000011110000000000
010000000110001111000000000000100000111100000000000010
000000000001010001100000011001001000101100010000000000
000000001110100000000010111011011110101100100000000000
000000001010000000000111001001001011001001000000000000
000000000000000000000011110101001101001010000000100000
000101000000000001000011011000000000000000000100000000
000100100000001001100011100011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001100001111000010010011000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000001111000000001011000000000010000000000010
.logic_tile 22 22
000010100001100011100010010000000000000010000000000000
000001000000110000000111110011000000000000000000000000
001000000000000101100000001101111110001001000000000000
000000001000000000100000001111111000001010000000000000
010010100000101001100000000000000000000000000000000000
010011101011011101000000000000000000000000000000000000
000000101010000000000110000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000000100001000000000000010001111011101100000000000000
000001100000100111000010110101011110111100000000000010
000001000010000000000000000011011110001001000000100000
000000100101010000000000001001111000001010000000000000
001000001010000000000011000101000001000010000000000010
000000000001010000000010001111001110000000000000000000
001000000000000111100011110000000000000000000100000000
000000000000000000000111011111000000000010000000000000
.logic_tile 23 22
000000000000000000000110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000010001000000000000100000000100
000001000000000111000011111001101011000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000100000000000000001001111000101000000000000000
000000000000000000000010011101011110100100000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000100000000001000000001000000000000000000100000010
000001001100000000000000000011000000000010000000000100
000000000000001000000000000000000000000000000000000000
000100000110001111000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
.logic_tile 24 22
000010000000000001100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000100000001000000000000111101100101000000000000000
010000000110101111000000001111111011100100000000000000
110001000000000101000000010000000000000000000000000000
110000100001000000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000011000111010111001101111000000010000000
000000000000000000000011100101001000111100000000000000
000010100000000000000000000101101000000001110000100000
000100001000000000000000000001011101000011110000000000
000000000000001000000010010000000000000000000000000000
000000000000010011010010110000000000000000000000000000
000000000000000000000011001000000000000000000100000100
000000000000001011000000000111000000000010000000000000
.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 22
000010100000101001000111010101111100001001000001000000
000001000101001101000011000101001011001010000000000000
001000000000000111000000010011101011101000000001000000
000000000000000000100011100001011100100100000000000000
010000000000000011000111001101001001101000000001000000
010000001111001001000000001001011110100100000000000000
000000000000000000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000011001010000011000000000011001001101000000000100000
000010000000000000000000000001011110100100000000000000
000010100000000111000000001000000000000010000000000000
000000000011011011100000000001000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111010000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
.logic_tile 27 22
000000000011010000000111010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000101001100000000000000000000000000000000000
000000000000010001100000000000000000000000000000000000
010000000000000011000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001101000101000000001000000
000000001000000000000000001001011110100100000000000000
000100000000000000000000001000000000000000000100000000
000000000010000000000000001011000000000010000000000000
000000000001010000000000011000000000000000000100000000
000000000000000000000011000001000000000010000001000000
000010100000001000000000000000000000000000000100100000
000000001010001111000000000101000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
.logic_tile 28 22
000000001010001001000011101101011100101000000000000100
000000000110000011000011000101011000100100000000000000
001000000000000101000010100000000000000000000100000000
010100000000000000000000000001000000000010000010000000
110010000000001000000111000000000000000000000100100000
010001000000001111000100001101000000000010000000000000
000000000000000001100000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000001010000000000000010000000000000000000110000000
000000000000000000000011001001000000000010000000000000
000010000001010000000011101000000000000000000100000000
000000000000100000000100001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 29 22
000000001110010111000000010000000000000000000000000000
000000000000100000100011110000000000000000000000000000
001010000000011000000010010001111000000110000000000000
000000000000000111000111110001101100000101000000000000
010000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 22
000010100000000000000000000000000000000000000101000000
000001000000000001000000000001000000000010000000000000
001010000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
110010100000010000000000001000000000000000000101000000
010000000100000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 22
000000000000000011100111101011000001000010100000000000
000000000000000000000100001111001100000001100000100000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000010000000000001101000000000010000000000000
000000001110000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000000
000100000000000111000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000100000000
000000000000001011000000001001000000000010000001000000
.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 23
000000000000000000000111000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000001001000010000000001111000000000000000000
000000000000000000010000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000100000000000000000000000000000001000000001000000000
000100000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000010011000000000000000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 2 23
000100000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000100
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 23
001000000000000001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000000010001100111111001101111101000000000000100
000000000000000000000110001001101100100100000000000000
010000000000000000000011001001101101101000000000000000
110000000000000000000100001011001111100100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000100000000100011101101000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000000000000010000000000000000000000100100000
000000000000000000000100000001000000000010000000000000
.logic_tile 4 23
000011000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 23
000000000000001000000000011001100000000001010000000100
000000000000001111000011000101101101000010010000000000
001000000000000000000110000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
010000000000000000000000000000000000000000000100000000
010000000000000000000011000001000000000010000000000000
000010000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000010100000000000100011100000000000000000000000000000
000010100000000001000000001000000000000000000100000000
000000001010000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000100000000
000001001100000000000000001101000000000010000000000000
.logic_tile 6 23
000001000000000111100010011101101111001001000000000000
000010100000000000100010101001011000001010000000000000
001000000000000111000111010011111110110110000000000100
000100000000001001100110000001101011110101000000000000
110000000000000000000000000000000000000000000000000000
110000100000000000000010010000000000000000000000000000
000010000000000001000000001001011000101000000000000000
000010000000100011000000000001101111100100000000000010
000000000100000000000000010000000000000000000100000000
000000000000000000000011011011000000000010000000000010
000000000000010000000000011000000000000000000100000000
000000000000100000000011001001000000000010000010000000
000010100000000000000010001000000000000000000100000000
000000000000000000000011100101000000000010000000000000
000000000000000011000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
.logic_tile 7 23
000001000001000000010000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
001000000001010000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110100001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000110000000
000000000000100000000000001011000000000010000000000000
000001000000000000000111000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000011000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 23
001000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 23
000000000000001011100000011001101110101000000000000000
000000000000001011100010001111101110100100000000000000
001000000000000000000110000101101000110110000000000000
000000000000000000000000001111111110110101000010000000
010001001110000111100111000101111111011100100000000000
110000000000000000000100000101101110011100010000000000
000000001100000000000111001001011111101000000010000000
000000000000000000000011001011001110100100000000000000
000001001111010011100000010011100000000011000000000000
000000100000101001100011001111001101000001000000000010
000000000000000011000011000000000000000000000100000010
000001000000000000100000000001000000000010000000000000
000000001110101001000011010000000000000000000100000000
000000000001000011100111110011000000000010000000000000
000001000010000001000111100000000000000000000100000000
000000000000001001100100000011000000000010000000000000
.logic_tile 10 23
000100000000000000000000000000000000000000000000000000
000000001010001001000010000000000000000000000000000000
001000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
010010000000000001000000010001100001000000000000000100
010001000000000000100010000001101001000000010000000010
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000111000000000001000000100011
000000000000010000000000001101100000000000000000000000
000000000000010000000011000000000000000000000100000000
000010000000100000000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 23
000000000000010001000000010011011101101000000000100000
000100000110100111000011000101011100100100000000000000
001100000000001000000000000101011101001001000000000100
000001001010001111000000000001101100001010000000000000
010000001000000011010110000011000001000010000000000000
010000000000000000100000001111101000000000010000100000
000000000000001000000110001101100001000010100000000000
000000000110100001000000000101101101000001100000000000
000001000000000011100011100000000000000000000100000000
000000100000000000100100000001000000000010000000000000
000000000000000001000111000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000000000000100000000111000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000011000000000111000000000010000000000000
.logic_tile 12 23
000000001000000011100000011001111111011100100010000000
000000000000000000100010000111001000011100010000000000
001100000000011001000000000000000000000000000000000000
000100000001011011100011100000000000000000000000000000
010000101010000000000011000101001011101000000000000000
110000000000000001000010010111011100100100000000000000
000000000000001001100000000001111011111001000000100000
000000000000001011000000000111101010111010000000000000
000000001010000000000011100000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000110000001001000000111100111111101101100010000000000
000101000000101011000100000001101010101100100000000000
000000000010000011100000000011000001000000100000000010
000000000000000111100000001001101000000000000000000000
000000000000001101100011001000000000000000000100000001
000100000000001011100100001011000000000010000000000000
.logic_tile 13 23
000000000110110111000111110101111101101000000000000000
000000001000101001000010000111101101100100000010000000
001000100001010001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000111001001011111001001000000000000
110000000000000000000000000101011111001010000000000000
000100100000010001000000000000000000000000000000000000
000000000000001001000010110000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010001011111101000000000000000
000000000100001001100011001011011111100100000000000000
000010100000010101100000001001111010111000000000000000
000100000100100000100000000011001001111100000000000010
000001100001000000000010010000000000000000000100000000
000010000000000000000111001001000000000010000010000000
.logic_tile 14 23
000000000001000000000011111111101101001001000000000000
000000000000100000010111110101101110001010000000000010
001000000000000000000000000000000000000000000100000000
000000000001000000000000001001000000000010000000000000
010000000000000011100000000000000000000000000101000000
010000000110000111000000000101000000000010000000000000
000000000000000011000000000000000000000000000100000001
000000000001000000000000000101000000000010000000000000
000100001111000111000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000001010000000010011000000000000000000100000000
000000000000000000010011111011000000000010000000000100
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000010100000000011100000000000000000000000000000000000
000001000000000000100011100000000000000000000000000000
.logic_tile 15 23
000000100000000111100000001011011111101000000000000000
000000000000000000000010000101001110100100000000000010
001000000000011001100000001011111111011100100000000000
000000000000000001000000001011001110011100010000000000
110010001000000001100000001001100000000001010001000000
010000000010001001000000000001001110000010010000000000
000000000000000011000011000101101011110110000000000100
000000000000001001100000000001101110110101000000000000
000000000000100111100000010000000000000000000100000000
000000001011010000100011001001000000000010000000000000
000100000000001000000011000000000000000000000100000000
000101000000001011000100000101000000000010000000000000
000010100000000011110000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001110100000011001000000001000000000000000000100000000
000001000010000011100000000101000000000010000000000100
.logic_tile 16 23
000010001001011001100000011001101110010100110000000000
000000000000001101000010001111011100000000110000000010
001100000000010111000111001011101001110011110000000000
000100000010000000100100000111011001010010100000000000
111010000001110111000011000011101110000011010000000000
010000000000100000000000000101001111000011110000000000
000100000000000000000000000101011110100111110000000100
000100000100000000010000000001101100101011110000000000
000001000000001111000011100000000000000000000000000000
000010001100001011000110000000000000000000000000000000
000011100000100111100011100000000000000000000100000100
000011001111000101000100001011000000000010000000000000
000000000000000000000111010000000000000000000100000000
000000001010000001010111010001000000000010000001000000
000000000000100011100011001000000000000000000100000010
000000000001000011000100001011000000000010000000000000
.logic_tile 17 23
000001000000000000000000000000000000000000000000000000
000010100001001011000010000000000000000000000000000000
001000000000000011100111011001111111001001000000100000
000000001000000000100111111101101111001010000000000000
010001000110010000000111000011101101010100000000000000
110000000011010000000100000001001110011000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010000001000000000010000010000000
000000000000000111000000001000000000000000000100000000
000000001000000000000000001111000000000010000001000000
000110100000000101100000001000000000000000000100100000
000100101000000000100000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000001001000111011000000000000000000100000000
000000001010011011100011001001000000000010000000000000
.logic_tile 18 23
000000000000001000000010001101100000000010100000000000
000000000010001111000111101101001110000001100000000000
001000000000111000000000001001001111001001000000000000
000000000001010001000000000111001111001010000000000010
010100000000011000000011101101011101010100000000000000
010110100000000001000100000001011100011000000000100000
000001000000000000000110100111101110010110110000000000
000010000000001001000000000011011111011110110000000010
000011100000000111100011101011100000000010100000000000
000011100000000000100100001011001110000001100000000000
000000000000000001000111000000000000000000000100000100
000000000000000111100111111001000000000010000000000000
000000001000000111000110100000000000000000000100000000
000000000000000000100010011101000000000010000001000000
000000000000001111100000010000000000000000000100000000
000000000000001101100011011011000000000010000000100000
.logic_tile 19 23
000010000000000001100011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000001101101100101000000000000000
000000000000000000000000000101101110100100000000000000
010000000000000000000111100000000000000000000000000000
110100000000000000000100000000000000000000000000000000
000001000000000000000010000011101110101011000000000000
000010000000001001000100000001101001111111000000000000
000100000000001000000000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001110000001000000000000000000000000000100000000
000000000000001001000000000001000000000010000010000000
000000000001000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
.logic_tile 20 23
000000000000000000000010011011011010000110000000000000
000000000000001111010011110101111111000101000001000000
001001000000000001100011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
110000000000001101000011100000000000000000000000000000
000000000000000011000000001001000001000010100000000000
000010000000000000100010011011001100000001100000000000
000000000010000000000110011101001000101000000000000000
000000000000000111000011011011011100100100000000000010
000000000000000111000110000011000001000010100000000000
000000000000000000000010010111101011000001100000000000
000000100000000000000010000001101010010100000000000010
000001000001011001000000001001011100011000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000001001000000000010000000000000
.logic_tile 21 23
000000000000001000000000001111111111101000000000000000
000000000000000001000011101011011100100100000000000000
001000000000000011000111010000000000000000000000000000
000001000000000000100111110000000000000000000000000000
010010000100000000000011101011000001000010100000100000
010001000000000111000000001101001111000001100000000000
000000000000000000000110001001001011110010100000000000
000000001000000000000000000001011001110000000000000010
000001000000000011010000011000000000000000000100000010
000010000001010000000011011001000000000010000000000000
000000001000000000000000010000000000000000000100000010
000000000010001001000010000101000000000010000000000000
000000001101000000000000010000000000000000000100000000
000000000000100000000011101011000000000010000000000000
000000000000001000000111010000000000000000000100000000
000000000001010111000011001111000000000010000000000000
.logic_tile 22 23
000000000000000000000000000101100000000000001000000000
000000000001010101000011100000000000000000000000001000
001001000000000000000000010000000000000000001000000000
000100100000001001000010000000001111000000000000000000
111010000000000000000000000000000000000000001000000000
010001000000000000000000000000001000000000000000000000
000000100000001000000000000000001000111100000000100001
000000000000000001000000000000000000111100000000000000
000000000000000111000000001000000000000010000000000000
000000000000000000000011100001000000000000000000000000
000100000000001000000000000001111100001001000000000000
000000000000001011000000000111101100001010000000000100
000000000000001000000000000000000000000000000100000000
000000000000000111000010011001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 23
000000000110000111000000001111001101101100000000000001
000000000000000000100000001011001110111100000000000000
001101000000000000000111100101101011000001110000000000
000110001100000000000100000101011101000011110000000000
110000000000000000000010000001111100001001000000000000
110000000000001101000000001011101100001010000000000000
000000100000000101110000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000001110001001100000010000000000000000000000000000
000000000000000011000010110000000000000000000000000000
000100000110000001000010000000000000000000000000000000
000100000000000000100010010000000000000000000000000000
000000000000101000000010000000000000000000000000000000
000000000001011011000100000000000000000000000000000000
000000000000000011100000000000000000000000000100000010
000000000001010000100000000001000000000010000000000000
.logic_tile 24 23
000000000000000101100000001011000001000010000000000000
000000000000001111100010000001001011000000000000100000
001001000000001000000000001011100000000010100000000100
000010000000001101000000001101001101000001100000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000101000000
000000000010000000000111111111000000000010000000000000
000000000000101011000010000000000000000000000100000000
000000001101001011000100000001000000000010000000000010
000100000000100011100000001000000000000000000100100000
000100000001001111000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000100000000000000000000010000000000000000000100000000
000100000000000000000011000001000000000010000000000010
.ramb_tile 25 23
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000101000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000100000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 26 23
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001100000001010111000000011111001110001001000001000000
000000000000000000000011010001011100001010000000000000
110000000000000000000000001000000000000000000100000010
010000000000000000000000001001000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000100000000
000000000000000111000011100011000000000010000010000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000000111000000000010000000100000
000000001010000001000010010000000000000000000000000000
000000000000000000100111110000000000000000000000000000
000010000100001000000000000000000000000000000110000000
000001000000000111000000001111000000000010000000000000
.logic_tile 27 23
000000001000000000010000001101001010110010100001000000
000000000000001001000000001001011101110000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000001000000000000000000000000000000100000100
110000000000000111000010000001000000000010000000000000
000100001000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 23
000000000000000000000111101011001010101000000000000000
000000000000000000010100000011111111100100000000100000
001001000000000011100000001101101110001001000001000000
000100101100000000010011101101011011001010000000000000
110000000000100000000000001001001010101000000001000000
010000000001000000000010011001111111100100000000000000
000000000000010001100000001000000000000000000100000000
000000000000000000000010010001000000000010000000000000
000000000000000111100110011000000000000000000100100000
000000000000000000100011101011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000001001000010110011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 29 23
000000000000000101000110000001000000000000010000000000
000000000000000000000011100111001100000000110001000000
001000000000000000010011010001001011001001000101000111
000000000000000000000110000011101001001010000000000000
000010100000000011000110100000000000000000000000000000
000001001000001111000100000000000000000000000000000000
000000000000000000000011000101001011001001000100000100
000000001000001111000100001001101001001010000000000110
000000000000011001100000010000000000000000000000000000
000000000000001011000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111000000001101011011001001000100000010
000001000000000000000000001001001011001010000011000000
000000000000000000000000001011001011001001000101000010
000000000000000000000000001011101001001010000010000000
.logic_tile 30 23
000000000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001010100000000000000010010000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100001010000000010000000000000000000000000000000000
000100000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000001000001000000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.logic_tile 31 23
000000000000010000000000000000000000000000000000000000
000100000000100000010000000000000000000000000000000000
001000000000000000000000001000000000000000000110000000
000000000000001001000000000111000000000010000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001001101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000001000000000000000000110000000
000000001110000000000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 32 23
000000000000000000000000011000000000000000000101000000
000000000000000000000011000001000000000010000000000000
001000000001000000000000001000000000000000000100000000
000000000000001101000000000111000000000010000000000100
010000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
.io_tile 33 23
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000010010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000110000000000000011000000000000000000000000000000
000010100000000001000000001000000000000000000101000000
000001000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 24
000000000001000000000000001000000000000000000100000100
000000000000000111000011100001000000000010000000000000
001000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
010000000000000000000011000001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000011101101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000111000000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000100001010000010000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
.logic_tile 3 24
000000000000001000000000001000000000000000000100100000
000000000000001111000000001011000000000010000000000000
001000000000000011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000100000000
010000000001010000000000001101000000000010000000000010
000010100000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000100000010
000100000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 24
000000000000000000010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000101000000
110000000000000000000000000001000000000010000000000000
000010000011010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000010000000000000011001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
.logic_tile 5 24
000000000000000101000011001001011000001001000000000000
000000000000001001100110000111111000001010000000000000
001000000000000011100010001001011001010100000000000000
000000001110000000000110010001111001011000000000000000
010000000000000001110010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000101000001000000010000000000
000001000000000011000000000001001010000000110000100000
000100000000000000010000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000001110000111000000000111000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000100000000011000000000011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
.logic_tile 6 24
000001000000001000000000010000000000000000000000000000
000010000000000101000011010000000000000000000000000000
001000100000001001100111000000000000000000000000000000
000001000000001111000100000000000000000000000000000000
010001000000000000000000000001101101101100000001000000
010010100000000000000000000001001011111100000000000000
000000001000000000000011000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000000001010111000111001011001111101000000000000000
000000000000100000000000000011001101100100000000000000
000000000000100001000000001000000000000000000100000000
000000000000010000010000000001000000000010000000000010
000000000000000000000000001000000000000000000110000000
000010000100000000010000001001000000000010000000000000
.logic_tile 7 24
000000000000000011100011001001001010001001000000000000
000000000010000001100111101101101010001010000000000010
001010000001000101100111001011101010101000000001000000
000000000000100000100100000101101010100100000000000000
110000000001110111000000001001011000101000000000000100
110000000000101001000000000101011000100100000000000000
000000000000001101000010100000000000000000000100000000
000000001100000011100100000011000000000010000010000000
000010100000000111100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000000110000000000000001000000000000000000100100000
000000001110000000000010010001000000000010000000000000
000010100100000000000011100000000000000000000110000000
000001001010000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000100000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 24
000000100000000000000011000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000001100110001011011001101000000001000000
000000000000001011000010011001011010100100000000000000
110000001000100000000000000000000000000000000000000000
010000000001011001010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000000001001101000111000000010000000
000000011000000111000011000001011111111100000000000000
000100101001000011000000001001011001101000000000000000
000100000000000000000000000011111010100100000000000000
001000000010000000000110100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 10 24
000010000001000000000110000000000000000000000000000000
000001000000100000000011100000000000000000000000000000
001000000000000000000011000111011101001001000000000000
000000000100010011000100001001001001001010000000000010
010010100001011000000000000000000000000000000000000000
010011000110101111000000000000000000000000000000000000
000000000010100000000000000011000000000010100000000000
000001000001000000010000000101101111000001100000000000
000010000000001000000000001000000000000000000100000000
000100010000101111000011100001000000000010000000000000
000010100100001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000110100011010000000000000000000000000100000010
000000000111000000100010000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 11 24
000110100001001001000010001101101100001001000000000000
000101000100000011000111101101111001001010000000000000
001100001000010111000000010001001000101000000000000100
000001000000100000000011101001011000100100000000000000
110000000000011001000010000000000000000000000000000000
010010000000100001100011100000000000000000000000000000
000000001000001101000011101001101010111000000000000000
000000000000100101100111011111111010111100000000000010
000000000000000000000010011101101010101000000001000000
000000010100010000000111100101011010100100000000000000
000000000000000000000000000000000000000000000100000100
000000010001000000000000001111000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000101000000000011110001000000000010000000000100
.logic_tile 12 24
000000100000000000000011111011100000000010100010000000
000010000100001111000011011101001000000001100000000000
001001000000010111100011110000000000000000000000000000
000000001110101001110110110000000000000000000000000000
110001001001000011100110001011111001010100110000000000
010010000000100000000010010001111010000000110000000010
000000000000000011000110001011101000101000000000000000
000000000000000000100011101101011100100100000000000000
000000001011010011100000010001000000000000100000000000
000000010000000000000011101101101010000000000000000000
000010000010000001000111001000000000000000000100000000
000000010000000111100000000001000000000010000010000000
000010000001000000000000001000000000000000000100000001
000000001010100000000000001001000000000010000000000000
000000000000000000010000000000000000000000000100000000
000000000110000000000000001101000000000010000000000000
.logic_tile 13 24
000010000111111111100010001001001101110100010000000000
000001000000101011100011010101111001110101100000000000
001000000000001111000111010001001010111000000000000000
000000000000000101100011101101101110111100000000000010
110000000000001111100011110011011010101000000000000000
010000001100000001000011111111001011100100000010000000
001010000000000011100000000111101110101100000000000010
000000001010001001000000000001101011111100000000000000
000000000000000011010111101101011001111000000000000010
000000010100000000100011100001011101011000000000000000
000000000100010000000000000000000000000000000000000000
000100010000000000000011110000000000000000000000000000
000001000000001001000111000000000000000000000100000000
000000000000000011000100000001000000000010000000000000
000000000000000000000011001000000000000000000100000001
000000000000100000000100000001000000000010000000000000
.logic_tile 14 24
000000000001000000000110001111001100010100000000000000
000000000000100001000010111001001000011000000000000000
001000000000000000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
010001000101010000000011100001011101111000000000100000
110010100000101001000100000011111010111100000000000000
000000100000001101100011001011011010101000000000000000
000000000010001011100000000011111010100100000000000000
000000000000001001000000010000000000000000000000000000
000000010000000001100011100000000000000000000000000000
000000000000000001000010001111001000101100000000000010
000000000001000000100100000101111100111100000000000000
000000000000001000000110101000000000000000000100000000
000000000100001111000100000001000000000010000000000010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 24
000001000000011011100110001101100000000010000000000000
000010100000100001100010111011100000000000000000000000
001000001100001001000111101111000000000010000000000000
000000001100000001100111111101101000000011000000000000
010000000000100001100010001001111000011011110000000000
110000000000000000000000000001101101010111110000000100
000000100010000001000011100011100000001111000000000000
000000000000001011000010010000100000110000110000000000
000000000000000001100010011111011111110110000000000000
000000010000000000000011111001011011110101000000000000
000011000110000000000010010001011111111000010100000000
000000001010000000000110000001001101010100010110000000
000000000000000000000010001001011010101101010100100000
000000010001011011000100000101101010001100000100000001
110001010000000001100110000001011110101101010100000000
000000101100010000000011011011111100001100000100000000
.logic_tile 16 24
000011100000100000010010000000000000000000000000000000
000001000010010000000111110000000000000000000000000000
001100000011110000010000000101101110010100000000000100
000100000001010000000000001001111110011000000000000000
010000000100001000000010000101101110001001000000100000
110000000000001101000100001001001111001010000000000000
000100000000001000000110000000000000000000000000000000
000100001110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000111000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110001001000010001000000000000000000100000000
000000000100001011000000001111000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000001010000000100000101000000000010000000000000
.logic_tile 17 24
000000000000000001100111100101001111111000000000000000
000010000001000011000110101001111110111100000000100000
001000000000010001100000010011101011101000000000000000
000000001100000000000010101001111010100100000000000000
110000001001001000010010010000000000000000000000000000
110000000000001011000111100000000000000000000000000000
000000000000000111100111101001101100001001000000000100
000000000001000111000100000001101100001010000000000000
000010001100100001000011000001001011101100000000000000
000000010001011001100000000001001011111100000000000000
000100100001010000000011101000000000000000000100000000
000100000000000000000010001011000000000010000000000000
000001000000000000000011001000000000000000000100000000
000000101010000000000110000101000000000010000000000001
000000000001010011100000000000000000000000000100000000
000100001001010000000000001011000000000010000010000000
.logic_tile 18 24
000000000000000111100011110001101110001001000000000000
000000000110001101100111101011001111001010000000000000
001110000000000011000110100001101010111001000000000000
000001000000000011100100001001001101111010000010000000
010000000001010111000000000000000000000000000000000000
010000001100100000110000000000000000000000000000000000
000000000000000000000000000011011101101011000000000000
000001000000000111000000000001001100111111000000000010
000010100000001000000111010001100001000010000000000000
000000011010000001000011010001101100000000000000100000
000100000000000011100000000000000000000000000000000000
000100001010011111100000000000000000000000000000000000
000000000101001000000111000000000000000000000000000000
000000010000111011000000000000000000000000000000000000
000000001010100000000000001000000000000000000100000010
000000000001000000000000000101000000000010000000000000
.logic_tile 19 24
000000100000101111000111100001000000000010100000000010
000000000000001011100111100111001100000001100000000000
001000001100001111100000001111111001010100000000000000
000101000110001011000000000011101010011000000001000000
110100000000000111100000000001011011001001000001000000
010100000000001001000000000001101010001010000000000000
000000001000010011100000000011101001101000000001000000
000000000000101001100000000101111010100100000000000000
000000000000100000000011110000000000000000000100000000
000000010000011001000011000101000000000010000000100000
000010000000001001100000001000000000000000000100000000
000000100000000011000011100001000000000010000000000000
000000001100000011000000001000000000000000000100000000
000010010001000000100000000011000000000010000001000000
000000000000000000000010000000000000000000000101000000
000000000000000000000100001011000000000010000000000000
.logic_tile 20 24
001000000000001111100000010001000000000010000000000000
000000000000000011000010001001001000000000000000000010
001000000000000000000000001011101100101100010000000100
000000000000001001000000000101101010101100100000000000
110000000000001011000000000011011101001001000000000000
110000001110000011000000000101101110001010000000000000
000000100001001000000010011101100000000010100000000000
000000000000000001010110001101101111000001100001000000
000000100000001000000010001000000000000000000100000000
000001010000001011000100000011000000000010000000000000
000010000000100011100000000000000000000000000000000000
000010001111010111000011010000000000000000000000000000
000010000000000000000010001000000000000000000100000000
000011000000000000010110000001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 21 24
000001001110010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000001000000000010000000000000000000100000000
000000010000000111000011100011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000100010000100000000000000000000000000000000000000000
000011100110100000000000000000000000000000000000000000
000110110001010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000010000000010011111000000000010000000000000
.logic_tile 22 24
000000000001010011100011011001000001000001010000100000
000000001000001001100011000001101011000001100000000000
001000000010001111100000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
010000000000000011000010010000000000000000000000000000
010000000000000000100111110000000000000000000000000000
000000000000010000000111100001000000000010100000000010
000010100010001001000000001101001100000001100000000000
000000000000001011100000000001011000000110110000000000
000000010000000011000000001101001100001010110000000000
000001000000001000000000001101001100101000000000000000
000010110100001111000000000101001100100100000001000000
000000000000000000000000001000000000000000000101000000
000000010000010000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 24
000100000010000111100000001101111001101000000000000000
000100000111001001000000001001111011100100000000000000
001000000000001000000011110000000000000000000110000000
000000000000001011000011010001000000000010000000000000
110010000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000000010000000000010010000000000000000000100000000
000000000100000000000110111011000000000010000001000000
000101000001010000000111110000000000000000000101000000
000000010000000000010011100001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000010
000000100001000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 24
000000000000100001000011001001101000101000000000100000
000000000001010000000000001001111100100100000000000000
001100001100000000000010110000000000000000000000000000
000000000000000111000110000000000000000000000000000000
110000000000000000000000001011101111001001000000000000
110000000000001111000000001101001100001010000000000010
000000000110000000000110000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000100000001111100000001000000000000000000101000000
000001010000000011100000000111000000000010000000000000
000000000000000011000000000000000000000000000110000000
000000000000000001000000000011000000000010000000000000
000011100001001000000010001000000000000000000100000000
000011100110100011000100000001000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 24
000000000000100001000000001011001011101000000000000000
000000000000010000100000000001001001100100000000000001
001000001000001000000000000000000000000000000100000000
000000000100001101000010010001000000000010000001000000
110000000000000000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000001010111010000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000111100000000000000000000000000000
000000010000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 24
000001000000001001000011101001011111000110000000000000
000010100000000001100000001101011100000101000000000000
001110100001010001100110000000000000000000000000000000
000101001000000000000000000000000000000000000000000000
110000001110000111000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000001100000000000011101111111101010100000000000000
000000000000001101000011110001101111011000000000100000
000000001010000000000000000001101001101000000001000000
000000010110001001000011100011111101100100000000000000
000000000000001000010000011111000000000010100000000000
000000000010001111000011000101001001000001100000000000
000000000000000011000000000101000000000001000000000000
000000000000000000100000000001101010000011000000000000
000000000000000000000110111000000000000000000100000000
000000001100000000000111001101000000000010000000000000
.logic_tile 28 24
000100000110000111000000010000000000000000000000000000
000000000000010000100011110000000000000000000000000000
001100000100000111000000000001111101011100100000000000
000010000000100000100010010001111000011100010000000000
010101000000000001100000000000000000000000000000000000
010010001011010000000011010000000000000000000000000000
001000000000000000000000000011001011110110000000000100
000000000000001111000000001101101000110101000000000000
000000000000100000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000100000000000000000011000000000000000000100000000
000001000000000000000011000101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 29 24
000000000000000001000000000001101011000110110000000100
000000000010001011100010000001011011001010110000000000
001000000000000111100111110111100001000001010000000100
000100000000000000100011110001101001000010010000000000
010000000000001000000110111011111011101100010000000000
010000000000000011000110001001101011101100100000000000
000000100000001000000111000000000000000000000000000000
000001000000001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110110000000000000000000000000000000000000000000
000000001010000000000011000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000011110000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000100000000000000110100000000000000000000100000001
000001000000000000000000000101000000000010000000000000
.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
001000000000000011100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
.logic_tile 31 24
000010100000000000000000001011100001000000010000000100
000001000000000000000000001001101000000000000000000000
001000000000000011000000010000000000000000000101000000
000001000000000111100011011111000000000010000000000000
110100000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000100000000
000000000000000000000011000111000000000010000000000001
000000000000000000000011111000000000000000000100100000
000000010000001001000011101011000000000010000000000000
000000100000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000000001000000000010000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010100000000000000000111000000000000000000000000000000
110100000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000100000000
000000010000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 25
001000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001011000000000010000000000000
000001000000000000000010000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 25
000000100000000000000000011000000000000000000110000000
000000000000000111000011011011000000000010000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000001
010000001000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 25
000100000000000000000011000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100100000
010000000000000000010000000111000000000010000000000000
000001000000000000000000000000000000000000000100000100
000000100000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000011000000000000011111011000000000010000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000011000000010000000000000000000000000000
000000000000000000010010110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000001001000000000010000010000000
.logic_tile 5 25
001000000000100000000000000000000000000000000000000000
000000000001011111000011110000000000000000000000000000
001000000000000101000000001001001111000110000000000000
000000000000000000100000000001001110000101000000000000
111000000000010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000010000000000000000000000001000000000010100001000000
000001000000000000000000000111101111000001100000000000
000000000000000000000000010000000000000000000100100000
000000010100001111000011101111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001001000111000000000000000000000100000000
000000000000001111000110000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000110001111000000000000000000000000000000000000
.logic_tile 6 25
000000100001000000000110100111101001111001000000000100
000001000000000000000100001111111001111010000000000000
001001000000001000000000000000000000000000000100000000
000000100000001101000011001101000000000010000000000000
010100000000000000000111110000000000000000000000000000
110100000000000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000010001010000100000000111000000000010000001000000
000000000000000011110000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000011100000011000000000000000000110000000
000000000000000000110010010011000000000010000000000000
.logic_tile 7 25
000001000000000101100111010101011000010100000000000100
000000100000001001000010001001101010011000000000000000
001000100000010001000011100001011101001001000001000000
000011101000000000100100000001001001001010000000000000
010100000001011011000111001011000001000010100000000000
110100101101100111100111010101101100000001100000000000
000000000001000011000000000000000000000000000100000000
000000000000001111000000000101000000000010000010000000
001100000110000000000011100000000000000000000000000000
000100011100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000000
000000000000100001000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001110000000000001000000000000000000100000000
000000000000010000000000000101000000000010000000000000
.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 25
000000000001010001000011110001001111101100010001000000
000000000000000000100111111001111010101100100000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
001000000000000011000000000000000000000000000100000000
000000001010000000100000000001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 25
000011100000000001000110100000000000000000000000000000
000000100000100001100000000000000000000000000000000000
001100000001011001100000000001001011001001000001000000
000000000000001011000000000001001011001010000000000000
111100001100000111000000001001100000000010100000000010
110000000000000000000000001111001010000001100000000000
000000000000000000000110000101101011001001000001000000
000000000000000000000011011001101011001010000000000000
000000001110010000000000000000000000000000000110000000
000000010000100111000000000011000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000010000000000110111000000000000000000110000000
000000000000000000000111010001000000000010000000000000
000000000001010000000011000000000000000000000100000000
000000010000000000000100001111000000000010000000000000
.logic_tile 11 25
000000001110001111100000010111011111001001000010000000
000000000010000111100011011001111011001010000000000000
001100000000000000000011000111101011000010000000000000
000000000000000000000010010001001100000011000000100000
110001000000000001000000000000000000000000000100000000
010010001011000000110000000001000000000010000000000001
000010001110000000000111001000000000000000000100000000
000000000010000000000000001001000000000010000001000000
000000000110000000000000010000000000000000000000000000
000000111100000000000011100000000000000000000000000000
000110100000010011110010001000000000000000000100000000
000001001001100000100100001011000000000010000000000000
000110100110010000000000011000000000000000000100000001
000001000000000011000011001001000000000010000000000000
000000000010100111000000000000000000000000000100000000
000000000001000000000010000111000000000010000000100000
.logic_tile 12 25
000110000000000111100000000000000000000000000000000000
000001001010000000100010010000000000000000000000000000
001000001110010000000111101101100000000000000001000100
000000000000000000000111000011000000000001000000000010
010000001000110000000000000000000000000000000000000000
010000000100010001000000000000000000000000000000000000
000010000000000011100010000101101101110110000000000000
000000000000000000100000000001111001110101000000000001
000010000010000000000000011111111111111000000000000000
000001010010010000000011100011101001111100000000000010
000000000000001001000000000000000000000000000100000000
000000000100001011100000001111000000000010000000100000
000010100001110000000000000000000000000000000000000000
000001000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000001000000001111000011000101000000000010000000100000
.logic_tile 13 25
000000000000000111100111001001000001000010100000000100
000000001110100000100000000101001011000001100000000000
001010000000000011000011110011100000000010000000000001
000000100000001001100111110101100000000000000000000110
110001000000001000000010000101000001000000100000100000
110000000000000111000110010011101001000000000000000000
000001000000101111000011111011100001000001010000000000
000010100001001011000111110101001001000010010000000000
000000100000101000000110011011001000101000000000000010
000001010000011111000011000001111110100100000000000000
000110100000001000000000001101001101111000000000000010
000100000000000011000011101101111000111100000000000000
000001000000000111000111000000000000000000000000000000
000010101100000000100100000000000000000000000000000000
000000000000000000000000011000000000000000000101000000
000000000000000000000011011111000000000010000000000000
.logic_tile 14 25
001100100100000001100000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
001000000000001111000000010011111001001001000000000000
000000000001001101000011101011111101001010000000000000
010001000000000000000010001001001110111000000000000000
110010001100000000000000000001011110111100000000000000
000000000000000000000000001111000000000001000000000000
000000000000000000000000000001100000000000000010000000
000000000110000000000111110000000000000000000100000000
000000010000000000000111111011000000000010000000100000
000000000001010111100111101000000000000000000101000000
000000001000100000110110100011000000000010000000000000
000000000110110001000011100000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 25
000000000000000011100111100101100000000000001000000000
000000001100000000000010010000100000000000000000001000
001010100000000000000010110101100000000000001000000000
000000100000000000010011000000001001000000000000000000
010000000110000000000000000001101000000011110000000000
010000101111000000000000000000100000111100000000000000
000000001101000101000111101001100000000010100001000000
000000000000100011000010100101101000000001100000000000
000001000000000000000000001000000000000000000100000000
000010110000000000000000000111000000000010000000000010
000000100000100111000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000001000110000000000000001000000000000000000100000000
000010101100000000000000001101000000000010000000000010
000100000000010001000000001000000000000000000100000000
000100000000000000100000000011000000000010000000000010
.logic_tile 16 25
000100001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001100000000100000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
010000000000000000000010001000000000000010000000000000
110010100001000000000100001111000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000001001101000000000010000000000000000000000100000000
000000110000100000000100001111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111101000000000000000000100000000
000000000001100000000000000111000000000010000010000000
000000000000000001000110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
.logic_tile 17 25
000000000001001001000111100101001001001001000000000000
000000000100101111000011011001111001001010000000000000
001010100000001001100011011111000001000000100000000000
000011100000000111000111110001101011000000000000000000
010001100000001000000011101101001100000011010000000100
110000000000000001000011110101011101000011110000000000
000000100000001111100000011001111100101000000000000000
000001000000001111000011110101001001100100000000000000
000000000000000000000111110011111111101000000000000000
000001011010000000000111110001001110100100000000100000
000000001010000101100010000011111111001001000000000000
000000000000001111000011110001101110001010000000000000
000010100010000101100110000001111101011011110000000000
000001000001010001000000000111111001010111110000000001
000000000000000001000000000000000000000000000100000000
000001000000001111000000000111000000000010000000000000
.logic_tile 18 25
000100000000000111000011100001111000001001000000000000
000100000110000000100010000011101110001010000000000000
001000000000100111000110010001101101110110000000000000
000000000000000000000010001001111011110101000000000000
010000000000000000000000001001011100111000000000000100
010001000000000000000000001101001111111100000000000000
001000000000000000000011010000000000000000000100000000
000000000000000000000111011111000000000010000000100000
000000001010001000000011110000000000000000000000000000
000000011100001111000010100000000000000000000000000000
000000100000010001000000001000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000010100000000111100010001000000000000000000100000000
000001000000000000100011100111000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000001000001111100000001011000000000010000000000000
.logic_tile 19 25
000101000000001011110111101001001110101100010010000000
000010000000000011100000001101001111101100100000000000
001010000000000000000000010000000000000000000000000000
000010000000000000000010110000000000000000000000000000
110000000000000101100000001101101110011100100000000000
010000001010000000100000001011001000011100010000000000
000010000000011000000010000001101011111000000000000000
000000000000100001000100001001101110111100000000000001
000010101110100011000000010000000000000000000100000000
000000010001000111110011010011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000010000011000000000010000000000000
000010100100000000000010000000000000000000000000000000
000111101010000001000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001001000111000000000000000000000000000000000000
.logic_tile 20 25
001000000100000111100111000000000000000000000000000000
000010100001010111100111100000000000000000000000000000
001001000000000011000110001001001110101000000000000000
000010100000000111100011100001111010100100000000000000
010010100000000001100011101001101010101000000001000000
110000000110000111000011011001111000100100000000000000
000000000010000000000000010101001111000011010000000100
000000000000000000000010000001001111000011110000000000
000001001000000000000000001101101010101000000000100000
000010010000000111000000000001111000100100000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001001000000000010000000100000
000010100000010001000111100000000000000000000100000000
000000000000000000100100000011000000000010000000000000
000000010110000000000000011000000000000000000100000000
000000101000000000000011010011000000000010000000000000
.logic_tile 21 25
000010100000000000000000011001111011101000000000000000
000000000000000000000011111101011010100100000000000100
001010100001110111100000001000000000000000000100000000
000001001011010000100000000101000000000010000000000010
010010000000000000000000000000000000000000000100100000
010001000000000000000000000011000000000010000000000000
000000000110001011000110010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000010000000000000000000010000000000000000000100000010
000001010000000111000011101011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000000000001000000000000000000100000010
000000001100000000000000001011000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000001010000000000010001111000000000010000000000000
.logic_tile 22 25
000010000000001001000000001101011011001001000000000000
000100001110000001100000000101011001001010000000000000
001000001110000000000000000001001111111000000000000100
000000000000000000000011010001001100111100000000000000
110000000000001000000000000000000000000000000000000000
110100000000000111000000000000000000000000000000000000
001001000000000001100000000000000000000000000000000000
000000100000000011000011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000001010001000010000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000010
.logic_tile 23 25
000100000000000000000000010000000000000000000000000000
000100000010000000000011100000000000000000000000000000
001000000000010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110011101010100101100010110000000000000000000000000000
110011000000000000100111000000000000000000000000000000
000000001110000000000110001101101001101000000001000000
000000000000000000000000001001111100100100000000000000
000110000000000000000000000111111100001001000000000000
000000011010010000000000001101101010001010000000100000
000000000000000001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000111010000000111100000000000000000000000000000
000100000000100000000100000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000001000000000010101101000000000010000000000000
.logic_tile 24 25
000010100000001000000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
001000000000001001000000001101100000000010100000100000
000001000000001011100000000001001011000001100000000000
010000000000100001000000000000000000000000000100000000
010000000001001111100011100101000000000010000001000000
000000000000010101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000100000000000001000000000000000000100000010
000001010001000000000000000001000000000010000000000000
000010000000100000000000001000000000000000000100000010
000000000001000000000000000111000000000010000000000000
000000001010000000000000000000000000000000000100000000
000000010110010000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000010100000000001000000000101000000000010000000000000
.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 26 25
001000000000000000000000001101100000000000000000000100
000000000000000000000000000111100000000001000000100000
001000000000100000000000001000000000000000000100000100
000000000000010000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000001011000010110101000000000010000000000100
000000000000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 25
000010101011010000000011000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
001000001100000000000111000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
110000000000010001000000001000000000000000000100000000
010000000000100000100000001011000000000010000001000000
000000000000000000000011001000000000000000000110000000
000000001000000000000100001001000000000010000000000000
000001000000000000000000001000000000000000000100000000
000010010000000000000011100111000000000010000000000000
000100100000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000100001110000000000000001000000000000000000100000000
000000010000001001000000001101000000000010000000100000
000000000000100111100000000000000000000000000100000010
000000000000000000100000000111000000000010000000000000
.logic_tile 28 25
000000000000001000000000001101011000101000000000000000
000000000000000011010000001101111111100100000000100000
001001000000000000000111100000000000000000000000000000
000100001110000000000100000000000000000000000000000000
010000000000000000000111110000000000000000000000000000
110000000000000000000111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000010000000010100000000000000000000100100000
000000100000100111000100000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
.logic_tile 29 25
000100000000000000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
001000000000001101100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
110000000000000000000000000101011001001001000001000000
110000000000000000000011010001101010001010000000000000
000000000000000011000000001000000000000000000100100000
000000000100100000000000000111000000000010000000000000
000001000000000011100000001000000000000000000100100000
000000010000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000001000000000011000000000010000000100000
000000000000000000000110101000000000000000000100000000
000000010000000000000100000011000000000010000000100000
000000000000001000000000000000000000000000000000000000
000000000110000011000000000000000000000000000000000000
.logic_tile 30 25
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100100000
000000000000100000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000001110000000100000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 25
000000000000000011100011100000000000000000000000000000
000000001100000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000010000000000000000111000011000001000000000000000000
000001000000000000000000001001101111000000010000000000
000000000000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000100000000000000000001000000000010000000000000
000000010000100000000000001000000000000000000101000000
000000010000000000000000001101000000000010000000000000
000010100000001000000000001000000000000000000100100000
000000001000001111000011000111000000000010000000000000
.logic_tile 32 25
000000001110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000110101000000000000000000100100000
110000000000000000000000001001000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.io_tile 33 25
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000110010011100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000001001100110010000000001000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000111000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000001
010000000000000000000000000101000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 26
000000000000001000000011100011000000000000001000000000
000000000000001111000100000000000000000000000000001000
000000000000000000000111100000000000000000001000000000
000000000000001001000000000000001110000000000000000000
000000000000100000000000010000000001000000001000000000
000000000001000011000011100000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001010000000000000000000001011000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000101000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000000000010000111101001011100000000000000
000000000000000000000100001001101001111100000000000000
.logic_tile 4 26
000000000000000101000000010001000000000000001000000000
000000000000000011100011000000000000000000000000001000
000000000000000000000110100000000000000000001000000000
000000000000001101000000000000001010000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000001101000011000000001100000000000000000000
000000100001000000000000000001000000000000001000000000
000001000000100000000000000000101100000000000000000000
000110000000000101100000000101000001000000001000000000
000000000000001101000000000000101000000000000000000000
000100000000001000000111000001000000000000001000000000
000000000000000101000000000000101111000000000000000000
000100000000000000000000010101000001000000001000000000
000000000000000000000010100000101100000000000000000000
000010100000010000000000001001001001010000000000000010
000001000000100000000000001001001101000000000000000000
.logic_tile 5 26
000000000000001000000000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000
001000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000001000000
010100000000000000000000000000000000000010000001000000
010100000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000010000000000000
000000000000000000000000001111000000000000000001000000
000000000000000000000110101000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 6 26
000000000001010111000111000000000000000000000000000000
000000001000000001100000000000000000000000000000000000
001010000110100011000000001001000000000000000000000000
000000000000010000100000000001000000000001000000000010
110001001010000011000000000001000000000000010001000000
110000101110000000100000000111001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001100011100000000000000000000100000100
000100000000000000000000000011000000000010000000000000
000000001100000000000000000000000000000000000101000000
000000001100000000000000001001000000000010000000000000
.logic_tile 7 26
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000100000000
000010000000000000000000000101000000000010000000000001
110000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000011000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000100000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 9 26
000000000000001000000010000000000000000000000100100000
000000000000001111000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110000101110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000010
000000000000001011000000000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
.logic_tile 10 26
000000000000000001000010010000000000000000000100000000
000010100000100000000011111001000000000010000000000100
001010101000000001000000000000000000000000000100000000
000000000000000000100000001101000000000010000000100000
110000001100000000000000000000000000000000000100000000
110000001110000000000010010011000000000010000000000000
000000000001010000000000000000000000000000000100000001
000001000100000000000000001001000000000010000000000000
000010101110101000000000001000000000000000000100000000
000000001011000111000000000111000000000010000001000000
000000100000000000010000001000000000000000000100000000
000100000000000000000000000001000000000010000000000100
000000000001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000101000000
000000000001000000100000000001000000000010000000000000
.logic_tile 11 26
000000101001000000000000000000000000000000000000000000
000001000001100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
001000000000000000000110010101111101101000000000000000
000000000000001001000010111101111011100100000000000010
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 12 26
000000000001011000000000000000000000000000000000000000
000001000010001101000011000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000101011000000011101001010001001000000000100
110000000001010111000011101111101100001010000000000000
000010000000100000000000011001001010001001000000100000
000001000001000000000010001101001110001010000000000000
000000000001011001000000000011000000000010100000000010
000000000000000111000011101001001010000001100000000000
000000000000100000000000000000000000000000000100000000
000000000001010000000000001111000000000010000000000000
000010100000001000000010000000000000000000000100000000
000001001010000111000111011011000000000010000000000000
000000000000010000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 26
000000000000000000000000000101001011001001000000100000
000000000000000000000000000101101110001010000000000000
001000000000000101100000001011011110101000000000000100
000000000000000000000000000001001010100100000000000000
110000000000001101100000010000000000000000000100000000
110000000000001111100010001011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000100011000011100000000000000000000000000000
000000000100000000000000001000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000100000000000000111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 14 26
001011101100010000000000000000000000000000000000000000
000000100110011001000000000000000000000000000000000000
001000000010100011100000000000000000000000000100000000
000000000111010111000000000011000000000010000001000000
110011000000100000000000000000000000000000000100000000
110010000101000000000000000001000000000010000000000010
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000100001000000011100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000010001000000000000000000110000000
000001000000000000000000000001000000000010000000000000
000000100001000000000000001000000000000000000100000100
000000000000010000000000000001000000000010000000000000
.logic_tile 15 26
000000100001001101100111100101000001000010000000000100
000001000000000111100100000101001001000000000000000000
001000000000001011000111000000000000000010000000000000
000000000000001101100011111111000000000000000000000000
010000001100000001000011101000000000000010000000000000
110010100000000011100100000011000000000000000000000000
000000000000000111100110001001100001000010000000100000
000000001110001001000011001001001010000000000000000000
000000000001000000000000000001001001010100000000000010
000000000110100000000000000001011110011000000000000000
000000100000000111000000001101111011101000000001000000
000000000010000001100000000011101011100100000000000000
000000000001000000000000011000000000000000000100000000
000100000000100000000011011111000000000010000000000000
000000001010000111100111001000000000000000000100000000
000000000000000000100100000001000000000010000000000000
.logic_tile 16 26
000000000000000101100000000101000000000000001000000000
000000000000000000000010100000100000000000000000001000
001001000001010000000111110000000000000000001000000000
000010000110100000010010000000001000000000000000000000
010000000000000011000010010000000000000000001000000000
110000000000000000100110100000001001000000000000000000
000001000000000000000000000000001000111100000000100000
000010000010001111000000000000000000111100000000000010
000000000000000000000000001101100000000001010000000000
000000000000100000000000001001001010000010010000000010
000000000000010000000000000000000000000000000100000010
000000000001100001010000000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000100001110001001000000000011000000000010000000000000
001000000000010000000000001000000000000000000101000000
000000000001110000000000001001000000000010000000000000
.logic_tile 17 26
000000001101010001100111101001001010110011110000000100
000000001110000000000111100011001010010010100000000000
001000100000011001100000000011011001000011010000000000
010000000000101111000000001001101110000011110000000000
010000000001000101000000011001111101101000000001000000
010100001010100001000010111101001010100100000000000000
000000000000000111100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000110000000000000000011010000000000000000000000000000
001000000000101111100000000000000000000000000100000000
000000000001000101010000001101000000000010000000000000
000000000000010000010000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000001111000000000010000010000000
.logic_tile 18 26
000000100000101011100000000000000000000000000000000000
000001100001010111000000000000000000000000000000000000
001000100000000101100000000000000000000000000000000000
000000001000100000100000000000000000000000000000000000
010000000001010011100110110001001110001001000000000000
110000001011100000100110001111001010001010000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000001010000000000000101000000000010000000000000
000110000000100000000000000001101110000000000000000000
000000000000010000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000001111100011000000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000000000111000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.logic_tile 19 26
000100000000000001000000000000000000000000000000000000
000000001011010000100000000000000000000000000000000000
001000000000010111100000000000000000000000000000000000
000000000000010000000011010000000000000000000000000000
010000100000000001000111100001011001101000000001000000
110000001110000000000100001011001001100100000000000000
000000000000000000000000001000000000000000000100000000
000000001000000111000000000101000000000010000010000000
000000000001010111000000000000000000000000000100000000
000000000000000111000011010011000000000010000010000000
000001000000100000000000000000000000000000000100000000
000000000001000000000000000011000000000010000000100000
000001000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000001
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 20 26
000010100000000000000000011000000000000000000100000100
000000000000000000000011000001000000000010000000000000
001010100000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010110100000100000000000000000000000000000000100000100
010000000000000000000000001011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000100100000
000000000010100000000011100111000000000010000000000000
000100000000000000000000001000000000000000000100000010
000110100000000000000000000111000000000010000000000000
000000100001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001001000000000000000000000000000000000000000
000001100001101011000000000000000000000000000000000000
.logic_tile 21 26
000000000000000111000010000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
001010000000101000000111010000000000000000000000000000
000000001001010001000110000000000000000000000000000000
110010000000001000000000011001011000111001000000000100
110001000000001101000010111001111101111010000000000000
000000000000000001100000000101101000100100000000100000
000000000000000000000000000001011111101000000000000000
000100000001001111000000000011001011101100010000000000
000100000100000111100011110011011110101100100000000000
000000000000000111100000000011111001111001000000000000
000001000000000001000010000101101100111010000000000000
000000000000010000000111001000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 22 26
000010000010001111000110011111000001000010100000000000
000001000000000001100011100011101111000001100000000000
001100000000001101100000001001101001101000000001000000
000101000100000011100010111101111000100100000000000000
110000001100010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000011011000001000010100000000000
000000000000000000100010001011001000000001100000000000
000000100000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000100001000000110100001011000000110000000000100
000000000011000101000000001001001000000101000000000000
000000000001010000000111101000000000000000000100000000
000000000000110000000011000101000000000010000000000000
000000001001010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 23 26
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001000000110000000000000011001101010101000000000000000
000000000000000000000011111101101111100100000000000010
010010100000000111100011100000000000000000000100100000
110000000000000000100000001011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000110011000000000000000000000000000100000000
000000000000000000100011100111000000000010000000000000
000010000000000011000111000000000000000000000100000000
000000000000000000000100000011000000000010000000100000
000000000000010001000000010000000000000000000100000000
000000100000000000000011110001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 24 26
000000000000000000000000011101111110101000000000000000
000000000000000000000011000101001010100100000001000000
001000100000000000000000010001101011001001000000000100
000000000101010000000011100111101110001010000000000000
010000000000010011000000001000000000000000000100000010
010000000000100000000010010011000000000010000000000000
000000100110000101100000000000000000000000000100000000
000001000000001111100000001101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000011111000000000000000000000000000000000000
.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 26
000000000000000000000111101000000000000000000100000100
000000000010000000000100000001000000000010000000000000
001000000000000000000000001000000000000000000100000100
000000000000000111000000000011000000000010000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000010010111000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000100010000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
.logic_tile 27 26
000001000000000111000111000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010101110000111000110000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000011010101000000000001110101100010
000000000000000000000010000001101001000000110000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100001000001110100000000
000000000000000000000000000101101011000000110001000100
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 26
000000000000000111110010001001101100010100000000000000
000000000000000000100100001101101010011000000001000000
001000000110000111100110011001101111010100000000100000
000000000000000000000010001101101000011000000000000000
010000000000100011000111000000000000000000000100000000
100000000001010000100100001101000000000010000000000000
000000001100000000000010100000000000000000000101000000
000000000000000000000110111001000000000010000000000000
000000000010000011100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000111000000000010000000100000
000000000000000011100000001000000000000000000100000000
000000000000001001100000000011000000000010000000000000
000010101010000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 29 26
000000000000001000000000000000000000000000000000000000
000100000000000011000011000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010001000000000010101001110010100000000100000
110000000000001111000010101001101100011000000000000000
000001100000000000000000000000000000000000000101000000
000001000000000000000000000011000000000010000000000000
000000000000000111000000000000000000000000000100100000
000000000000001111000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000001000000000000000000000101000000000010000000000000
000000000000001000000011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 26
000000000000000111100000001101100001000010100000000001
000000000000000001100011101101101111000001100000000000
001000000000000000000000011000000000000000000100000000
000000000000000000000011011011000000000010000001000000
010000000001000000000000000000000000000000000100100000
010000000000100000000000000001000000000010000000000000
000000100000000011100110010000000000000000000000000000
000001000000000000100010000000000000000000000000000000
000000000000000000000111001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000000000011100000000000000000000110000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000000000101000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100001011000000000010000000000000
.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 27
000010100000000000000000001000000000000000000100000010
000001000000000000000000001111000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 27
000000000000000000000000011000000000000010000000000001
000000000000000000000011001011000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010010011000000000010000000000001
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 27
000000000000000000000000000000000000000010000000000000
000000000000000111000000000001000000000000000000000000
001000000000000000000010001000000000000010000000000000
000000000000000000000100001001000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000011100011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 27
000000000000000000000000010000000000000000000100100000
000000000000000001000011010001000000000010000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000010001001000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000110000000
000000001010000000000000000011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000010010000000000000000000000000000
000000100001010011100000000000000000000000000100000010
000001000000100000100000001111000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000010000001000000000010000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 7 27
000000000000100111000000001001111100001001000000000001
000000000001000000000011011001101101001010000000000000
001000000000000000000110100000000000000000000100000000
000000000000000000000011001101000000000010000000000010
010000000000000000000000001000000000000000000110000000
010000000000000000010010000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000001000000000000000000000000000100000000
000000000000000001100000000001000000000010000010000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 27
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100001010000000000000000000000000000000000000000
010000000010100000010000000000000000000000000000000000
001000000000001000000000001011111111101000000000000001
000000000000000001000000000101011100100100000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011111011000000000010000000000000
000000000000001001000000000000000000000000000000000000
000000000000001111100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 10 27
001000000110000000000000001111000000000000100000000100
000000000000001011000000000111101110000000000000000000
001000000000000000000010010000000000000000000000000000
000000000001000000000110000000000000000000000000000000
110000000000000101100000000111000000000001010000000000
010000000100000000100000000001001100000010010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100011111011001100111000000000000010
000000000000000111000011100011011010111100000000000000
000000000000000000000111101001100001000010100000000010
000100000000001001000100001011101001000001100000000000
000000000000001101100010000000000000000000000100000000
000010000000001011000011101111000000000010000000000000
000000000100000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 11 27
000000000000010111000010000001001000100100000000000000
000000000000000000100000000011011111101000000000000010
001000000000001000000000000001100000000010000001000000
000000000100001111000000001011000000000000000000100000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001111000000000010000010000000
000110100000010000000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000001101000111000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000010
001000001110000000000011010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000010000000000000000000000100100000
000000000000000000000000001111000000000010000000000000
.logic_tile 12 27
000010000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000010011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000011000000000000000000000000000000000000000000
000100000000000011100000000000000000000000000100000001
000000000000000000100011111011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001000010000000000000011000000000010000000000000
.logic_tile 13 27
000100001010000111000111001011101110001001000010000000
000100000000000000000000001101011110001010000000000000
001000000000000000000000000000000000000000000100000001
000000000000000000000000001001000000000010000000000000
110000000000100000000000000000000000000000000000000000
010000000101000000010000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000000001000000000010000000000001
001000000000001000000000010000000000000000000000000000
000000000000000011010011100000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000001110000000100000000111000000000010000000000001
000000000000000001000000000000000000000000000100000010
000000000000000000100010010011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000010010001000000000000000000000000000000000000
.logic_tile 14 27
000000000001001001100000000011011110011100100000000000
000000000000001111000010011001001110011100010000000000
001000000000000011100000001101101111101000000000000000
000000000000110000100000000011101110100100000000000000
110010100000001000000010000111001010110110000000000000
010000001100000001000110010001101110110101000000000000
000000000000001000000110000101001111010111000000000000
000000000000000001000000000001111010000011000000000100
000000000000000001000111111001111110001001000000000000
000000000000000000000011111011001110001010000000000000
000100100000000001000000010000000000000000000100000000
000100000000000001100011001101000000000010000000000100
000000001010010111000010011000000000000000000110000000
000000000000100000000011000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000001011000000000010000000000000
.logic_tile 15 27
001000000000100000000010110000000000000000000000000000
000001000000000111000111010000000000000000000000000000
001000001010000101000000001111011111000110000001000000
000000000000001111100000000001001101000101000000000000
110000100000000000000000010000000000000000000000000000
110001001100000000000010100000000000000000000000000000
000000000000000000000000000011001000110110000000000100
000000000000000000000000001001111111110101000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011010000000000000000000000000000
000000000000000000000111000001111100011011110000000010
000000000000001001000000001101001111010111110000000000
000000000110100001000010000000000000000000000100000000
000000000001000000100010000001000000000010000000000100
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 16 27
000000000000000000000000001011101010111001000010000000
000000000000000001000000001011001000111010000000000000
001010100000000111000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
110000000000010000000111000000000000000000000100000000
110000000000100011000000001101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010111010000000000000000000100000001
000000000000000000000011101011000000000010000000000000
000000001000000001100000010000000000000000000100000000
000000000010000000000011011011000000000010000000000000
000011001010000000010010000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010000001000000000010000000100000
.logic_tile 17 27
000001000000000111000110110001001101110100000001000000
000010100000000000000110001001101100110000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000100000000000000000001101101111010100000000000000
010000000000000000000000000001101110011000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000011100111110000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000101000000000000000000000000000000100000000
000000000001011011000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000101000000
000000000000000000100000001011000000000010000000000000
.logic_tile 18 27
000000100110000001000000000000000000000000000000000000
000001000100000000100000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000011000000000000000000100000001
000000000000000000000011010111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001001000000000011100000000000000000000000000100000001
000010100000000000100000000001000000000010000000000000
.logic_tile 19 27
000010000001010111000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000001000010000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000100111100000001101011100001001000000000010
010000000000011001000000000011011100001010000000000000
000000001101010000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000101000000001000000000000000000000000000000100000000
000000100000000011000000000101000000000010000000000000
000010100000001000000010000000000000000000000100000010
000000000000000001000100000001000000000010000000000000
000000000000000000000000001000000000000000000110000000
000101001100000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 20 27
000000000000011001000000000001111101001001000000000100
000000000000001011100011100001011001001010000000000000
001000100000001111000000000000000000000000000000000000
000001001100001111000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000001000000000000000000011001011110001001000000100000
000000100000000000000010001101111000001010000000000000
000000000000000000000000011000000000000000000100000000
000010100000000000000011010001000000000010000000100000
000000000000000000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000010000001000000010000001000000000000000000100000000
000001000010100000000000000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 21 27
000000000000101011100110010001000001000010100000000000
000000000000000011100010001001101101000001100000000100
001000000000001111000000000101001100101100010000100000
000000000000000011010000000001101101101100100000000000
110001001000000000000110101000000000000000000100000000
100010000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000110100000001011100011101000000000000000000101000000
000100000000000011000000000011000000000010000000000000
000000000000001000000000011000000000000000000100000001
000000000000001011000011000001000000000010000000000000
000000101000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000010
000000000000000000000000001000000000000000000100000100
000000000000000000000011111111000000000010000000000000
.logic_tile 22 27
000000000000000111100110000001011100101000000000000100
000001001100001111100000000011101101100100000000000000
001000000000000000000000000011100001000010100000000100
000010100000000000000000000001001110000001100000000000
010000000000100111000010000011011111000110000001000000
110000000001010000000000000111001110000101000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000100000000001111000000000000000000000000000100000100
000100000000001111000011100101000000000010000000000000
000000000000001011100000000000000000000000000000000000
000000000110000011100000000000000000000000000000000000
000000000000000101100000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000001011100000000000000000000000000000000000
000000000000001011100011100000000000000000000000000000
.logic_tile 23 27
000000000000000000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000100000
001000000000000111000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000111000000001000000000000000000100000100
000001001100000000000000000001000000000010000000000000
000000000000100000000011100000000000000000000000000000
000000100110000000000100000000000000000000000000000000
000001000001000000000000001000000000000000000100000000
000010100000000000000000000011000000000010000000000100
.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010101000001000000000000000000000000000000100000000
000100000000001111000000000011000000000010000000000010
110000000000000000000000001000000000000000000100000000
110000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011000011001000000000000000000100000000
000000000000000000100000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
.ramb_tile 25 27
001010101100110000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 27
000000000000000000000110010001101001001001000000000010
000000000000000000000111111101111100001010000000000000
001000000000010000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
010000000000000000000110100000000000000000000100100000
010000000000000000000100000011000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000001001111100000001000000000000000000101000000
000010000000101011100000000001000000000010000000000000
110000000000000000000000001000000000000000000100000001
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 27
000000000000000001000111100000000000000000000000000000
000000000000000001100100000000000000000000000000000000
001000000100000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000101111000110110000000000000
000000000000000000000010010001001101110101000000000001
000000000000001000000010000101101110011100100000000000
000000001100000111000100001001111000011100010000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 29 27
000000001000000000000000001000000000000000000101000000
000000001100000000000000000001000000000010000000000000
001000000000000011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000001000001010000000000010000000000000000000100000000
000010000000100000000011001111000000000010000000000100
000000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001011000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001001000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000110000000
000000000000001001000000000111000000000010000000000000
.logic_tile 31 27
000000000000000001000111100000000000000000000000000000
000000000000000000100111000000000000000000000000000000
001000000000000000000000000011000000000000000001000000
000000000110000000000000000001101101000000010000000000
010000000000000000000000001000000000000010000000000000
010000000000000000000000000101000000000000000000000000
000000000000000011100000000000000000000010000000000000
000000000000000000100000001001000000000000000000000000
000000000000000111000111001000000000000010000000000000
000101000000000000100011001111000000000000000000000000
000000000000000000000000000000000000000010000000000001
000000000000000000000000000011000000000000000000000100
000000000000000000000111000000000000000000000100000010
000000000000000000000100001111000000000010000100000000
110001000000000000000111000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 32 27
000010100000000111000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000010
000101110000000000
000001111000000000
000000001000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 28
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000001000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000010000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 28
000000000000000111000010011101101001001001000001000000
000000000000001001100011101001111000001010000000000000
001000000000000000000000010000000000000000000100000100
000000000000000111000010100001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000010000000000000000000100000010
000000000000000000000011100001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000000001000000000000000000100000100
110000000000000000000000000101000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000001000010000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000011000000000000000000110000000
000000001100001111000011010101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000001000000001000000000000000000101000000
000001000000000000000000000011000000000010000000000000
000000000000000000000010000000000000000000000100000010
000000000000000000000100001011000000000010000000000000
000000001000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 28
000000000000000101100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000001011100000000001101101011100100000000100
000000000000000001100000000001011101011100010000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000111000011010011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000001010000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 28
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 28
000000000000000001000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001001100110000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000100000000000000000110001001111011001001110000000000
000100000000000000000000000001101110000101110000000000
000000000110001011100011001101111100111011110000000000
000000000000000001100100000001101001110011110000000000
000000000000000000000000001001000000000011010100000010
000000000000000000000000001001001011000011000000000011
010000000000001000000000000111101000000101000100000110
100000000000000001000000000001011001001101000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010000001100000001011111011000010110110000001
110000000000000000010000000001001001000000110000000000
.logic_tile 10 28
000000000000000001000110010001001000110110000000000000
000000000000001011100011110001011101110101000000000000
001000000000001101100000001001111000111001000000000000
000100000000001011000011011101101111111010000000000000
110001000000000011100000000001100000000000100000000000
110000100000100000100011010111001010000000000000000100
000000000000000000000000000001001100011100100000000000
000000001010000000000011111101101111011100010000000000
000000000100001000000000011000000000000000000100100000
000000000000000011000011010111000000000010000000000000
000100001111000101000000000000000000000000000100100000
000000000000101001000000000111000000000010000000000000
000100001000000001000011101000000000000000000100000000
000000000000001111000110000011000000000010000000000010
000100000000000001000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.logic_tile 11 28
000000001100000101100011110000000000000000000000000000
000100000100001001000011010000000000000000000000000000
001000000000000011100011101011101110111001000001000000
000000000001000000100100000001101011111010000000000000
010000000000100011000000001111000000000001000001000000
010001000000000000000011101101100000000000000000000000
001000000000100000000111010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000110100000000000000000010001011010111101110000000000
000100000000001011000011110011011010111100110000100000
000000000000000111000000010000000000000000000000000000
000001000000000000100011010000000000000000000000000000
000000000000100101000000010001101000101000000000000000
000000000001010000100011101011111000100100000000000000
000000000000000000000000001000000000000000000100000000
000000000110000000000000000011000000000010000000000000
.logic_tile 12 28
000000000000000000000000010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000010
000000000000000000000011111101000000000010000000000000
000000000000000101000000000000000000000000000100000000
000000100100000001100000001001000000000010000000100000
000010000000000000010000000000000000000000000101000000
000010000000000000000000000011000000000010000000000000
000000101100000000000011100000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 13 28
000000100000000001100000000001111001101100010000000000
000001000000010000000000000101011000101100100000000000
001000000010000111100010000011001101111001000000000000
000000000000001001100111000101101010111010000000000000
111000000000000111000111100000000000000000000000000000
110000000000001111000111110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100001001000000000000000000000000000000000000
000000000000001111000000010000000000000000000000000000
000000000010000001110011110000000000000000000000000000
000000001100000000000000000001101010110110110000000000
000000000000000000000000000001111011110101110000000010
000001001110000000000111000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
.logic_tile 14 28
000000100000000111100000000000000000000000000100000000
000001000000000000000011100011000000000010000000000100
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000100
000001000101010000000000000011000000000010000000000000
000001000000000111000011101000000000000000000100000000
000010000000001111110000000101000000000010000000000010
000100000000000000000000000000000000000000000100000000
000100000000000000000010011011000000000010000000100000
000010101000000000000000001000000000000000000110000000
000001000000000000000000001011000000000010000000000000
000000000001010000000000000000000000000000000100000010
000000001100000000000000000001000000000010000000000000
.logic_tile 15 28
000001000000000111100011111001101011001001000000000000
000010100000000000000010000011011010001010000000000010
001000000000101111000011000001011010101000000000000100
000000000000011011000100001111111001100100000000000000
010001000111110000000111001001100000000010100000000000
110000100001100000000010010001101100000001100000000000
000011100000001011100010001000000000000000000100000000
000001100000001111100000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000001111000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000001010000000010001000000000000000000100000010
000000000000100000000010101111000000000010000000000000
000010000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
.logic_tile 16 28
000010000110001101000000010000000000000000000000000000
000001000000000011100011000000000000000000000000000000
001000000010001000000111011101011000111000000000000100
000001000000001011000010110101101000111100000000000000
110000000110000101000110000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000001000000001000010000001101001000101000000000000000
000000100000000001000010111101011110100100000000000000
000101000000001000000000011101011000010100000000000000
000110100000001011000011101001111100011000000000000000
000000000000000000000000000011101000101000000000100000
000000001000010000000011011111111110100100000000000000
000000000000001000000000000000000000000000000100100000
000000001100001011000010100001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 17 28
000001000100100111100111110000000000000000000100000000
000010000000010000000111001001000000000010000000000100
001001000001000000000000000000000000000000000100000100
000010100000100000000000001001000000000010000000000000
110000000000001000000000000000000000000000000000000000
110001001110001011000000000000000000000000000000000000
000010100010000000000000000000000000000000000100000000
000100001000000000000000000001000000000010000000100000
000000000000100000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000000101000000000010000000000010
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 18 28
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
010000000010100000000000000000000000000000000000000000
000000100000100000000110001111111100101000000000000000
000001000000010000000000000011001110100100000000000100
000010001100001000000111011001001101101000000000000000
000011100000001111000111111101111111100100000000000010
000000100000001001100000001000000000000000000100000000
000001000100000011000000000001000000000010000000000000
000000000010001000000000000000000000000000000100000000
000000001000001011000000000011000000000010000000000000
000001000000000011000111001000000000000000000100000000
000010100000000000100011111111000000000010000000000000
.logic_tile 19 28
000100000000000000000000011101100001000010100000000000
000100000000000000000011110001101010000001100000000000
001010100000000000000000000011101010101000000000000001
000000000000000011000000000101111011100100000000000000
110000000000001000000010000000000000000000000101000000
010000101100000001000010011001000000000010000000000000
000000000001000011100000011000000000000000000100000010
000100000000000000100010001011000000000010000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000010000000000010010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000011100000000000010010000000000000000000000100000010
000010100010010000000100001011000000000010000000000000
.logic_tile 20 28
000000100000100011000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000011101000001101000000000000000000000000000000000000
110000000110000000000000001111111100101000000000100000
010000000000000000000000000001111100100100000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001001000000011110000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000011000000000010100000000000
000000000000000000000000000001101111000001100000000000
000000100110000000000000010000000000000000000100000010
000001000000000000000010100001000000000010000000000000
.logic_tile 21 28
000000000000100111100000000000000000000000000000000000
000000001101011001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000001010000000000000001000000000010000000000000
001001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 22 28
000000000000001000000010000011101100001001000000000000
000000000000001111000100000001101100001010000000000010
001000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010001100001011100000000000000000000000000000000000
000001000000000011000011110000000000000000000000000000
000000000000000000000111001101100000000010100000100000
000000001010000000000110011101101110000001100000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 23 28
000000100000000000000000010000000000000000000100000000
000001000000000000000011111001000000000010000000000010
001000000000000000000000000000000000000000000100000010
000000000000000000000000000111000000000010000000000000
110010000000000000010000000000000000000000000100000001
010000000000000000010010000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000001000000
000010100000000011000000000000000000000000000100000010
000000000000000000000011101111000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
.logic_tile 24 28
000000000000000001000010001000000000000010000001000000
000000000000100000000000001111000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
110000100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 28
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 28
000000000000000011100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001000000000000000000000000000000100000100
000000000000001111000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 28
000001000000000011000111000001111010000011110000000000
000000100000001011000110010000000000111100000000000000
001011000000001001100110010001011001111000000000000000
000000001010000001000010001001011101110000000000000000
110000000000000001100111010101011001111000000000000000
010000000000001011000110001101001111110000000000000000
000000000001000101000110011000000000000010000001000000
000000000000101101100010001101000000000000000000000000
000000000000000001000000011101001001100100000000000000
000000000001010000100010110111011011110000000000000000
000000000000000000000011100111001000111101110100000000
000000000000000000000100000111011011111100111100000000
000000000001001101100000001001001100111101110100000000
000000000000000001000000000101001010111100111100000000
010000000000000101000011101111111000111101110100000000
100000000000000000000100001001101100111100111100000000
.logic_tile 28 28
000000000000000000000000001000000000000010000000000000
000000001010000111000000001101000000000000000000000000
001000001100100101000000001111100000000000000001000000
000000000001000000100010011111100000000001000000000000
110000000001000000000000001000000000000010000000000000
010000000000100000000000000101000000000000000000000010
000000000000000101100110101000000000000010000001000000
000000000000000000000000000001000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000100000000000000011101001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000111000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000100000000
000000000000001011000000000001000000000010000000000100
000000000000000000000110110000000000000000000100000000
000000001000000000000010100111000000000010000000000000
.logic_tile 29 28
000000100000000011000111100001000000000000001000000000
000001000000000000100110110000000000000000000000001000
001000100000000000010000000000000000000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000001101100000000000000000000000001000000000
000000000000000101000011010000001001000000000000000000
000010000000000011100000000000000000000000001000000000
000000000110000000000000000000001100000000000000000000
000000000001010101000000000000000001000000001000000000
000000000000110000100000000000001010000000000000000000
000000000100000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000111100000000100000
000000000000000000000000000000000000111100000000000000
010001000000000000000000000101000000000001000110000000
100000100000000000000000001001000000000011000100000000
.logic_tile 30 28
000000000000000011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000100000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000010000010000000
000000000000000000000000000001000000000000000000000000
000000001100000000000000000000000000000010000000100000
000000000000000000000011100001000000000000000000000000
000000100000000000000000001000000000000010000010000000
000001000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000001000000000001000000000010000000000000
.logic_tile 31 28
000000000000000001100010100001000000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000001001000110000000000001000000001000000000
000001000010000101100100000000001010000000000000000000
000000000000000000000110100001100001000000001000000000
000000000000000000010010100000001011000000000000000000
000000000001010001000011000000000001000000001000000000
000000000000000101100100000000001001000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 32 28
000000000000001101000000000011000000000000001000000000
000000000000001101000000000000100000000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000101011000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000100001110000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000010100000000000000000000000001001000000000000000000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000011100000010111100000000000001000000000
000000000000000000000011110000001000000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000001011100000000000000000000000001000000000
000000000000001001000000000000001111000000000000000000
.io_tile 33 28
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000100000000001001100110010000001000001100111100000000
000100000000000001000010000000001000110011000000010000
001000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000100
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 3 29
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 29
000001000000001001000110000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011000001001000100000100
000000000000000000000000001001011000001010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 29
000100000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000001
000000000010000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010111100000000000000000000101000000
000000000000001111000100001101000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
.logic_tile 7 29
000000000000100000000000001011111110101100010001000000
000000000000001001000011001001101000101100100000000000
001000000000000000000000010000000000000000000000000000
000000000110000000000010000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000111111111000001000010100001000000
000000000001010000000011100101101100000001100000000000
000000000000000111100010001000000000000000000100000000
000000000000000001000100000011000000000010000000000000
000000000000000000010000010000000000000000000100000000
000000001110000000000011011001000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000001110001000000001011000000000010000010000000
.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 29
000010000000001111000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000110000000000000001101111100011100100000000000
010000000000000000000000001011001100011100010000000010
000000000000001000000000010000000000000000000100000000
000000000000000001000010110001000000000010000000000010
000010100000001000000000000000000000000000000100000000
000001000000000111000011110001000000000010000000000000
000000000000000001000000011000000000000000000101000000
000000000000000000000011101101000000000010000000000000
000100001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 10 29
000000000000100000000000011111111100101000000000000000
000000000011000000000011000001011010100100000000000010
001000000000000000000000001101101011101100010000000000
000000000000000011000000001101001101101100100000000000
010100000000100111000000000000000000000000000100000000
010100000011010000000000001011000000000010000000000010
000000000000000001000000000000000000000000000100000001
000000000000000000000011000011000000000010000000000000
000000001100000111100000010000000000000000000100000000
000000000000001011100011100011000000000010000000100000
000000000000000111000010111000000000000000000100000100
000000000110000000000010100011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000000000000001000000000001000000000000000000110000000
000000000000001111000010001111000000000010000000000000
.logic_tile 11 29
000000001110001001100111010111101000001001000100000110
000000000000100001000010000001011100001010000001000001
001000000000001001110010110111001010001001000101000100
000000000000000001000010000001111110001010000000000000
000000000000000000000111000011001000001001000101000100
000000000000000000000000001001011100001010000000000110
000001000000000000000000000111101010001001000101000101
000000000000000000000000001011011110001010000000000000
000000000000001101100110001111001000001001000101000110
000000000000000011010000000001111100001010000000000000
000000000000000000000000011011101010001001000100100010
000100000000000000000010100001111110001010000000100000
001100000001001000000110111001101000001001000100100010
000100000000000011000010101001111100001010000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 12 29
000000001110100111100000000111011011011100100000000010
000010000000000001100011001001111101011100010000000000
001100000000011000010000000000000000000000000100000000
000100000000001011000000000001000000000010000000000000
110000000100000000000000001000000000000000000100000000
010000000010000000000000000001000000000010000000000000
001000000000001000000000000000000000000000000100000000
000000000000001111010011100011000000000010000000000000
000000000000000011100000010000000000000000000100000000
000000000000000000000011000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010110101000000000010000000000000
000001001001000000000000011000000000000000000100000000
000010000000100000000010100111000000000010000000000000
000000000000000001010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 29
000001000000000000000111100101101100101000000001000000
000000100000001011000010000101001011100100000000000000
001000001010001111000111101001100000000010100010000000
000000000000001111100100000011001100000001100000000000
110000000001000011100011100000000000000000000100000000
010101001100100000000100000001000000000010000000000000
000000000000001000000000001000000000000000000100000100
000000000000000001000000000001000000000010000000000000
000000000100000111000000010000000000000000000100000000
000010100000000001100011011001000000000010000000000000
000000000000000001000000000000000000000000000100000010
000000000000000000100000001001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000000010000000000000011000000000010000000000010
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
.logic_tile 14 29
000000000000000000000011000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
001000000000000000000110001111011001001001000000000000
000000000000100111000011101001101110001010000000000010
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000010000000000000001001000000000010000000000000
000000101000000000000111100000000000000000000100000000
000000000000001111000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000100001001000000000010000000000010
000000000000001000000000000000000000000000000100000000
000000000010000111000000001011000000000010000000000000
.logic_tile 15 29
000000000001011000000011100000000000000000000000000000
000100001110000111000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000001011000000000000000000000000000000000000
010000000000000000000000000101101011010100110000000000
010000000000001001000000000001001010000000110000000010
000000000010000001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000001110100000010000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001010000000000000001000000000010000000000100
000001000000000000000000000000000000000000000100000010
000010000000000000000000001001000000000010000000000000
.logic_tile 16 29
000100000000000000000110011101111000101100010000000000
000100000000000001000011110011011001101100100001000000
001000000000000011000111000001001011101000000000000000
000000000000100000100100001001011001100100000000000000
110000100110000000000010001101000001000010100000000000
010000000000000000010010111111101010000001100000000000
000000000000000111000000001000000000000000000100000000
000000000010001101000000001111000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000001100000000000011100111000000000010000000000000
000000000000001001000000001000000000000000000100000000
000000000000000101000000000011000000000010000000000001
000000000000000001000000000000000000000000000100000000
000100000000000000100000000111000000000010000000000000
000000100000000111100110101000000000000000000100000000
000000000000010000000010010001000000000010000000100000
.logic_tile 17 29
001000000000000111100000000101011101001001000000000000
000100000001010011100010001101111111001010000001000000
001000000000000000000010101011011101101100010000000100
000000000000001111000100001001111101101100100000000000
011000000001010000000011110000000000000000000100000000
010000001001100000000111000011000000000010000000000000
000001100000100000000000000000000000000000000000000000
000011000001000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000001111000011110001000000000010000000000000
000100000001000000000010010000000000000000000100000000
000100000000100000000011010001000000000010000000000100
000001000110000000000000000000000000000000000110000000
000010100000000000000010010001000000000010000000000000
001000000000000000000011100000000000000000000100000000
000000000000000000000100001111000000000010000000000000
.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000111000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
110100000001010001000000000101101110111000000000000000
110100000000000000100000000101001110111100000000100000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000011001111000001001000000000000
000000000000000000000011111001101101001010000000000000
000000000000000000000000000000000000000010000000000010
000000000000000000000000000000000000000000000010000010
000000000000000001000111001000000000000000000100000010
000100000000001001000100001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 19 29
000000000000000000000000000000000000000000000100000001
000100000000000000000010001001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 29
000000100000000000000110010001000001000010000001000000
000000001110000111000011110101101100000000000000000000
001000000000001000000111001101101101101000000000000000
000000000000001111000111100011011001100100000000000000
010000001000000001100000001011111111010100000000000001
010100001100000000000010001101101001011000000000000000
000000000000000001100110011011011000001001000000000000
000000000000000000100010001101011011001010000000000000
000100000000000111000000000000000000000000000100000000
000100000010001011000010000001000000000010000000000000
000010100000000001100010000000000000000000000100000000
000001000110000111000100000111000000000010000000000000
001000000001010000000000001000000000000000000100000000
000000000000100111000000000001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000010001111000000000011000000000010000000000000
.logic_tile 21 29
000001000000000111100111000000000000000000000000000000
000010100000000000100100000000000000000000000000000000
001001000000000000000000000000000000000000000100000000
000000001010000000000000001001000000000010000000100000
110000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000001001010000000000000010000000000000000000000000000
000010100000000000000010110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100100000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000010000000000000001101000000000010000000000000
000000000001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 22 29
001000000110100000000000000000000000000000000000000000
000101000001000000000000000000000000000000000000000000
001000000000001011100000011011011001001001000000000000
000000000000001011100010000101101000001010000001000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011010010100100000
000000000000000000000000000000001001100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 29
000000001110000000000000001001111100001001000000000001
000000000000001001000010001001001100001010000000000000
001000000000000111000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010101000000000000000010110000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000111011100001001000000000000
000000000000000000000010001101111110001010000000100000
000000000000000000000110100000000000000000000100000000
000000000000001111000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 24 29
000000000000000000000110110000000000000000000000000000
000010100000000000000111110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
.logic_tile 26 29
000000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000100000000
010000000000000000000000000111000000000010000000000010
000000000110000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000000000000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 29
000000000000000111100000000011100000000000001000000000
000000001110000000100000000000000000000000000000001000
001000000000000101000000000101100000000000001000000000
000000000000000000000010100000101000000000000000000000
110000001100000111100000000111101000111100001000000000
110000000000000000100000000000101010111100000000000000
000000000001110000000010100111101000111100001000000000
000000000000100000000011010000101000111100000000000000
000000000000000000000000000001101000111100001000000000
000000000000000111000000000000001010111100000000000000
000000000000010101100000000001101000000011110000000000
000000000000100000000000000000100000111100000000000000
000100000000000000000010000000000000000000000100000000
000100000000000000000100000011000000000010000010000000
000000000000000000000110111000000000000000000100000000
000000000000000000000010101101000000000010000001000000
.logic_tile 28 29
000000000000000101000110110101101010000011110000000000
000000100000000000000010110000110000111100000000000000
001000000000001000000110001000000000000010000000000000
000000000000000001000000001001000000000000000000000000
010000000000101101000110010000000000000000000000000000
010000000001000001000010100000000000000000000000000000
000000000100000001100110010101100000001111000000000000
000000000000000000000010000000000000110000110000000000
000000000000000011000000000001101000000011110000000000
000100000000000000000000000000110000111100000000000000
000000000000000000000000000101011010101101010100000000
000000001010000000000000000001101100001100000100000000
001000000000000011000000000101011010101101010100000000
000000000000000000000000000101011110001100000100000010
010010100000000000000000000001111010101101010100000000
100000000000000000000000000001011100001100000100000000
.logic_tile 29 29
000000000000001000000000000001100000000000010000000000
000000000000001111000000001011101100000000000000000010
001001000001010000000111110000000000000000000000000000
000010100110100011000111010000000000000000000000000000
110100000000000000000000001000000000000010000000000000
110100000000000000000000000101000000000000000000000000
000000000000000011100111001001111010000000000000000000
000000000100000000100111011101111110100000000000000000
000010000000001000000000011000000000000010000000100000
000000000000000111000011100001000000000000000000000000
000100000000000000000000000001111011000010000000000000
000100000000000000000000000111111011000000000000000000
000000000000001000000111000000000000000000000100000010
000000000000001101000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
.logic_tile 30 29
000000000010000000000110100000000000000010000001000000
000010100000000000000100000011000000000000000000000000
001001000000000000000000001000000000000010000001000000
000011000110000000000000000111000000000000000000000000
000000001000000000000000000000000000000010000001000000
000000000000000000000000000111000000000000000000000000
000010100000010001100110010000000000000010000001000000
000101000000000000000010001001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000100000000001111000000001111000000000000000010000000
001000000000000000000000001101100000000001000001000000
000000000000000000000000001101100000000011000000000000
000000000000000101100011100000000000000000000100000000
000000000000000000100000000000000000000010000000000000
010010100000000000000000000000000000000000000100000000
110000001010000001000000000000000000000010000000000000
.logic_tile 31 29
000000000000001000000110110000000001000000001000000000
000000000000000101000011000000001000000000000000010000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000101100000010000000000000000001000000000
000000000000000000000010100000001001000000000000000000
000010000000000111100000000101100001000000001000000000
000000001000001011000000000000001100000000000000000000
001000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001100000000000000000000000001000000000
000000000100010000100000000000001011000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000100000000000000000001010000000000000000000
000010000010000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 32 29
000000000000000000000000000111000000000000001000000000
000000001000000000000000000000001100000000000000010000
000000000000000000000011000011100000000000001000000000
000000000000000011000111000000001011000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000001011000011010000001011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000001111000100000000001010000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000001111000000000000001001000000000000000000
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
.io_tile 33 29
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 3 30
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000010000100000000
110000000000000000000100001001000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 4 30
000000000000000000000000010101000000000000001000000000
000000000000000000000011100000000000000000000000001000
000000000000000011100111100000000001000000001000000000
000000000000000000000111000000001001000000000000000000
000000000000101000000000000001100000000000001000000000
000000000001000111000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
.logic_tile 5 30
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000000000000000000000001000
000000000000000101000000000001000000000000001000000000
000000000000000000100010110000001111000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001111000010110000001110000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001101100000010101000001000000001000000000
000000000000000101000010100000001110000000000000000000
000000000000001101100000000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
.logic_tile 6 30
000000000000001000000000010000000000000010000000000000
000000000000001011010011100001000000000000000001000000
001000000000000000000011101000000000000010000000000000
000000000000000111000000001001000000000000000001000000
010000000000000000000010001000000000000010000000000000
110000000000000000000000000001000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000001000000000000000000000000000010000000100000
000010100000000000000000001001000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000001110000000000000001111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000010011111000000000010000000000000
.logic_tile 7 30
000000000000000000000111100111011010010100000000000001
000000000000000000000100000101111011011000000000000000
001000000000010000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
110000000000000001100010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000011000000000000000000100000010
000000000000000000000011100101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000010011000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 30
000001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 30
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000011010010000000000
110000000000000000000000000000001011100101100000000000
000000000000000000000000001001000000000001000100000001
000000000000000000000000000001100000000000000001000100
000000000001000000000000000000000000000010000100000001
000000000000000000000010101011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 30
000000001000000000000000000000000000000000000000000000
000000000100000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000001000000000000000001001000000000010000000000000
000000001100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 30
000000000000000000000000000000000001011010010000000000
000000000000000000000010010000001011100101100000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000100001000000001101011110101000000000000000
000000000001010000100000001101001001100100000000000000
000000000000001001000000000101100000000001000000000000
000000000000001101000010000011100000000000000000000000
001100000001000000000011001001111011111000010110100010
000100000000000000000100001011011100010100010000000001
001000000000001000000000001101100001000001110100100011
000000000000001101000000000011101010000000110000000000
.logic_tile 12 30
000001101110000000010000000111000000000001110100000000
000001000010000000000011101111001011000000110001100001
001000000001000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
010000001111001000000110100000000000000000000000000000
010000000000001111000100000000000000000000000000000000
001010100000000000000000000001100000000001110110000100
000000000000000000000000001011101010000000110001100001
000000000010000000000110100000000000000000000000000000
000011100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000001000000110100000000000000000000000000000
000110100000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 30
000100000000001000000000001101111101101000000000000000
000100000000000111000011101101111001100100000000000000
001000000000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000010011000000000000000000100000000
000000000000000000000110000001000000000010000010000000
000000000111010000000111100000000000000000000100000000
000000000000100000000100000101000000000010000000000000
001000000000010000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 14 30
000100001000001101000111110101111101001001000000000000
000100000001010001100010110101011001001010000000000000
001001000000001011000111100001011001101000000000000000
000010100100001111000111110001111101100100000000100000
110001001101011111100000010101001001101100000000000100
110010001110100101000011010001011110111100000000000000
000000000000001000000000001001100001000010100000000100
000000000000000101000010111101001101000001100000000000
000000000000000111100000011001111100101000000000000000
000010101000001111000011101011001101100100000001000000
001000000000000111100011111011111110001001000000000000
000000000000000011100111111001011011001010000000000010
000000000000100000000111100000000000000000000100000000
000100001100010000000000000011000000000010000000000010
001000000000000111100011100000000000000000000100000000
000000000000000000000100000011000000000010000000000010
.logic_tile 15 30
000000000000100000000111101101001000101000000001000000
000000000000010111000000001001111011100100000000000000
001001000000000000000000011101101010101000000000000100
000010000000000000000011110111001111100100000000000000
110001000001010111100010000000000000000000000100000100
110000000000100000100111000001000000000010000000000000
000000000000001011000000001000000000000000000100000000
000000000000000011000000000101000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100011100111111000000000000000000101000000
000000000000010000100111110011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010001101000000000000000000000000000000000000
.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000001000100000000000010000000000000000000100000000
000000000001000000000011011011000000000010000000000000
000100000000000101100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000001000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 30
000000000000000000000000010011000000000000001000000000
000000001111010000000011110000100000000000000000001000
001000000000001000000000000000000000000000001000000000
000000000000001111000000000000001100000000000000000000
010000000000000000000010000000001000001100111000000000
110000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111001000000
000000000000000000000000000000001101110011000000000000
000000100000000111100111100000001001001100111000100000
000000000000000000000100000000001000110011000000000000
000100000000000011000111010000001000001100111000100000
000100000000000000000010100000001111110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000011110000001101110011000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000000011000000000010000000000000
.logic_tile 18 30
000000000000100011000000000101101101111001000000000001
000000000000010000000011100101001000111010000000000000
001000000000011011100000010101101101101100010000000000
000000000110000011000010100111101000101100100000000000
010000000000100111000110110001011000101000000000000000
010000001100010000100110101101001100100100000000100000
000000000000000001100111110000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000001001100000010101011110101000000000000000
000001000000000111000011100011111101100100000000000010
000000100010000000000000011001111100101000000000000000
000000000000000000000011111101111111100100000000000000
000000000000001000000000011101100001000001110100000110
000000000000001011000011101111101010000000110010000010
000001000000000000000110110000000000000000000000000000
000010100000000000000111110000000000000000000000000000
.logic_tile 19 30
000010100000000000000000000000000000000000000100000010
000001000000000000000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110010000000100000000000001000000000000000000100000001
110001000001000000000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 20 30
000000000001011000000000010001101010101000000000000010
000000000000101111000011010101111001100100000000000000
001100000000000000000011000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
110000000000000011100000010000000000000000000000000000
010000000000000000100011110000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001100010000000000000001000000000010000001000000
000001000000000000010000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 21 30
000000000000000000000111100000000000000000000101000000
000000000000000000000100000011000000000010000000000000
001000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000101000000000010000001000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110001000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 30
000000000000000000000000001000000000000000000100000100
000000000000000000000011101111000000000010000000000000
001000000001000000000000000000000000000000000100000100
000000000100000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000100100000
110000000000000000000011001001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001101000000000010000000000000
000000000001010000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000101000000010000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011010000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001110000000000010000000000000000000000000000
000000000000110000000011010000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 30
000000000010000001000000000000000000000010000000000000
000000000000000000000010000101000000000000000010000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000010000000000000000000100000010
000000000000000000000011111011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
.ramt_tile 25 30
000000000110000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 30
000000000000000000000000000000000000000000000100000100
000000000000000000000000000111000000000010000000000000
001000001110001000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
110000000001010000000000001000000000000000000101000000
110000000000100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100001000110100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 30
000000000001110000000000000000000000000000000000000000
000000000001100000000011010000000000000000000000000000
001000000000000000000000001001000001000000000000000000
000000000000000000000000000111101100000000010000000010
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000000000000000001
000000000000000000000000000111001001000000010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000111000000000000000000000000000100100001
000000000000001001000000000111000000000010000100000000
.logic_tile 28 30
000000001000100000000000000000000000000000000000000000
000000000000110111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000011100001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 30
000000000000001001100010101011000000000000000000000000
000000000000000001000011101011001111000000010000000000
001000000000000101000111101011111000010000000000000000
000000000000001111000110011001011010000000000000000000
010000000010000000000110011101101111010000000000000000
010000000000001001000010000111101011000000000000000000
000000000000001001100111101001100000000000000000000000
000000000000000111000110010101000000000001000000000000
000000000000000111000000000001001000100000000000000001
000000000000000000000000001101011000000000000000000000
000010000000000001000110101111000001000010000000000000
000100000000001001100010010011001111000000000000000000
000000000000010111000010000101011001100000000000000001
000000000000001001000000001101101010000000000000000000
000000000000000101100000001000000000000000000100000010
000000000000000000100010001011000000000010000000000000
.logic_tile 30 30
000000000000000111100111000000000000000010000001000000
000000000000000001000011001101000000000000000000000000
001000000000000001000000001011100000000000100001000000
000000000000000000100000000001101100000000000000000000
010000000000000000000011100000000000000010000001000000
010000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000010000001000000
000000000010000000000000001001000000000000000000000000
000000000000000101100000000000000000000010000000000000
000000000000000000100011111011000000000000000010000000
000000100000000000000011000000000000000010000000100000
000101000000000000000110010001000000000000000000000000
000000000000000001000000000000000000000010000001000000
000010000000000000100000000111000000000000000000000000
110000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000100000000
.logic_tile 31 30
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000101100000010000000000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000001000000110110000000000000000001000000000
000000000000000101000010100000001011000000000000000000
000000100000001000000010000000000000000000001000000000
000000000000000101000100000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000010000000001000000001000000000
000000000010000000000011100000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 32 30
000000000000000000000000000001100000000000001000000000
000000000000000011000011010000001000000000000000010000
000000000000000011100000000101100001000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000011000011010000001010000000000000000000
000001000000000000000000000000000001000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000111000000000000001111000000000000000000
000000000100000000000111000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 31
000000000000000000000000000000001000111100000001000000
000000000000000000000011100000000000111100000000010000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000001000000100100000010
000000000000000000000000000101101001000000000000000000
.logic_tile 5 31
000000000000000000000011110000001000111100000010000000
000000001000001111000011000000000000111100000000010000
001000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010100000000000000000000000000000000000010000000000000
010100000000000000000000000001000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000001100000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000010000001001000000000010000000000000
.logic_tile 6 31
000000000000001011000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001100000000001111100110100101011001101100000001000000
000100000000001101000100001101101010001100000000000000
110000000000000111100110010011001101000100000000000000
010000000000000000000010000101011101000000000000000000
000000000000000111000000001011111011000100000000000000
000000000000000011100000001001001000000000000000000000
000000001110000111000111100000000000000000000100100000
000000000000000000000011100001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000001010000111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
.logic_tile 7 31
000000000000001101100110000001011000000011010000000001
000000000000000001000011010101111100000011000000000000
001000000110001001000110101001011001010000000000000000
000000000000001111100100001101101111000000000000000000
110000000000001001100000010001000000000010000001000000
010000000000001111000011100001000000000000000000000001
000000000000000000000000010111111100010000000000000000
000000000000000000000011100101011011000000000000000000
000100000000001011100000010000000000000000000000000000
000100001110001111000011000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011100001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000100000000
000000000000000000100011110011000000000010000000000010
.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 9 31
000000000000000000000010100001100000000001000100100000
000000000000001011000100000001100000000000000000000000
001001000000000000000010100001100000000001000100000000
000000000000001101000110110101100000000000000001000000
110000000000000000000000000001000000000001000101000000
110000000000001011000010110001100000000000000000000000
001000000000000101000000000001100000000001000110000000
000000000000010000100000000101000000000000000000000000
000000000000000000000111000101000000000001000100000000
000010100000000000000000000001100000000000000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000100000000111101011000000000000000100000000
000100000000010000000100001011101000000000110001100000
000000000000000000000000000101100000000001000100100000
000000000000000000000000000101000000000000000000000001
.logic_tile 10 31
000000000000000011100000000000000000000000000000000000
000000000000000011000011010000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000010001001011010100100101000000
000100000000000000000010001001011000111100110000000100
110000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000111000001000000100100000010
000000000000000000000011010001101001000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 31
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000001010111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 31
000000000000000011100000001001100001000010100000000010
000000001000000111100011000001001111000001100000000000
001000000000001001100000010001111111101000000000000100
000000000000000001000011011101111101100100000000000000
111000001100000000000000000000000000000000000100000100
010000000000000000000010110111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000010100000000000000111000000000000000000000100000000
000000001010000000000100000001000000000010000000000000
000001000000000001000000000000000000000000000100000100
000000100000000000000000000001000000000010000000000000
000000000001000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 13 31
000000000000000111100000000000000000000000000000000000
000001000001010000100010000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
010000000000000000000000001000000000000000000100100000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001010000000000000010000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 31
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000011000000000000000000100000000
000000000001010000000011010011000000000010000000000000
000000000000001000000000000000000000000000000100000010
000000000000000011000010000001000000000010000000000000
000000000000000000010000001000000000000000000100000000
000100000000000000000000001011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 15 31
000000000100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000010000000011000101101100101000000000000000
010000000000100000000000001101001110100100000000000010
000000000000001111100000001000000000000000000100000000
000000000000000001100000000011000000000010000000000100
000000000000000011100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 31
000001000000000000000010000000000000000000000000000000
000010000000000000000010110000000000000000000000000000
001000000110001011000110000000000000000000000000000000
000000000000000111110000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000001001011000101000000000000100
000000000000000000000000000001101100100100000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010001101001110001001000000000010
000000000000000000000000001001101001001010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 17 31
000000000000000000000000001111111101001001000000000100
000001000001000000000000000001111100001010000000000000
001000000000001101100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000000000000000001111011101101000000000000100
000000000000000000000000000001001101100100000000000000
000000000000001000000000010000000000000000000100000000
000000000000001011000011101011000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000001001000100001111000000000010000001000000
000000000110000101100010000000000000000000000100000000
000000000000000000000110000011000000000010000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 18 31
000000000000000011000000001101011001101000000000000000
000000001110000000000000001001111111100100000000000010
001000000000000000000010010000000000000000000100000000
000100000000000000000110100001000000000010000000000000
010000000000000000000011110000000000000000000100000000
110000000000000000000010000011000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000011011101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000100000000000000101000000000010000000000000
000000000000000000000111001000000000000000000100000010
000000000000000001000100000111000000000010000000000000
.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000010000000011000000000010000000000010
110000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000011110000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 31
000000000000010111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000010
000000001010000000000011010011000000000010000000000000
000000001010000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
.logic_tile 21 31
000000000000010000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
001001000000000000000000000011011100001001000000000100
000010000000000000010000001101101100001010000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 31
000000000000000000000010010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000100100000
000010000000000000000000001001000000000010000000000000
010100000000000000000000000000000000000000000110000000
010100000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000000000000010000000000000000000000000000000
000000000000001001010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 31
000000000000001011100000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
001000000000000000000000000001001001101000000000100000
000000000000000000000000001101011100100100000000000000
110000000000000000000011110000000000000000000100000000
110000000000000000000010001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000000110000000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000010
000000000000000000100000000001000000000010000000000000
000000000000000000000011110000000000000000000100000000
000000001110000000000010110011000000000010000000000010
000000000000000000000000000000000000000000000100100000
000000000000000001000000001111000000000010000000000000
.logic_tile 24 31
000001000001000001000000000000000000000010000001000000
000000100000000000100011100111000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000100000000
.ramb_tile 25 31
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000100000000000000000000000000000
000000001111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 31
000000000000000011100000010000000000000000000000000000
000000001110000000000011000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000001111011110101100010000000100
000000000000000001000000000101101000101100100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000001101000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 31
000000000000001001100010000011101100000010000000000000
000100000000000001000110010111101010000000000000000000
001000000000001111100000011011111001000010000000000000
000000000000001111000010110101011000000000000000000000
010000000000000111000011110011011011000010000000000000
010000000000000000000010001101111010000000000000000000
000000000000001011100000010001000000000000010000000001
000000000000101111100011011101001000000000000000000000
000001000000000011100011100000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001000000001000000000000010000001000000
000000000000000000100000000001000000000000000000000000
110000000000000000010000000000000000000000000100100000
000000000010000000000000001001000000000010000100000010
.logic_tile 30 31
000000000000001000000111101000000000000010000001000000
000000000000000011000110010001000000000000000000000000
001000000000001000000010010000000000000010000001000000
000000000000000011000111011111000000000000000000000000
000000000000000001000000010001101001000010000000000000
000000000000000000000010000001111101000000000000000000
000000000000000000000110000011101000010000000000000001
000000000000000000000000001011011011000000000000000000
000000000000000111100011101000000000000010000000000000
000000000000000000100000001101000000000000000010000000
000000000000000000000110000000000000000010000001000000
000000000000000001000010010011000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000011000010011001000000000000000000000000
000000000000000000000000000101000001000000100100100000
000000000000000000000000000111001101000000000000000000
.logic_tile 31 31
000000000000001101000000000000000001000000001000000000
000000000000000101100000000000001000000000000000010000
000000000000001101100011010000000001000000001000000000
000000000000000101000110100000001001000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000011000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000100000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 32 31
000000000000000000000011000000000000000000001000000000
000000000000000011000000000000001100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000100011000011000000001010000000000000000000
000000000000001000000000000000000001000000001000000000
000100000000001101000000000000001000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001100000000000000000000
000000000000001101000000000000000000000000001000000000
000000000000000111100000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101000000000001000100000000
000000000000000101000000000111100000000000000000100000
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000100000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000011101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000000000011100000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100000000000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000101000010100000001001001100111000000000
000000000000000101000010100000001000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000011010000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000100000000000000010000000000001000001100111000000000
000100000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001010110011000000000000
.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000000000000000000000000001000000000000010000000000001
000000000000000000000000001001000000000000000000000000
001000000000000000000000011000000000000000000100000000
000000000000000000000011001111000000000010000000000010
110000000000000000000010000000000000000000000110000000
110000000000000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000111000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000001000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001111000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000100000000010000000000000000000000000000000
000011100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 32
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000100000000
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000100000000000111100000000000000000000000000000000000
000100100000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000010100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011110011000000000010000000100000
001000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 32
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 32
000000000000001000000111000101001001001001000100000100
000000000000000001000000000001011100001010000000000100
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 32
000001000001010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 28 32
000100000000000001100000010000000000000000000000000000
000100000000000000000011010000000000000000000000000000
001000000000001000000000000101101000001001000100100001
000010000000000001000000000001111110001010000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000001000000100100000010
000000000000000000000000001111101000000000000000000010
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 29 32
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
.logic_tile 31 32
000000000000001000000000000011001000000011100000000100
000000000000001111000000000101101000000011110000010000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000001110000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000000000000111100000001001001000011100000001000000
000000000000000000100000000011001110111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000011010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 33
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001000110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.sym 1 blink_simple_LED2.i_clk$2
.sym 2 $abc$42034$n5791$2
.sym 3 $abc$42034$n995$2
.sym 4 $abc$42034$n5758$2
.sym 5 $abc$42034$n997$2
.sym 6 $abc$42034$n5757$2
.sym 7 $abc$42034$n266$2
.sym 8 $abc$42034$n5756$2
.sym 264 w_spi_master_tx_data_ready
.sym 269 spiMasterADC.SPI_Master_Inst.o_SPI_MOSI
.sym 295 r_adc_master_tx_buffer_1[5][7]
.sym 412 r_cycle_counter[0]
.sym 519 $abc$42034$n678
.sym 523 $abc$42034$n247
.sym 524 r_cycle_counter[1]
.sym 639 $abc$42034$n4559_1
.sym 747 $abc$42034$n3211
.sym 748 $abc$42034$n218
.sym 750 $abc$42034$n221
.sym 868 r_adc_master_tx_buffer_2[74][2]
.sym 1207 r_adc_master_tx_buffer_2[10][5]
.sym 1209 r_adc_master_tx_buffer_2[11][1]
.sym 1317 $abc$42034$n5348_1
.sym 1320 r_adc_master_tx_buffer_2[24][2]
.sym 1321 r_adc_master_tx_buffer_2[27][7]
.sym 1438 r_adc_master_tx_buffer_2[4][2]
.sym 1550 r_adc_master_tx_buffer_2[15][1]
.sym 1660 r_adc_master_tx_buffer_2[75][1]
.sym 1742 $abc$42034$n266
.sym 1772 $abc$42034$n4310_1
.sym 1779 r_adc_master_tx_buffer_2[87][6]
.sym 1856 $abc$42034$n5758
.sym 1862 PIN_8$2
.sym 1892 r_adc_master_tx_buffer_2[82][6]
.sym 1893 r_adc_master_tx_buffer_2[83][6]
.sym 2002 spiMasterADC.o_RX_Count[2]
.sym 2006 spiMasterADC.o_RX_Count[0]
.sym 2114 $abc$42034$n151
.sym 2115 $abc$42034$n4115
.sym 2116 $abc$42034$n303
.sym 2117 $abc$42034$n147
.sym 2118 $abc$42034$n3201
.sym 2119 $abc$42034$n302
.sym 2120 r_adc_master_tx_buffer_2[12][5]
.sym 2121 r_adc_master_tx_buffer_2[13][4]
.sym 2342 $abc$42034$n3383
.sym 2345 $abc$42034$n3379
.sym 2346 r_adc_master_tx_buffer_2[85][6]
.sym 2548 $undef
.sym 2570 $abc$42034$n5541
.sym 2575 r_adc_master_tx_buffer_2[12][2]
.sym 2688 blink_simple_LED2.r_clock_counter[1]
.sym 2800 blink_simple_LED2.r_clock_counter[2]
.sym 2801 blink_simple_LED2.r_clock_counter[3]
.sym 2802 blink_simple_LED2.r_clock_counter[4]
.sym 2803 blink_simple_LED2.r_clock_counter[5]
.sym 2804 blink_simple_LED2.r_clock_counter[6]
.sym 2805 blink_simple_LED2.r_clock_counter[7]
.sym 2912 blink_simple_LED2.r_clock_counter[8]
.sym 2913 blink_simple_LED2.r_clock_counter[9]
.sym 2914 blink_simple_LED2.r_clock_counter[10]
.sym 2915 blink_simple_LED2.r_clock_counter[11]
.sym 2916 blink_simple_LED2.r_clock_counter[12]
.sym 2917 blink_simple_LED2.r_clock_counter[13]
.sym 2918 blink_simple_LED2.r_clock_counter[14]
.sym 2919 blink_simple_LED2.r_clock_counter[15]
.sym 3026 blink_simple_LED2.r_clock_counter[16]
.sym 3027 blink_simple_LED2.r_clock_counter[17]
.sym 3028 blink_simple_LED2.r_clock_counter[18]
.sym 3029 blink_simple_LED2.r_clock_counter[19]
.sym 3030 blink_simple_LED2.r_clock_counter[20]
.sym 3031 blink_simple_LED2.r_clock_counter[21]
.sym 3032 blink_simple_LED2.r_clock_counter[22]
.sym 3033 blink_simple_LED2.r_clock_counter[23]
.sym 3113 spiMasterCS.r_CS_n
.sym 3118 spiMasterCS.SPI_Master_Inst.o_SPI_MOSI
.sym 3140 blink_simple_LED2.r_clock_counter[24]
.sym 3141 blink_simple_LED2.r_clock_counter[25]
.sym 3142 blink_simple_LED2.r_clock_counter[26]
.sym 3143 blink_simple_LED2.r_clock_counter[27]
.sym 3339 CLK$2
.sym 3489 blink_simple_LED2.outputStatus
.sym 3893 r_adc_master_tx_buffer_1[116][0]
.sym 4062 r_adc_master_tx_buffer_2[75][4]
.sym 4064 r_adc_master_tx_buffer_2[72][7]
.sym 4195 r_adc_master_tx_buffer_1[116][6]
.sym 4197 r_adc_master_tx_buffer_1[117][6]
.sym 4303 r_adc_master_rx_buffer_1[23]
.sym 4304 $false
.sym 4305 $false
.sym 4306 $false
.sym 4325 $abc$42034$n5654
.sym 4326 blink_simple_LED2.i_clk$2
.sym 4327 $false
.sym 4329 r_adc_master_tx_buffer_2[1][2]
.sym 4330 r_adc_master_tx_buffer_2[3][0]
.sym 4333 r_adc_master_tx_buffer_2[0][7]
.sym 4456 $false
.sym 4457 $false
.sym 4458 r_cycle_counter[0]
.sym 4459 $false
.sym 4460 $true
.sym 4461 blink_simple_LED2.i_clk$2
.sym 4462 $abc$42034$n266$2
.sym 4465 r_cycle_counter[2]
.sym 4466 r_cycle_counter[3]
.sym 4467 r_cycle_counter[4]
.sym 4468 r_cycle_counter[5]
.sym 4469 r_cycle_counter[6]
.sym 4470 r_cycle_counter[7]
.sym 4549 $abc$42034$n266$2
.sym 4550 r_cycle_counter[0]
.sym 4551 $false
.sym 4552 $false
.sym 4573 r_cycle_counter[1]
.sym 4574 $false
.sym 4575 $false
.sym 4576 $false
.sym 4579 $abc$42034$n247
.sym 4580 $false
.sym 4581 $false
.sym 4582 $false
.sym 4595 $abc$42034$n678
.sym 4596 blink_simple_LED2.i_clk$2
.sym 4597 $abc$42034$n266$2
.sym 4598 r_cycle_counter[8]
.sym 4599 r_cycle_counter[9]
.sym 4600 r_cycle_counter[10]
.sym 4601 r_cycle_counter[11]
.sym 4602 r_cycle_counter[12]
.sym 4603 r_cycle_counter[13]
.sym 4604 r_cycle_counter[14]
.sym 4605 r_cycle_counter[15]
.sym 4720 r_adc_master_tx_buffer_1[1][7]
.sym 4721 r_adc_master_tx_buffer_1[5][7]
.sym 4722 r_spi_master_tx_counter[2]
.sym 4723 r_spi_master_tx_counter[0]
.sym 4733 r_cycle_counter[16]
.sym 4734 r_cycle_counter[17]
.sym 4735 r_cycle_counter[18]
.sym 4736 r_cycle_counter[19]
.sym 4737 r_cycle_counter[20]
.sym 4738 r_cycle_counter[21]
.sym 4739 r_cycle_counter[22]
.sym 4740 r_cycle_counter[23]
.sym 4819 r_cycle_counter[18]
.sym 4820 r_cycle_counter[19]
.sym 4821 r_cycle_counter[20]
.sym 4822 r_cycle_counter[21]
.sym 4825 r_cycle_counter[20]
.sym 4826 $false
.sym 4827 $false
.sym 4828 $false
.sym 4837 r_cycle_counter[18]
.sym 4838 $false
.sym 4839 $false
.sym 4840 $false
.sym 4868 r_cycle_counter[24]
.sym 4869 r_cycle_counter[25]
.sym 4870 r_cycle_counter[26]
.sym 4871 r_cycle_counter[27]
.sym 4872 r_cycle_counter[28]
.sym 4873 r_cycle_counter[29]
.sym 4874 r_cycle_counter[30]
.sym 4875 r_cycle_counter[31]
.sym 4996 r_adc_master_rx_buffer_1[10]
.sym 4997 $false
.sym 4998 $false
.sym 4999 $false
.sym 5000 $abc$42034$n5747
.sym 5001 blink_simple_LED2.i_clk$2
.sym 5002 $false
.sym 5004 r_adc_master_tx_buffer_1[73][4]
.sym 5005 r_adc_master_tx_buffer_1[75][4]
.sym 5009 r_adc_master_tx_buffer_1[74][5]
.sym 5139 r_adc_master_tx_buffer_2[48][1]
.sym 5274 $abc$42034$n3553
.sym 5275 r_adc_master_tx_buffer_2[87][5]
.sym 5277 r_adc_master_tx_buffer_2[86][6]
.sym 5279 r_adc_master_tx_buffer_2[84][0]
.sym 5383 r_adc_master_rx_buffer_1[13]
.sym 5384 $false
.sym 5385 $false
.sym 5386 $false
.sym 5395 r_adc_master_rx_buffer_1[1]
.sym 5396 $false
.sym 5397 $false
.sym 5398 $false
.sym 5405 $abc$42034$n5731
.sym 5406 blink_simple_LED2.i_clk$2
.sym 5407 $false
.sym 5409 r_adc_master_tx_buffer_1[108][6]
.sym 5411 r_adc_master_tx_buffer_1[110][7]
.sym 5412 r_adc_master_tx_buffer_1[109][3]
.sym 5413 r_adc_master_tx_buffer_1[111][1]
.sym 5494 r_adc_master_tx_buffer_2[11][1]
.sym 5495 r_adc_master_tx_buffer_2[15][1]
.sym 5496 r_spi_master_tx_counter[0]
.sym 5497 r_spi_master_tx_counter[2]
.sym 5512 r_adc_master_rx_buffer_1[26]
.sym 5513 $false
.sym 5514 $false
.sym 5515 $false
.sym 5518 r_adc_master_rx_buffer_1[7]
.sym 5519 $false
.sym 5520 $false
.sym 5521 $false
.sym 5540 $abc$42034$n5735
.sym 5541 blink_simple_LED2.i_clk$2
.sym 5542 $false
.sym 5543 $abc$42034$n2877
.sym 5544 $abc$42034$n2878
.sym 5546 $abc$42034$n2879
.sym 5548 $abc$42034$n4601_1
.sym 5549 r_adc_master_tx_buffer_2[76][7]
.sym 5671 r_adc_master_rx_buffer_1[26]
.sym 5672 $false
.sym 5673 $false
.sym 5674 $false
.sym 5675 $abc$42034$n5730
.sym 5676 blink_simple_LED2.i_clk$2
.sym 5677 $false
.sym 5680 $abc$42034$n4190
.sym 5681 r_adc_master_tx_buffer_1[0][0]
.sym 5682 r_adc_master_tx_buffer_1[1][7]
.sym 5683 r_adc_master_tx_buffer_1[1][2]
.sym 5685 r_adc_master_tx_buffer_1[0][5]
.sym 5794 r_adc_master_rx_buffer_1[1]
.sym 5795 $false
.sym 5796 $false
.sym 5797 $false
.sym 5810 $abc$42034$n5732
.sym 5811 blink_simple_LED2.i_clk$2
.sym 5812 $false
.sym 5815 $abc$42034$n3809
.sym 5816 r_adc_master_tx_buffer_2[79][1]
.sym 5911 r_adc_master_rx_buffer_1[1]
.sym 5912 $false
.sym 5913 $false
.sym 5914 $false
.sym 5945 $abc$42034$n5747
.sym 5946 blink_simple_LED2.i_clk$2
.sym 5947 $false
.sym 5948 $abc$42034$n4311_1
.sym 5949 $abc$42034$n4309_1
.sym 5950 r_adc_master_tx_buffer_2[3][7]
.sym 6034 r_adc_master_tx_buffer_2[83][6]
.sym 6035 r_adc_master_tx_buffer_2[87][6]
.sym 6036 r_spi_master_tx_counter[2]
.sym 6037 r_spi_master_tx_counter[0]
.sym 6076 r_adc_master_rx_buffer_1[6]
.sym 6077 $false
.sym 6078 $false
.sym 6079 $false
.sym 6080 $abc$42034$n5750
.sym 6081 blink_simple_LED2.i_clk$2
.sym 6082 $false
.sym 6089 r_adc_master_tx_buffer_2[96][0]
.sym 6205 r_adc_master_rx_buffer_1[14]
.sym 6206 $false
.sym 6207 $false
.sym 6208 $false
.sym 6211 r_adc_master_rx_buffer_1[6]
.sym 6212 $false
.sym 6213 $false
.sym 6214 $false
.sym 6215 $abc$42034$n5749
.sym 6216 blink_simple_LED2.i_clk$2
.sym 6217 $false
.sym 6218 $abc$42034$n697
.sym 6219 $abc$42034$n153
.sym 6225 r_adc_master_rx_reading_counter[1]
.sym 6266 $true
.sym 6303 spiMasterADC.o_RX_Count[0]$2
.sym 6304 $false
.sym 6305 spiMasterADC.o_RX_Count[0]
.sym 6306 $false
.sym 6307 $false
.sym 6309 $auto$alumacc.cc:474:replace_alu$1749.C[2]
.sym 6311 $false
.sym 6312 spiMasterADC.o_RX_Count[1]
.sym 6316 $false
.sym 6317 $false
.sym 6318 spiMasterADC.o_RX_Count[2]
.sym 6319 $auto$alumacc.cc:474:replace_alu$1749.C[2]
.sym 6340 $false
.sym 6341 $false
.sym 6342 spiMasterADC.o_RX_Count[0]
.sym 6343 $false
.sym 6350 $abc$42034$n749
.sym 6351 blink_simple_LED2.i_clk$2
.sym 6352 spiMasterADC.r_CS_n
.sym 6355 r_adc_master_rx_reading_counter[2]
.sym 6356 r_adc_master_rx_reading_counter[3]
.sym 6357 r_adc_master_rx_reading_counter[4]
.sym 6358 r_adc_master_rx_reading_counter[5]
.sym 6359 r_adc_master_rx_reading_counter[6]
.sym 6360 r_adc_master_rx_reading_counter[7]
.sym 6439 r_adc_master_rx_reading_counter[2]
.sym 6440 $false
.sym 6441 $false
.sym 6442 $false
.sym 6445 r_adc_master_tx_buffer_2[8][5]
.sym 6446 r_adc_master_tx_buffer_2[12][5]
.sym 6447 r_spi_master_tx_counter[0]
.sym 6448 r_spi_master_tx_counter[2]
.sym 6451 r_adc_master_rx_reading_counter[6]
.sym 6452 $false
.sym 6453 $false
.sym 6454 $false
.sym 6457 r_adc_master_rx_reading_counter[5]
.sym 6458 $false
.sym 6459 $false
.sym 6460 $false
.sym 6463 r_adc_master_rx_reading_counter[5]
.sym 6464 r_adc_master_rx_reading_counter[6]
.sym 6465 r_adc_master_rx_reading_counter[7]
.sym 6466 $false
.sym 6469 r_adc_master_rx_reading_counter[7]
.sym 6470 $false
.sym 6471 $false
.sym 6472 $false
.sym 6475 r_adc_master_rx_buffer_1[29]
.sym 6476 $false
.sym 6477 $false
.sym 6478 $false
.sym 6481 r_adc_master_rx_buffer_1[20]
.sym 6482 $false
.sym 6483 $false
.sym 6484 $false
.sym 6485 $abc$42034$n5732
.sym 6486 blink_simple_LED2.i_clk$2
.sym 6487 $false
.sym 6488 $abc$42034$n150
.sym 6490 $abc$42034$n3996
.sym 6491 $abc$42034$n148
.sym 6492 $abc$42034$n154
.sym 6493 r_adc_master_tx_buffer_1[74][7]
.sym 6494 r_adc_master_tx_buffer_1[72][1]
.sym 6495 r_adc_master_tx_buffer_1[74][2]
.sym 6536 $true
.sym 6573 $abc$42034$n154$2
.sym 6574 $false
.sym 6575 $abc$42034$n154
.sym 6576 $false
.sym 6577 $false
.sym 6579 $auto$alumacc.cc:474:replace_alu$1633.C[2]
.sym 6581 $true$2
.sym 6582 $abc$42034$n153
.sym 6585 $auto$alumacc.cc:474:replace_alu$1633.C[3]
.sym 6587 $true$2
.sym 6588 $abc$42034$n151
.sym 6591 $auto$alumacc.cc:474:replace_alu$1633.C[4]
.sym 6593 $true$2
.sym 6594 $abc$42034$n150
.sym 6597 $auto$alumacc.cc:474:replace_alu$1633.C[5]
.sym 6599 $true$2
.sym 6600 $abc$42034$n148
.sym 6603 $auto$alumacc.cc:474:replace_alu$1633.C[6]
.sym 6605 $false
.sym 6606 $abc$42034$n147
.sym 6609 $auto$alumacc.cc:474:replace_alu$1633.C[7]
.sym 6611 $false
.sym 6612 $abc$42034$n303
.sym 6615 $abc$42034$n5545
.sym 6617 $false
.sym 6618 $abc$42034$n302
.sym 6623 r_adc_master_tx_buffer_2[99][0]
.sym 6626 r_adc_master_tx_buffer_2[97][2]
.sym 6630 r_adc_master_tx_buffer_2[98][0]
.sym 6709 $abc$42034$n3201
.sym 6710 $abc$42034$n3203
.sym 6711 $abc$42034$n3384
.sym 6712 $abc$42034$n5545
.sym 6727 $abc$42034$n3201
.sym 6728 $abc$42034$n3380
.sym 6729 $abc$42034$n5541
.sym 6730 $abc$42034$n3383
.sym 6733 r_adc_master_rx_buffer_1[22]
.sym 6734 $false
.sym 6735 $false
.sym 6736 $false
.sym 6755 $abc$42034$n5750
.sym 6756 blink_simple_LED2.i_clk$2
.sym 6757 $false
.sym 6761 r_adc_master_tx_buffer_2[9][4]
.sym 6762 r_adc_master_tx_buffer_2[8][5]
.sym 6806 $true
.sym 6843 $abc$42034$n154$3
.sym 6844 $false
.sym 6845 $abc$42034$n154
.sym 6846 $false
.sym 6847 $false
.sym 6849 $auto$alumacc.cc:474:replace_alu$1677.C[2]
.sym 6851 $false
.sym 6852 $abc$42034$n153
.sym 6855 $auto$alumacc.cc:474:replace_alu$1677.C[3]
.sym 6857 $false
.sym 6858 $abc$42034$n151
.sym 6861 $auto$alumacc.cc:474:replace_alu$1677.C[4]
.sym 6863 $false
.sym 6864 $abc$42034$n150
.sym 6867 $auto$alumacc.cc:474:replace_alu$1677.C[5]
.sym 6869 $false
.sym 6870 $abc$42034$n148
.sym 6873 $auto$alumacc.cc:474:replace_alu$1677.C[6]
.sym 6875 $false
.sym 6876 $abc$42034$n147
.sym 6879 $auto$alumacc.cc:474:replace_alu$1677.C[7]
.sym 6881 $false
.sym 6882 $abc$42034$n303
.sym 6885 $abc$42034$n5541$2
.sym 6887 $false
.sym 6888 $abc$42034$n302
.sym 6893 r_adc_master_tx_buffer_2[63][1]
.sym 6895 r_adc_master_tx_buffer_2[62][5]
.sym 6896 r_adc_master_tx_buffer_2[61][3]
.sym 6897 r_adc_master_tx_buffer_2[63][0]
.sym 6899 r_adc_master_tx_buffer_2[63][5]
.sym 6900 r_adc_master_tx_buffer_2[62][7]
.sym 6982 $abc$42034$n5541$2
.sym 7009 r_adc_master_rx_buffer_1[26]
.sym 7010 $false
.sym 7011 $false
.sym 7012 $false
.sym 7025 $abc$42034$n5732
.sym 7026 blink_simple_LED2.i_clk$2
.sym 7027 $false
.sym 7031 r_adc_master_tx_buffer_1[4][5]
.sym 7138 blink_simple_LED2.r_clock_counter[1]
.sym 7139 $false
.sym 7140 $false
.sym 7141 $false
.sym 7160 blink_simple_LED2.r_clock_counter[0]
.sym 7161 blink_simple_LED2.i_clk$2
.sym 7162 $false
.sym 7165 r_adc_master_tx_buffer_2[1][7]
.sym 7168 r_adc_master_tx_buffer_2[1][6]
.sym 7211 $true
.sym 7248 blink_simple_LED2.r_clock_counter[0]$2
.sym 7249 $false
.sym 7250 blink_simple_LED2.r_clock_counter[0]
.sym 7251 $false
.sym 7252 $false
.sym 7254 $auto$alumacc.cc:474:replace_alu$1746.C[2]
.sym 7256 $false
.sym 7257 blink_simple_LED2.r_clock_counter[1]
.sym 7260 $auto$alumacc.cc:474:replace_alu$1746.C[3]
.sym 7261 $false
.sym 7262 $false
.sym 7263 blink_simple_LED2.r_clock_counter[2]
.sym 7264 $auto$alumacc.cc:474:replace_alu$1746.C[2]
.sym 7266 $auto$alumacc.cc:474:replace_alu$1746.C[4]
.sym 7267 $false
.sym 7268 $false
.sym 7269 blink_simple_LED2.r_clock_counter[3]
.sym 7270 $auto$alumacc.cc:474:replace_alu$1746.C[3]
.sym 7272 $auto$alumacc.cc:474:replace_alu$1746.C[5]
.sym 7273 $false
.sym 7274 $false
.sym 7275 blink_simple_LED2.r_clock_counter[4]
.sym 7276 $auto$alumacc.cc:474:replace_alu$1746.C[4]
.sym 7278 $auto$alumacc.cc:474:replace_alu$1746.C[6]
.sym 7279 $false
.sym 7280 $false
.sym 7281 blink_simple_LED2.r_clock_counter[5]
.sym 7282 $auto$alumacc.cc:474:replace_alu$1746.C[5]
.sym 7284 $auto$alumacc.cc:474:replace_alu$1746.C[7]
.sym 7285 $false
.sym 7286 $false
.sym 7287 blink_simple_LED2.r_clock_counter[6]
.sym 7288 $auto$alumacc.cc:474:replace_alu$1746.C[6]
.sym 7290 $auto$alumacc.cc:474:replace_alu$1746.C[8]
.sym 7291 $false
.sym 7292 $false
.sym 7293 blink_simple_LED2.r_clock_counter[7]
.sym 7294 $auto$alumacc.cc:474:replace_alu$1746.C[7]
.sym 7295 $true
.sym 7296 blink_simple_LED2.i_clk$2
.sym 7297 $false
.sym 7298 r_adc_master_tx_buffer_2[80][0]
.sym 7346 $auto$alumacc.cc:474:replace_alu$1746.C[8]
.sym 7383 $auto$alumacc.cc:474:replace_alu$1746.C[9]
.sym 7384 $false
.sym 7385 $false
.sym 7386 blink_simple_LED2.r_clock_counter[8]
.sym 7387 $auto$alumacc.cc:474:replace_alu$1746.C[8]
.sym 7389 $auto$alumacc.cc:474:replace_alu$1746.C[10]
.sym 7390 $false
.sym 7391 $false
.sym 7392 blink_simple_LED2.r_clock_counter[9]
.sym 7393 $auto$alumacc.cc:474:replace_alu$1746.C[9]
.sym 7395 $auto$alumacc.cc:474:replace_alu$1746.C[11]
.sym 7396 $false
.sym 7397 $false
.sym 7398 blink_simple_LED2.r_clock_counter[10]
.sym 7399 $auto$alumacc.cc:474:replace_alu$1746.C[10]
.sym 7401 $auto$alumacc.cc:474:replace_alu$1746.C[12]
.sym 7402 $false
.sym 7403 $false
.sym 7404 blink_simple_LED2.r_clock_counter[11]
.sym 7405 $auto$alumacc.cc:474:replace_alu$1746.C[11]
.sym 7407 $auto$alumacc.cc:474:replace_alu$1746.C[13]
.sym 7408 $false
.sym 7409 $false
.sym 7410 blink_simple_LED2.r_clock_counter[12]
.sym 7411 $auto$alumacc.cc:474:replace_alu$1746.C[12]
.sym 7413 $auto$alumacc.cc:474:replace_alu$1746.C[14]
.sym 7414 $false
.sym 7415 $false
.sym 7416 blink_simple_LED2.r_clock_counter[13]
.sym 7417 $auto$alumacc.cc:474:replace_alu$1746.C[13]
.sym 7419 $auto$alumacc.cc:474:replace_alu$1746.C[15]
.sym 7420 $false
.sym 7421 $false
.sym 7422 blink_simple_LED2.r_clock_counter[14]
.sym 7423 $auto$alumacc.cc:474:replace_alu$1746.C[14]
.sym 7425 $auto$alumacc.cc:474:replace_alu$1746.C[16]
.sym 7426 $false
.sym 7427 $false
.sym 7428 blink_simple_LED2.r_clock_counter[15]
.sym 7429 $auto$alumacc.cc:474:replace_alu$1746.C[15]
.sym 7430 $true
.sym 7431 blink_simple_LED2.i_clk$2
.sym 7432 $false
.sym 7439 r_adc_master_tx_buffer_2[48][0]
.sym 7481 $auto$alumacc.cc:474:replace_alu$1746.C[16]
.sym 7518 $auto$alumacc.cc:474:replace_alu$1746.C[17]
.sym 7519 $false
.sym 7520 $false
.sym 7521 blink_simple_LED2.r_clock_counter[16]
.sym 7522 $auto$alumacc.cc:474:replace_alu$1746.C[16]
.sym 7524 $auto$alumacc.cc:474:replace_alu$1746.C[18]
.sym 7525 $false
.sym 7526 $false
.sym 7527 blink_simple_LED2.r_clock_counter[17]
.sym 7528 $auto$alumacc.cc:474:replace_alu$1746.C[17]
.sym 7530 $auto$alumacc.cc:474:replace_alu$1746.C[19]
.sym 7531 $false
.sym 7532 $false
.sym 7533 blink_simple_LED2.r_clock_counter[18]
.sym 7534 $auto$alumacc.cc:474:replace_alu$1746.C[18]
.sym 7536 $auto$alumacc.cc:474:replace_alu$1746.C[20]
.sym 7537 $false
.sym 7538 $false
.sym 7539 blink_simple_LED2.r_clock_counter[19]
.sym 7540 $auto$alumacc.cc:474:replace_alu$1746.C[19]
.sym 7542 $auto$alumacc.cc:474:replace_alu$1746.C[21]
.sym 7543 $false
.sym 7544 $false
.sym 7545 blink_simple_LED2.r_clock_counter[20]
.sym 7546 $auto$alumacc.cc:474:replace_alu$1746.C[20]
.sym 7548 $auto$alumacc.cc:474:replace_alu$1746.C[22]
.sym 7549 $false
.sym 7550 $false
.sym 7551 blink_simple_LED2.r_clock_counter[21]
.sym 7552 $auto$alumacc.cc:474:replace_alu$1746.C[21]
.sym 7554 $auto$alumacc.cc:474:replace_alu$1746.C[23]
.sym 7555 $false
.sym 7556 $false
.sym 7557 blink_simple_LED2.r_clock_counter[22]
.sym 7558 $auto$alumacc.cc:474:replace_alu$1746.C[22]
.sym 7560 $auto$alumacc.cc:474:replace_alu$1746.C[24]
.sym 7561 $false
.sym 7562 $false
.sym 7563 blink_simple_LED2.r_clock_counter[23]
.sym 7564 $auto$alumacc.cc:474:replace_alu$1746.C[23]
.sym 7565 $true
.sym 7566 blink_simple_LED2.i_clk$2
.sym 7567 $false
.sym 7616 $auto$alumacc.cc:474:replace_alu$1746.C[24]
.sym 7653 $auto$alumacc.cc:474:replace_alu$1746.C[25]
.sym 7654 $false
.sym 7655 $false
.sym 7656 blink_simple_LED2.r_clock_counter[24]
.sym 7657 $auto$alumacc.cc:474:replace_alu$1746.C[24]
.sym 7659 $auto$alumacc.cc:474:replace_alu$1746.C[26]
.sym 7660 $false
.sym 7661 $false
.sym 7662 blink_simple_LED2.r_clock_counter[25]
.sym 7663 $auto$alumacc.cc:474:replace_alu$1746.C[25]
.sym 7665 $auto$alumacc.cc:474:replace_alu$1746.C[27]
.sym 7666 $false
.sym 7667 $false
.sym 7668 blink_simple_LED2.r_clock_counter[26]
.sym 7669 $auto$alumacc.cc:474:replace_alu$1746.C[26]
.sym 7672 $false
.sym 7673 $false
.sym 7674 blink_simple_LED2.r_clock_counter[27]
.sym 7675 $auto$alumacc.cc:474:replace_alu$1746.C[27]
.sym 7700 $true
.sym 7701 blink_simple_LED2.i_clk$2
.sym 7702 $false
.sym 7705 spiMasterCS.SPI_Master_Inst.o_SPI_Clk
.sym 7977 r_blink_enable_2
.sym 8101 r_blink_enable_2
.sym 8102 blink_simple_LED2.r_clock_counter[27]
.sym 8103 $false
.sym 8104 $false
.sym 8105 $true
.sym 8106 blink_simple_LED2.i_clk$2
.sym 8107 $false
.sym 8228 spiMasterADC.SPI_Master_Inst.o_SPI_Clk
.sym 8355 r_adc_master_tx_buffer_2[74][7]
.sym 8495 r_adc_master_rx_buffer_1[24]
.sym 8496 $false
.sym 8497 $false
.sym 8498 $false
.sym 8505 $abc$42034$n5725
.sym 8506 blink_simple_LED2.i_clk$2
.sym 8507 $false
.sym 8508 $abc$42034$n3451
.sym 8510 r_adc_master_tx_buffer_1[113][6]
.sym 8511 r_adc_master_tx_buffer_1[112][6]
.sym 8514 r_adc_master_tx_buffer_1[112][0]
.sym 8606 r_adc_master_rx_buffer_1[4]
.sym 8607 $false
.sym 8608 $false
.sym 8609 $false
.sym 8618 r_adc_master_rx_buffer_1[31]
.sym 8619 $false
.sym 8620 $false
.sym 8621 $false
.sym 8628 $abc$42034$n5747
.sym 8629 blink_simple_LED2.i_clk$2
.sym 8630 $false
.sym 8633 $abc$42034$n5382_1
.sym 8634 $abc$42034$n5381_1
.sym 8635 r_adc_master_tx_buffer_1[78][5]
.sym 8637 r_adc_master_tx_buffer_1[76][1]
.sym 8717 r_adc_master_rx_buffer_1[30]
.sym 8718 $false
.sym 8719 $false
.sym 8720 $false
.sym 8729 r_adc_master_rx_buffer_1[22]
.sym 8730 $false
.sym 8731 $false
.sym 8732 $false
.sym 8751 $abc$42034$n5725
.sym 8752 blink_simple_LED2.i_clk$2
.sym 8753 $false
.sym 8755 $abc$42034$n248
.sym 8757 r_adc_master_tx_buffer_1[120][5]
.sym 8761 r_adc_master_tx_buffer_1[120][2]
.sym 8834 r_adc_master_rx_buffer_1[18]
.sym 8835 $false
.sym 8836 $false
.sym 8837 $false
.sym 8840 r_adc_master_rx_buffer_1[0]
.sym 8841 $false
.sym 8842 $false
.sym 8843 $false
.sym 8858 r_adc_master_rx_buffer_1[31]
.sym 8859 $false
.sym 8860 $false
.sym 8861 $false
.sym 8874 $abc$42034$n5729
.sym 8875 blink_simple_LED2.i_clk$2
.sym 8876 $false
.sym 8877 $abc$42034$n3214
.sym 8878 $abc$42034$n245
.sym 8879 $abc$42034$n3209
.sym 8880 $abc$42034$n244
.sym 8881 $abc$42034$n5590
.sym 8882 $abc$42034$n5557
.sym 8883 $abc$42034$n242
.sym 8884 $abc$42034$n5592
.sym 8913 $true
.sym 8950 r_cycle_counter[0]$2
.sym 8951 $false
.sym 8952 r_cycle_counter[0]
.sym 8953 $false
.sym 8954 $false
.sym 8956 $auto$alumacc.cc:474:replace_alu$1722.C[2]
.sym 8958 $false
.sym 8959 r_cycle_counter[1]
.sym 8962 $auto$alumacc.cc:474:replace_alu$1722.C[3]
.sym 8963 $false
.sym 8964 $false
.sym 8965 r_cycle_counter[2]
.sym 8966 $auto$alumacc.cc:474:replace_alu$1722.C[2]
.sym 8968 $auto$alumacc.cc:474:replace_alu$1722.C[4]
.sym 8969 $false
.sym 8970 $false
.sym 8971 r_cycle_counter[3]
.sym 8972 $auto$alumacc.cc:474:replace_alu$1722.C[3]
.sym 8974 $auto$alumacc.cc:474:replace_alu$1722.C[5]
.sym 8975 $false
.sym 8976 $false
.sym 8977 r_cycle_counter[4]
.sym 8978 $auto$alumacc.cc:474:replace_alu$1722.C[4]
.sym 8980 $auto$alumacc.cc:474:replace_alu$1722.C[6]
.sym 8981 $false
.sym 8982 $false
.sym 8983 r_cycle_counter[5]
.sym 8984 $auto$alumacc.cc:474:replace_alu$1722.C[5]
.sym 8986 $auto$alumacc.cc:474:replace_alu$1722.C[7]
.sym 8987 $false
.sym 8988 $false
.sym 8989 r_cycle_counter[6]
.sym 8990 $auto$alumacc.cc:474:replace_alu$1722.C[6]
.sym 8992 $auto$alumacc.cc:474:replace_alu$1722.C[8]
.sym 8993 $false
.sym 8994 $false
.sym 8995 r_cycle_counter[7]
.sym 8996 $auto$alumacc.cc:474:replace_alu$1722.C[7]
.sym 8997 $true
.sym 8998 blink_simple_LED2.i_clk$2
.sym 8999 $abc$42034$n266$2
.sym 9001 $abc$42034$n236
.sym 9002 $abc$42034$n227
.sym 9003 $abc$42034$n3213
.sym 9004 $abc$42034$n5560
.sym 9005 $abc$42034$n3208
.sym 9006 $abc$42034$n5596
.sym 9007 r_adc_master_tx_buffer_2[59][1]
.sym 9036 $auto$alumacc.cc:474:replace_alu$1722.C[8]
.sym 9073 $auto$alumacc.cc:474:replace_alu$1722.C[9]
.sym 9074 $false
.sym 9075 $false
.sym 9076 r_cycle_counter[8]
.sym 9077 $auto$alumacc.cc:474:replace_alu$1722.C[8]
.sym 9079 $auto$alumacc.cc:474:replace_alu$1722.C[10]
.sym 9080 $false
.sym 9081 $false
.sym 9082 r_cycle_counter[9]
.sym 9083 $auto$alumacc.cc:474:replace_alu$1722.C[9]
.sym 9085 $auto$alumacc.cc:474:replace_alu$1722.C[11]
.sym 9086 $false
.sym 9087 $false
.sym 9088 r_cycle_counter[10]
.sym 9089 $auto$alumacc.cc:474:replace_alu$1722.C[10]
.sym 9091 $auto$alumacc.cc:474:replace_alu$1722.C[12]
.sym 9092 $false
.sym 9093 $false
.sym 9094 r_cycle_counter[11]
.sym 9095 $auto$alumacc.cc:474:replace_alu$1722.C[11]
.sym 9097 $auto$alumacc.cc:474:replace_alu$1722.C[13]
.sym 9098 $false
.sym 9099 $false
.sym 9100 r_cycle_counter[12]
.sym 9101 $auto$alumacc.cc:474:replace_alu$1722.C[12]
.sym 9103 $auto$alumacc.cc:474:replace_alu$1722.C[14]
.sym 9104 $false
.sym 9105 $false
.sym 9106 r_cycle_counter[13]
.sym 9107 $auto$alumacc.cc:474:replace_alu$1722.C[13]
.sym 9109 $auto$alumacc.cc:474:replace_alu$1722.C[15]
.sym 9110 $false
.sym 9111 $false
.sym 9112 r_cycle_counter[14]
.sym 9113 $auto$alumacc.cc:474:replace_alu$1722.C[14]
.sym 9115 $auto$alumacc.cc:474:replace_alu$1722.C[16]
.sym 9116 $false
.sym 9117 $false
.sym 9118 r_cycle_counter[15]
.sym 9119 $auto$alumacc.cc:474:replace_alu$1722.C[15]
.sym 9120 $true
.sym 9121 blink_simple_LED2.i_clk$2
.sym 9122 $abc$42034$n266$2
.sym 9123 $abc$42034$n223
.sym 9124 $abc$42034$n3205
.sym 9125 $abc$42034$n3210
.sym 9126 $abc$42034$n215
.sym 9127 $abc$42034$n3212
.sym 9128 $abc$42034$n224
.sym 9129 $abc$42034$n220
.sym 9130 r_adc_master_tx_buffer_1[116][2]
.sym 9159 $auto$alumacc.cc:474:replace_alu$1722.C[16]
.sym 9196 $auto$alumacc.cc:474:replace_alu$1722.C[17]
.sym 9197 $false
.sym 9198 $false
.sym 9199 r_cycle_counter[16]
.sym 9200 $auto$alumacc.cc:474:replace_alu$1722.C[16]
.sym 9202 $auto$alumacc.cc:474:replace_alu$1722.C[18]
.sym 9203 $false
.sym 9204 $false
.sym 9205 r_cycle_counter[17]
.sym 9206 $auto$alumacc.cc:474:replace_alu$1722.C[17]
.sym 9208 $auto$alumacc.cc:474:replace_alu$1722.C[19]
.sym 9209 $false
.sym 9210 $false
.sym 9211 r_cycle_counter[18]
.sym 9212 $auto$alumacc.cc:474:replace_alu$1722.C[18]
.sym 9214 $auto$alumacc.cc:474:replace_alu$1722.C[20]
.sym 9215 $false
.sym 9216 $false
.sym 9217 r_cycle_counter[19]
.sym 9218 $auto$alumacc.cc:474:replace_alu$1722.C[19]
.sym 9220 $auto$alumacc.cc:474:replace_alu$1722.C[21]
.sym 9221 $false
.sym 9222 $false
.sym 9223 r_cycle_counter[20]
.sym 9224 $auto$alumacc.cc:474:replace_alu$1722.C[20]
.sym 9226 $auto$alumacc.cc:474:replace_alu$1722.C[22]
.sym 9227 $false
.sym 9228 $false
.sym 9229 r_cycle_counter[21]
.sym 9230 $auto$alumacc.cc:474:replace_alu$1722.C[21]
.sym 9232 $auto$alumacc.cc:474:replace_alu$1722.C[23]
.sym 9233 $false
.sym 9234 $false
.sym 9235 r_cycle_counter[22]
.sym 9236 $auto$alumacc.cc:474:replace_alu$1722.C[22]
.sym 9238 $auto$alumacc.cc:474:replace_alu$1722.C[24]
.sym 9239 $false
.sym 9240 $false
.sym 9241 r_cycle_counter[23]
.sym 9242 $auto$alumacc.cc:474:replace_alu$1722.C[23]
.sym 9243 $true
.sym 9244 blink_simple_LED2.i_clk$2
.sym 9245 $abc$42034$n266$2
.sym 9246 $abc$42034$n203
.sym 9247 $abc$42034$n3206
.sym 9248 $abc$42034$n206
.sym 9249 $abc$42034$n209
.sym 9250 $abc$42034$n208
.sym 9251 $abc$42034$n3207
.sym 9252 $abc$42034$n202
.sym 9253 r_adc_master_tx_buffer_1[64][1]
.sym 9282 $auto$alumacc.cc:474:replace_alu$1722.C[24]
.sym 9319 $auto$alumacc.cc:474:replace_alu$1722.C[25]
.sym 9320 $false
.sym 9321 $false
.sym 9322 r_cycle_counter[24]
.sym 9323 $auto$alumacc.cc:474:replace_alu$1722.C[24]
.sym 9325 $auto$alumacc.cc:474:replace_alu$1722.C[26]
.sym 9326 $false
.sym 9327 $false
.sym 9328 r_cycle_counter[25]
.sym 9329 $auto$alumacc.cc:474:replace_alu$1722.C[25]
.sym 9331 $auto$alumacc.cc:474:replace_alu$1722.C[27]
.sym 9332 $false
.sym 9333 $false
.sym 9334 r_cycle_counter[26]
.sym 9335 $auto$alumacc.cc:474:replace_alu$1722.C[26]
.sym 9337 $auto$alumacc.cc:474:replace_alu$1722.C[28]
.sym 9338 $false
.sym 9339 $false
.sym 9340 r_cycle_counter[27]
.sym 9341 $auto$alumacc.cc:474:replace_alu$1722.C[27]
.sym 9343 $auto$alumacc.cc:474:replace_alu$1722.C[29]
.sym 9344 $false
.sym 9345 $false
.sym 9346 r_cycle_counter[28]
.sym 9347 $auto$alumacc.cc:474:replace_alu$1722.C[28]
.sym 9349 $auto$alumacc.cc:474:replace_alu$1722.C[30]
.sym 9350 $false
.sym 9351 $false
.sym 9352 r_cycle_counter[29]
.sym 9353 $auto$alumacc.cc:474:replace_alu$1722.C[29]
.sym 9355 $auto$alumacc.cc:474:replace_alu$1722.C[31]
.sym 9356 $false
.sym 9357 $false
.sym 9358 r_cycle_counter[30]
.sym 9359 $auto$alumacc.cc:474:replace_alu$1722.C[30]
.sym 9362 $false
.sym 9363 $false
.sym 9364 r_cycle_counter[31]
.sym 9365 $auto$alumacc.cc:474:replace_alu$1722.C[31]
.sym 9366 $true
.sym 9367 blink_simple_LED2.i_clk$2
.sym 9368 $abc$42034$n266$2
.sym 9369 $abc$42034$n266
.sym 9370 $abc$42034$n205
.sym 9372 $abc$42034$n4211
.sym 9373 $abc$42034$n3557
.sym 9374 r_adc_master_tx_buffer_2[86][1]
.sym 9375 r_adc_master_tx_buffer_2[85][0]
.sym 9376 r_adc_master_tx_buffer_2[87][0]
.sym 9449 r_adc_master_rx_buffer_1[20]
.sym 9450 $false
.sym 9451 $false
.sym 9452 $false
.sym 9455 r_adc_master_rx_buffer_1[4]
.sym 9456 $false
.sym 9457 $false
.sym 9458 $false
.sym 9479 r_adc_master_rx_buffer_1[13]
.sym 9480 $false
.sym 9481 $false
.sym 9482 $false
.sym 9489 $abc$42034$n5697
.sym 9490 blink_simple_LED2.i_clk$2
.sym 9491 $false
.sym 9492 $abc$42034$n3554
.sym 9493 $abc$42034$n3812
.sym 9494 $abc$42034$n3552
.sym 9495 r_adc_master_tx_buffer_2[83][5]
.sym 9496 r_adc_master_tx_buffer_2[83][0]
.sym 9497 r_adc_master_tx_buffer_2[81][1]
.sym 9498 r_adc_master_tx_buffer_2[81][0]
.sym 9499 r_adc_master_tx_buffer_2[82][1]
.sym 9572 r_adc_master_rx_buffer_1[25]
.sym 9573 $false
.sym 9574 $false
.sym 9575 $false
.sym 9612 $abc$42034$n5741
.sym 9613 blink_simple_LED2.i_clk$2
.sym 9614 $false
.sym 9619 $abc$42034$n4032
.sym 9620 $abc$42034$n4143
.sym 9621 r_adc_master_tx_buffer_2[72][4]
.sym 9622 r_adc_master_tx_buffer_2[73][3]
.sym 9695 r_adc_master_tx_buffer_2[80][0]
.sym 9696 r_adc_master_tx_buffer_2[84][0]
.sym 9697 r_spi_master_tx_counter[0]
.sym 9698 r_spi_master_tx_counter[2]
.sym 9701 r_adc_master_rx_buffer_1[5]
.sym 9702 $false
.sym 9703 $false
.sym 9704 $false
.sym 9713 r_adc_master_rx_buffer_1[14]
.sym 9714 $false
.sym 9715 $false
.sym 9716 $false
.sym 9725 r_adc_master_rx_buffer_1[24]
.sym 9726 $false
.sym 9727 $false
.sym 9728 $false
.sym 9735 $abc$42034$n5750
.sym 9736 blink_simple_LED2.i_clk$2
.sym 9737 $false
.sym 9738 r_adc_master_tx_buffer_1[37][2]
.sym 9742 r_adc_master_tx_buffer_1[37][5]
.sym 9818 r_adc_master_rx_buffer_1[30]
.sym 9819 $false
.sym 9820 $false
.sym 9821 $false
.sym 9830 r_adc_master_rx_buffer_1[15]
.sym 9831 $false
.sym 9832 $false
.sym 9833 $false
.sym 9836 r_adc_master_rx_buffer_1[19]
.sym 9837 $false
.sym 9838 $false
.sym 9839 $false
.sym 9842 r_adc_master_rx_buffer_1[1]
.sym 9843 $false
.sym 9844 $false
.sym 9845 $false
.sym 9858 $abc$42034$n5720
.sym 9859 blink_simple_LED2.i_clk$2
.sym 9860 $false
.sym 9861 r_adc_master_tx_buffer_2[98][4]
.sym 9863 r_adc_master_tx_buffer_2[98][6]
.sym 9864 r_adc_master_tx_buffer_2[97][0]
.sym 9866 r_adc_master_tx_buffer_2[96][2]
.sym 9935 $abc$42034$n2878
.sym 9936 $abc$42034$n2879
.sym 9937 r_spi_master_tx_counter[1]
.sym 9938 $false
.sym 9941 r_adc_master_tx_buffer_2[1][2]
.sym 9942 r_adc_master_tx_buffer_2[5][2]
.sym 9943 r_spi_master_tx_counter[2]
.sym 9944 r_spi_master_tx_counter[0]
.sym 9953 r_adc_master_tx_buffer_2[0][2]
.sym 9954 r_adc_master_tx_buffer_2[4][2]
.sym 9955 r_spi_master_tx_counter[0]
.sym 9956 r_spi_master_tx_counter[2]
.sym 9965 r_adc_master_tx_buffer_2[72][7]
.sym 9966 r_adc_master_tx_buffer_2[76][7]
.sym 9967 r_spi_master_tx_counter[0]
.sym 9968 r_spi_master_tx_counter[2]
.sym 9971 r_adc_master_rx_buffer_1[31]
.sym 9972 $false
.sym 9973 $false
.sym 9974 $false
.sym 9981 $abc$42034$n5748
.sym 9982 blink_simple_LED2.i_clk$2
.sym 9983 $false
.sym 9984 r_adc_master_tx_buffer_1[26][4]
.sym 9987 r_adc_master_tx_buffer_1[25][6]
.sym 9988 r_adc_master_tx_buffer_1[27][6]
.sym 10070 r_adc_master_tx_buffer_1[0][5]
.sym 10071 r_adc_master_tx_buffer_1[4][5]
.sym 10072 r_spi_master_tx_counter[0]
.sym 10073 r_spi_master_tx_counter[2]
.sym 10076 r_adc_master_rx_buffer_1[24]
.sym 10077 $false
.sym 10078 $false
.sym 10079 $false
.sym 10082 r_adc_master_rx_buffer_1[23]
.sym 10083 $false
.sym 10084 $false
.sym 10085 $false
.sym 10088 r_adc_master_rx_buffer_1[18]
.sym 10089 $false
.sym 10090 $false
.sym 10091 $false
.sym 10100 r_adc_master_rx_buffer_1[29]
.sym 10101 $false
.sym 10102 $false
.sym 10103 $false
.sym 10104 $abc$42034$n5665
.sym 10105 blink_simple_LED2.i_clk$2
.sym 10106 $false
.sym 10108 $abc$42034$n3181
.sym 10109 $abc$42034$n3764
.sym 10111 r_adc_master_tx_buffer_1[23][5]
.sym 10113 r_adc_master_tx_buffer_1[21][5]
.sym 10193 r_adc_master_tx_buffer_2[75][1]
.sym 10194 r_adc_master_tx_buffer_2[79][1]
.sym 10195 r_spi_master_tx_counter[2]
.sym 10196 r_spi_master_tx_counter[0]
.sym 10199 r_adc_master_rx_buffer_1[1]
.sym 10200 $false
.sym 10201 $false
.sym 10202 $false
.sym 10227 $abc$42034$n5748
.sym 10228 blink_simple_LED2.i_clk$2
.sym 10229 $false
.sym 10232 $abc$42034$n5758
.sym 10233 $abc$42034$n3807
.sym 10234 r_adc_master_tx_buffer_2[29][2]
.sym 10235 r_adc_master_tx_buffer_2[28][2]
.sym 10304 r_adc_master_tx_buffer_2[82][6]
.sym 10305 r_adc_master_tx_buffer_2[86][6]
.sym 10306 r_spi_master_tx_counter[0]
.sym 10307 r_spi_master_tx_counter[2]
.sym 10310 $abc$42034$n4311_1
.sym 10311 $abc$42034$n4310_1
.sym 10312 r_spi_master_tx_counter[1]
.sym 10313 $false
.sym 10316 r_adc_master_rx_buffer_1[7]
.sym 10317 $false
.sym 10318 $false
.sym 10319 $false
.sym 10350 $abc$42034$n5729
.sym 10351 blink_simple_LED2.i_clk$2
.sym 10352 $false
.sym 10354 r_adc_master_tx_buffer_1[75][0]
.sym 10355 r_adc_master_tx_buffer_1[73][6]
.sym 10359 r_adc_master_tx_buffer_1[73][2]
.sym 10463 r_adc_master_rx_buffer_1[24]
.sym 10464 $false
.sym 10465 $false
.sym 10466 $false
.sym 10473 $abc$42034$n5753
.sym 10474 blink_simple_LED2.i_clk$2
.sym 10475 $false
.sym 10476 $abc$42034$n3611
.sym 10478 $abc$42034$n3610
.sym 10479 $abc$42034$n3723
.sym 10481 $abc$42034$n3606
.sym 10482 r_adc_master_tx_buffer_2[100][0]
.sym 10550 r_adc_master_rx_reading_counter[0]
.sym 10551 $abc$42034$n700
.sym 10552 $false
.sym 10553 $false
.sym 10556 r_adc_master_rx_reading_counter[1]
.sym 10557 $false
.sym 10558 $false
.sym 10559 $false
.sym 10592 $abc$42034$n153
.sym 10593 $false
.sym 10594 $false
.sym 10595 $false
.sym 10596 $abc$42034$n697
.sym 10597 blink_simple_LED2.i_clk$2
.sym 10598 $abc$42034$n71
.sym 10600 $abc$42034$n4618_1
.sym 10602 $abc$42034$n3384
.sym 10603 $abc$42034$n71
.sym 10606 r_adc_master_tx_buffer_2[5][7]
.sym 10635 $true
.sym 10672 r_adc_master_rx_reading_counter[0]$2
.sym 10673 $false
.sym 10674 r_adc_master_rx_reading_counter[0]
.sym 10675 $false
.sym 10676 $false
.sym 10678 $auto$alumacc.cc:474:replace_alu$1743.C[2]
.sym 10680 $false
.sym 10681 r_adc_master_rx_reading_counter[1]
.sym 10684 $auto$alumacc.cc:474:replace_alu$1743.C[3]
.sym 10685 $false
.sym 10686 $false
.sym 10687 r_adc_master_rx_reading_counter[2]
.sym 10688 $auto$alumacc.cc:474:replace_alu$1743.C[2]
.sym 10690 $auto$alumacc.cc:474:replace_alu$1743.C[4]
.sym 10691 $false
.sym 10692 $false
.sym 10693 r_adc_master_rx_reading_counter[3]
.sym 10694 $auto$alumacc.cc:474:replace_alu$1743.C[3]
.sym 10696 $auto$alumacc.cc:474:replace_alu$1743.C[5]
.sym 10697 $false
.sym 10698 $false
.sym 10699 r_adc_master_rx_reading_counter[4]
.sym 10700 $auto$alumacc.cc:474:replace_alu$1743.C[4]
.sym 10702 $auto$alumacc.cc:474:replace_alu$1743.C[6]
.sym 10703 $false
.sym 10704 $false
.sym 10705 r_adc_master_rx_reading_counter[5]
.sym 10706 $auto$alumacc.cc:474:replace_alu$1743.C[5]
.sym 10708 $auto$alumacc.cc:474:replace_alu$1743.C[7]
.sym 10709 $false
.sym 10710 $false
.sym 10711 r_adc_master_rx_reading_counter[6]
.sym 10712 $auto$alumacc.cc:474:replace_alu$1743.C[6]
.sym 10715 $false
.sym 10716 $false
.sym 10717 r_adc_master_rx_reading_counter[7]
.sym 10718 $auto$alumacc.cc:474:replace_alu$1743.C[7]
.sym 10719 $abc$42034$n700
.sym 10720 blink_simple_LED2.i_clk$2
.sym 10721 $abc$42034$n71
.sym 10722 r_adc_master_tx_buffer_1[43][6]
.sym 10724 r_adc_master_tx_buffer_1[40][2]
.sym 10796 r_adc_master_rx_reading_counter[3]
.sym 10797 $false
.sym 10798 $false
.sym 10799 $false
.sym 10808 r_adc_master_tx_buffer_2[9][4]
.sym 10809 r_adc_master_tx_buffer_2[13][4]
.sym 10810 r_spi_master_tx_counter[2]
.sym 10811 r_spi_master_tx_counter[0]
.sym 10814 r_adc_master_rx_reading_counter[4]
.sym 10815 $false
.sym 10816 $false
.sym 10817 $false
.sym 10820 r_adc_master_rx_reading_counter[0]
.sym 10821 $false
.sym 10822 $false
.sym 10823 $false
.sym 10826 r_adc_master_rx_buffer_1[15]
.sym 10827 $false
.sym 10828 $false
.sym 10829 $false
.sym 10832 r_adc_master_rx_buffer_1[25]
.sym 10833 $false
.sym 10834 $false
.sym 10835 $false
.sym 10838 r_adc_master_rx_buffer_1[10]
.sym 10839 $false
.sym 10840 $false
.sym 10841 $false
.sym 10842 $abc$42034$n5697
.sym 10843 blink_simple_LED2.i_clk$2
.sym 10844 $false
.sym 10845 $abc$42034$n3808
.sym 10846 $abc$42034$n3609
.sym 10848 $abc$42034$n3608
.sym 10849 $abc$42034$n3607
.sym 10850 r_adc_master_tx_buffer_2[74][1]
.sym 10851 r_adc_master_tx_buffer_2[75][5]
.sym 10919 r_adc_master_rx_buffer_1[0]
.sym 10920 $false
.sym 10921 $false
.sym 10922 $false
.sym 10937 r_adc_master_rx_buffer_1[18]
.sym 10938 $false
.sym 10939 $false
.sym 10940 $false
.sym 10961 r_adc_master_rx_buffer_1[8]
.sym 10962 $false
.sym 10963 $false
.sym 10964 $false
.sym 10965 $abc$42034$n5753
.sym 10966 blink_simple_LED2.i_clk$2
.sym 10967 $false
.sym 10969 $abc$42034$n3589
.sym 10970 $abc$42034$n4344_1
.sym 10973 r_adc_master_tx_buffer_2[5][6]
.sym 10974 r_adc_master_tx_buffer_2[7][0]
.sym 10975 r_adc_master_tx_buffer_2[6][4]
.sym 11060 r_adc_master_rx_buffer_1[20]
.sym 11061 $false
.sym 11062 $false
.sym 11063 $false
.sym 11066 r_adc_master_rx_buffer_1[29]
.sym 11067 $false
.sym 11068 $false
.sym 11069 $false
.sym 11088 $abc$42034$n5731
.sym 11089 blink_simple_LED2.i_clk$2
.sym 11090 $false
.sym 11091 r_adc_master_tx_buffer_2[78][1]
.sym 11093 r_adc_master_tx_buffer_2[77][5]
.sym 11094 r_adc_master_tx_buffer_2[77][3]
.sym 11097 r_adc_master_tx_buffer_2[76][4]
.sym 11165 r_adc_master_rx_buffer_1[1]
.sym 11166 $false
.sym 11167 $false
.sym 11168 $false
.sym 11177 r_adc_master_rx_buffer_1[13]
.sym 11178 $false
.sym 11179 $false
.sym 11180 $false
.sym 11183 r_adc_master_rx_buffer_1[19]
.sym 11184 $false
.sym 11185 $false
.sym 11186 $false
.sym 11189 r_adc_master_rx_buffer_1[0]
.sym 11190 $false
.sym 11191 $false
.sym 11192 $false
.sym 11201 r_adc_master_rx_buffer_1[5]
.sym 11202 $false
.sym 11203 $false
.sym 11204 $false
.sym 11207 r_adc_master_rx_buffer_1[15]
.sym 11208 $false
.sym 11209 $false
.sym 11210 $false
.sym 11211 $abc$42034$n5744
.sym 11212 blink_simple_LED2.i_clk$2
.sym 11213 $false
.sym 11214 r_adc_master_tx_buffer_1[57][5]
.sym 11216 r_adc_master_tx_buffer_1[56][4]
.sym 11306 r_adc_master_rx_buffer_1[29]
.sym 11307 $false
.sym 11308 $false
.sym 11309 $false
.sym 11334 $abc$42034$n5654
.sym 11335 blink_simple_LED2.i_clk$2
.sym 11336 $false
.sym 11344 $abc$42034$n3225
.sym 11423 r_adc_master_rx_buffer_1[23]
.sym 11424 $false
.sym 11425 $false
.sym 11426 $false
.sym 11441 r_adc_master_rx_buffer_1[22]
.sym 11442 $false
.sym 11443 $false
.sym 11444 $false
.sym 11457 $abc$42034$n5729
.sym 11458 blink_simple_LED2.i_clk$2
.sym 11459 $false
.sym 11460 $abc$42034$n929
.sym 11465 r_adc_master_tx_buffer_1[111][3]
.sym 11466 r_adc_master_tx_buffer_1[108][3]
.sym 11534 r_adc_master_rx_buffer_1[24]
.sym 11535 $false
.sym 11536 $false
.sym 11537 $false
.sym 11580 $abc$42034$n5749
.sym 11581 blink_simple_LED2.i_clk$2
.sym 11582 $false
.sym 11583 $abc$42034$n3629
.sym 11584 r_adc_master_tx_buffer_2[54][7]
.sym 11587 r_adc_master_tx_buffer_2[55][7]
.sym 11589 r_adc_master_tx_buffer_2[52][0]
.sym 11693 r_adc_master_rx_buffer_1[24]
.sym 11694 $false
.sym 11695 $false
.sym 11696 $false
.sym 11703 $abc$42034$n5741
.sym 11704 blink_simple_LED2.i_clk$2
.sym 11705 $false
.sym 11707 r_adc_master_tx_buffer_2[49][4]
.sym 11831 spiMasterCS.SPI_Master_Inst.r_SPI_Clk
.sym 11915 spiMasterCS.SPI_Master_Inst.r_SPI_Clk
.sym 11916 $false
.sym 11917 $false
.sym 11918 $false
.sym 11949 $true
.sym 11950 blink_simple_LED2.i_clk$2
.sym 11951 $abc$42034$n995$2
.sym 12173 r_blink_enable_2
.sym 12174 $false
.sym 12175 $false
.sym 12176 $false
.sym 12195 $true
.sym 12196 blink_simple_LED2.i_clk$2
.sym 12197 r_blink_enable_2
.sym 12246 spiMasterCS.SPI_Master_Inst.o_SPI_Clk
.sym 12273 spiMasterADC.SPI_Master_Inst.o_SPI_Clk
.sym 12276 PIN_12$2
.sym 12300 spiMasterADC.SPI_Master_Inst.r_SPI_Clk
.sym 12415 spiMasterADC.SPI_Master_Inst.r_SPI_Clk
.sym 12416 $false
.sym 12417 $false
.sym 12418 $false
.sym 12419 $true
.sym 12420 blink_simple_LED2.i_clk$2
.sym 12421 $abc$42034$n997$2
.sym 12426 $abc$42034$n4598_1
.sym 12427 $abc$42034$n3020
.sym 12428 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 12430 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 12572 r_adc_master_rx_buffer_1[15]
.sym 12573 $false
.sym 12574 $false
.sym 12575 $false
.sym 12582 $abc$42034$n5747
.sym 12583 blink_simple_LED2.i_clk$2
.sym 12584 $false
.sym 12589 $abc$42034$n4028
.sym 12591 r_adc_master_tx_buffer_2[79][4]
.sym 12592 r_adc_master_tx_buffer_2[78][7]
.sym 12659 r_adc_master_tx_buffer_1[112][0]
.sym 12660 r_adc_master_tx_buffer_1[116][0]
.sym 12661 r_spi_master_tx_counter[2]
.sym 12662 $false
.sym 12671 r_adc_master_rx_buffer_1[22]
.sym 12672 $false
.sym 12673 $false
.sym 12674 $false
.sym 12677 r_adc_master_rx_buffer_1[30]
.sym 12678 $false
.sym 12679 $false
.sym 12680 $false
.sym 12695 r_adc_master_rx_buffer_1[24]
.sym 12696 $false
.sym 12697 $false
.sym 12698 $false
.sym 12705 $abc$42034$n5723
.sym 12706 blink_simple_LED2.i_clk$2
.sym 12707 $false
.sym 12708 r_adc_master_tx_buffer_2[72][0]
.sym 12713 r_adc_master_tx_buffer_2[75][2]
.sym 12794 r_adc_master_tx_buffer_1[112][6]
.sym 12795 r_adc_master_tx_buffer_1[116][6]
.sym 12796 r_spi_master_tx_counter[0]
.sym 12797 $abc$42034$n5381_1
.sym 12800 r_adc_master_tx_buffer_1[113][6]
.sym 12801 r_adc_master_tx_buffer_1[117][6]
.sym 12802 r_spi_master_tx_counter[0]
.sym 12803 r_spi_master_tx_counter[2]
.sym 12806 r_adc_master_rx_buffer_1[13]
.sym 12807 $false
.sym 12808 $false
.sym 12809 $false
.sym 12818 r_adc_master_rx_buffer_1[25]
.sym 12819 $false
.sym 12820 $false
.sym 12821 $false
.sym 12828 $abc$42034$n5699
.sym 12829 blink_simple_LED2.i_clk$2
.sym 12830 $false
.sym 12832 r_adc_master_tx_buffer_1[5][5]
.sym 12834 r_adc_master_tx_buffer_1[5][2]
.sym 12836 r_adc_master_tx_buffer_1[4][7]
.sym 12911 r_cycle_counter[0]
.sym 12912 $false
.sym 12913 $false
.sym 12914 $false
.sym 12923 r_adc_master_rx_buffer_1[29]
.sym 12924 $false
.sym 12925 $false
.sym 12926 $false
.sym 12947 r_adc_master_rx_buffer_1[26]
.sym 12948 $false
.sym 12949 $false
.sym 12950 $false
.sym 12951 $abc$42034$n5728
.sym 12952 blink_simple_LED2.i_clk$2
.sym 12953 $false
.sym 13028 r_cycle_counter[0]
.sym 13029 r_cycle_counter[2]
.sym 13030 r_cycle_counter[4]
.sym 13031 r_cycle_counter[6]
.sym 13034 r_cycle_counter[2]
.sym 13035 $false
.sym 13036 $false
.sym 13037 $false
.sym 13040 r_cycle_counter[30]
.sym 13041 r_cycle_counter[1]
.sym 13042 r_cycle_counter[3]
.sym 13043 r_cycle_counter[5]
.sym 13046 r_cycle_counter[3]
.sym 13047 $false
.sym 13048 $false
.sym 13049 $false
.sym 13052 r_cycle_counter[5]
.sym 13053 $false
.sym 13054 $false
.sym 13055 $false
.sym 13058 r_cycle_counter[6]
.sym 13059 $false
.sym 13060 $false
.sym 13061 $false
.sym 13064 r_cycle_counter[4]
.sym 13065 $false
.sym 13066 $false
.sym 13067 $false
.sym 13070 r_cycle_counter[7]
.sym 13071 $false
.sym 13072 $false
.sym 13073 $false
.sym 13157 r_cycle_counter[8]
.sym 13158 $false
.sym 13159 $false
.sym 13160 $false
.sym 13163 r_cycle_counter[14]
.sym 13164 $false
.sym 13165 $false
.sym 13166 $false
.sym 13169 r_cycle_counter[8]
.sym 13170 r_cycle_counter[12]
.sym 13171 r_cycle_counter[10]
.sym 13172 r_cycle_counter[13]
.sym 13175 r_cycle_counter[10]
.sym 13176 $false
.sym 13177 $false
.sym 13178 $false
.sym 13181 r_cycle_counter[31]
.sym 13182 r_cycle_counter[9]
.sym 13183 r_cycle_counter[11]
.sym 13184 r_cycle_counter[7]
.sym 13187 r_cycle_counter[11]
.sym 13188 $false
.sym 13189 $false
.sym 13190 $false
.sym 13193 r_adc_master_rx_buffer_1[1]
.sym 13194 $false
.sym 13195 $false
.sym 13196 $false
.sym 13197 $abc$42034$n5743
.sym 13198 blink_simple_LED2.i_clk$2
.sym 13199 $false
.sym 13274 r_cycle_counter[17]
.sym 13275 $false
.sym 13276 $false
.sym 13277 $false
.sym 13280 $abc$42034$n3206
.sym 13281 $abc$42034$n3207
.sym 13282 $abc$42034$n3208
.sym 13283 $abc$42034$n3209
.sym 13286 $abc$42034$n3211
.sym 13287 $abc$42034$n3212
.sym 13288 $abc$42034$n3213
.sym 13289 $abc$42034$n3214
.sym 13292 r_cycle_counter[22]
.sym 13293 $false
.sym 13294 $false
.sym 13295 $false
.sym 13298 r_cycle_counter[14]
.sym 13299 r_cycle_counter[15]
.sym 13300 r_cycle_counter[16]
.sym 13301 r_cycle_counter[17]
.sym 13304 r_cycle_counter[16]
.sym 13305 $false
.sym 13306 $false
.sym 13307 $false
.sym 13310 r_cycle_counter[19]
.sym 13311 $false
.sym 13312 $false
.sym 13313 $false
.sym 13316 r_adc_master_rx_buffer_1[26]
.sym 13317 $false
.sym 13318 $false
.sym 13319 $false
.sym 13320 $abc$42034$n5725
.sym 13321 blink_simple_LED2.i_clk$2
.sym 13322 $false
.sym 13397 r_cycle_counter[30]
.sym 13398 $false
.sym 13399 $false
.sym 13400 $false
.sym 13403 r_cycle_counter[26]
.sym 13404 r_cycle_counter[27]
.sym 13405 r_cycle_counter[28]
.sym 13406 r_cycle_counter[29]
.sym 13409 r_cycle_counter[28]
.sym 13410 $false
.sym 13411 $false
.sym 13412 $false
.sym 13415 r_cycle_counter[26]
.sym 13416 $false
.sym 13417 $false
.sym 13418 $false
.sym 13421 r_cycle_counter[27]
.sym 13422 $false
.sym 13423 $false
.sym 13424 $false
.sym 13427 r_cycle_counter[22]
.sym 13428 r_cycle_counter[23]
.sym 13429 r_cycle_counter[24]
.sym 13430 r_cycle_counter[25]
.sym 13433 r_cycle_counter[31]
.sym 13434 $false
.sym 13435 $false
.sym 13436 $false
.sym 13439 r_adc_master_rx_buffer_1[25]
.sym 13440 $false
.sym 13441 $false
.sym 13442 $false
.sym 13443 $abc$42034$n5692
.sym 13444 blink_simple_LED2.i_clk$2
.sym 13445 $false
.sym 13446 $abc$42034$n5544
.sym 13447 $abc$42034$n212
.sym 13450 $abc$42034$n211
.sym 13451 r_adc_master_tx_buffer_1[83][4]
.sym 13520 $abc$42034$n3210
.sym 13521 $abc$42034$n3205
.sym 13522 $abc$42034$n5544
.sym 13523 $false
.sym 13526 r_cycle_counter[29]
.sym 13527 $false
.sym 13528 $false
.sym 13529 $false
.sym 13538 r_adc_master_tx_buffer_1[74][5]
.sym 13539 r_adc_master_tx_buffer_1[78][5]
.sym 13540 r_spi_master_tx_counter[0]
.sym 13541 r_spi_master_tx_counter[2]
.sym 13544 r_adc_master_tx_buffer_2[83][0]
.sym 13545 r_adc_master_tx_buffer_2[87][0]
.sym 13546 r_spi_master_tx_counter[2]
.sym 13547 r_spi_master_tx_counter[0]
.sym 13550 r_adc_master_rx_buffer_1[9]
.sym 13551 $false
.sym 13552 $false
.sym 13553 $false
.sym 13556 r_adc_master_rx_buffer_1[16]
.sym 13557 $false
.sym 13558 $false
.sym 13559 $false
.sym 13562 r_adc_master_rx_buffer_1[0]
.sym 13563 $false
.sym 13564 $false
.sym 13565 $false
.sym 13566 $abc$42034$n5750
.sym 13567 blink_simple_LED2.i_clk$2
.sym 13568 $false
.sym 13569 r_adc_master_tx_buffer_2[3][5]
.sym 13572 r_adc_master_tx_buffer_2[2][6]
.sym 13573 r_adc_master_tx_buffer_2[0][2]
.sym 13574 r_adc_master_tx_buffer_2[2][7]
.sym 13643 r_adc_master_tx_buffer_2[81][0]
.sym 13644 r_adc_master_tx_buffer_2[85][0]
.sym 13645 r_spi_master_tx_counter[2]
.sym 13646 r_spi_master_tx_counter[0]
.sym 13649 r_adc_master_tx_buffer_2[82][1]
.sym 13650 r_adc_master_tx_buffer_2[86][1]
.sym 13651 r_spi_master_tx_counter[0]
.sym 13652 r_spi_master_tx_counter[2]
.sym 13655 $abc$42034$n3553
.sym 13656 $abc$42034$n3554
.sym 13657 r_spi_master_tx_counter[1]
.sym 13658 $false
.sym 13661 r_adc_master_rx_buffer_1[5]
.sym 13662 $false
.sym 13663 $false
.sym 13664 $false
.sym 13667 r_adc_master_rx_buffer_1[0]
.sym 13668 $false
.sym 13669 $false
.sym 13670 $false
.sym 13673 r_adc_master_rx_buffer_1[17]
.sym 13674 $false
.sym 13675 $false
.sym 13676 $false
.sym 13679 r_adc_master_rx_buffer_1[16]
.sym 13680 $false
.sym 13681 $false
.sym 13682 $false
.sym 13685 r_adc_master_rx_buffer_1[9]
.sym 13686 $false
.sym 13687 $false
.sym 13688 $false
.sym 13689 $abc$42034$n5749
.sym 13690 blink_simple_LED2.i_clk$2
.sym 13691 $false
.sym 13692 r_adc_master_tx_buffer_2[85][7]
.sym 13693 r_adc_master_tx_buffer_2[84][7]
.sym 13695 r_adc_master_tx_buffer_2[84][6]
.sym 13699 r_adc_master_tx_buffer_2[84][2]
.sym 13790 r_adc_master_tx_buffer_2[72][4]
.sym 13791 r_adc_master_tx_buffer_2[76][4]
.sym 13792 r_spi_master_tx_counter[0]
.sym 13793 r_spi_master_tx_counter[2]
.sym 13796 r_adc_master_tx_buffer_2[83][5]
.sym 13797 r_adc_master_tx_buffer_2[87][5]
.sym 13798 r_spi_master_tx_counter[2]
.sym 13799 r_spi_master_tx_counter[0]
.sym 13802 r_adc_master_rx_buffer_1[28]
.sym 13803 $false
.sym 13804 $false
.sym 13805 $false
.sym 13808 r_adc_master_rx_buffer_1[19]
.sym 13809 $false
.sym 13810 $false
.sym 13811 $false
.sym 13812 $abc$42034$n5747
.sym 13813 blink_simple_LED2.i_clk$2
.sym 13814 $false
.sym 13818 r_adc_master_tx_buffer_1[96][7]
.sym 13819 r_adc_master_tx_buffer_1[99][0]
.sym 13820 r_adc_master_tx_buffer_1[99][5]
.sym 13822 r_adc_master_tx_buffer_1[97][5]
.sym 13889 r_adc_master_rx_buffer_1[18]
.sym 13890 $false
.sym 13891 $false
.sym 13892 $false
.sym 13913 r_adc_master_rx_buffer_1[21]
.sym 13914 $false
.sym 13915 $false
.sym 13916 $false
.sym 13935 $abc$42034$n5673
.sym 13936 blink_simple_LED2.i_clk$2
.sym 13937 $false
.sym 13938 $abc$42034$n4622_1
.sym 13939 $abc$42034$n5042_1
.sym 13941 $abc$42034$n4348_1
.sym 13942 r_adc_master_rx_buffer_1[18]
.sym 13943 r_adc_master_rx_buffer_1[2]
.sym 14012 r_adc_master_rx_buffer_1[12]
.sym 14013 $false
.sym 14014 $false
.sym 14015 $false
.sym 14024 r_adc_master_rx_buffer_1[14]
.sym 14025 $false
.sym 14026 $false
.sym 14027 $false
.sym 14030 r_adc_master_rx_buffer_1[16]
.sym 14031 $false
.sym 14032 $false
.sym 14033 $false
.sym 14042 r_adc_master_rx_buffer_1[26]
.sym 14043 $false
.sym 14044 $false
.sym 14045 $false
.sym 14058 $abc$42034$n5753
.sym 14059 blink_simple_LED2.i_clk$2
.sym 14060 $false
.sym 14061 $abc$42034$n4619_1
.sym 14062 r_adc_master_tx_buffer_2[6][6]
.sym 14063 r_adc_master_tx_buffer_2[6][7]
.sym 14064 r_adc_master_tx_buffer_2[7][5]
.sym 14065 r_adc_master_tx_buffer_2[7][7]
.sym 14066 r_adc_master_tx_buffer_2[4][7]
.sym 14067 r_adc_master_tx_buffer_2[6][5]
.sym 14068 r_adc_master_tx_buffer_2[5][3]
.sym 14135 r_adc_master_rx_buffer_1[12]
.sym 14136 $false
.sym 14137 $false
.sym 14138 $false
.sym 14153 r_adc_master_rx_buffer_1[22]
.sym 14154 $false
.sym 14155 $false
.sym 14156 $false
.sym 14159 r_adc_master_rx_buffer_1[6]
.sym 14160 $false
.sym 14161 $false
.sym 14162 $false
.sym 14181 $abc$42034$n5657
.sym 14182 blink_simple_LED2.i_clk$2
.sym 14183 $false
.sym 14184 r_adc_master_tx_buffer_1[57][7]
.sym 14185 r_adc_master_tx_buffer_1[59][4]
.sym 14186 r_adc_master_tx_buffer_1[58][7]
.sym 14188 r_adc_master_tx_buffer_1[57][6]
.sym 14190 r_adc_master_tx_buffer_1[56][1]
.sym 14264 r_adc_master_tx_buffer_2[73][3]
.sym 14265 r_adc_master_tx_buffer_2[77][3]
.sym 14266 r_spi_master_tx_counter[2]
.sym 14267 r_spi_master_tx_counter[0]
.sym 14270 r_adc_master_tx_buffer_2[59][1]
.sym 14271 r_adc_master_tx_buffer_2[63][1]
.sym 14272 r_spi_master_tx_counter[2]
.sym 14273 r_spi_master_tx_counter[0]
.sym 14282 r_adc_master_rx_buffer_1[5]
.sym 14283 $false
.sym 14284 $false
.sym 14285 $false
.sym 14294 r_adc_master_rx_buffer_1[21]
.sym 14295 $false
.sym 14296 $false
.sym 14297 $false
.sym 14304 $abc$42034$n5661
.sym 14305 blink_simple_LED2.i_clk$2
.sym 14306 $false
.sym 14307 $abc$42034$n4621_1
.sym 14311 $abc$42034$n5292_1
.sym 14314 r_adc_master_tx_buffer_2[97][1]
.sym 14393 $abc$42034$n4827_1
.sym 14394 $abc$42034$n3202
.sym 14395 $abc$42034$n3203
.sym 14396 $false
.sym 14399 $abc$42034$n3809
.sym 14400 $abc$42034$n3808
.sym 14401 r_spi_master_tx_counter[1]
.sym 14402 r_spi_master_tx_counter[4]
.sym 14405 r_adc_master_rx_buffer_1[18]
.sym 14406 $false
.sym 14407 $false
.sym 14408 $false
.sym 14411 r_adc_master_rx_buffer_1[26]
.sym 14412 $false
.sym 14413 $false
.sym 14414 $false
.sym 14427 $abc$42034$n5736
.sym 14428 blink_simple_LED2.i_clk$2
.sym 14429 $false
.sym 14430 $abc$42034$n4613_1
.sym 14431 $abc$42034$n4314_1
.sym 14432 $abc$42034$n4312_1
.sym 14435 $abc$42034$n3506
.sym 14436 $abc$42034$n4599_1
.sym 14437 r_adc_master_tx_buffer_2[103][1]
.sym 14510 r_adc_master_rx_buffer_1[0]
.sym 14511 $false
.sym 14512 $false
.sym 14513 $false
.sym 14516 r_adc_master_rx_buffer_1[22]
.sym 14517 $false
.sym 14518 $false
.sym 14519 $false
.sym 14540 r_adc_master_rx_buffer_1[18]
.sym 14541 $false
.sym 14542 $false
.sym 14543 $false
.sym 14550 $abc$42034$n5697
.sym 14551 blink_simple_LED2.i_clk$2
.sym 14552 $false
.sym 14553 $abc$42034$n4600_1
.sym 14554 $abc$42034$n749
.sym 14556 $abc$42034$n4159
.sym 14557 r_adc_master_tx_buffer_2[73][7]
.sym 14559 r_adc_master_tx_buffer_2[73][5]
.sym 14560 r_adc_master_tx_buffer_2[74][3]
.sym 14627 r_adc_master_tx_buffer_2[96][0]
.sym 14628 r_adc_master_tx_buffer_2[100][0]
.sym 14629 r_spi_master_tx_counter[0]
.sym 14630 r_spi_master_tx_counter[2]
.sym 14639 r_adc_master_tx_buffer_2[97][0]
.sym 14640 r_adc_master_tx_buffer_2[101][0]
.sym 14641 r_spi_master_tx_counter[2]
.sym 14642 r_spi_master_tx_counter[0]
.sym 14645 r_adc_master_tx_buffer_1[72][1]
.sym 14646 r_adc_master_tx_buffer_1[76][1]
.sym 14647 r_spi_master_tx_counter[0]
.sym 14648 r_spi_master_tx_counter[2]
.sym 14657 r_spi_master_tx_counter[1]
.sym 14658 $abc$42034$n3610
.sym 14659 $abc$42034$n3611
.sym 14660 $abc$42034$n3607
.sym 14663 r_adc_master_rx_buffer_1[24]
.sym 14664 $false
.sym 14665 $false
.sym 14666 $false
.sym 14673 $abc$42034$n5754
.sym 14674 blink_simple_LED2.i_clk$2
.sym 14675 $false
.sym 14676 $abc$42034$n4313_1
.sym 14678 r_adc_master_tx_buffer_2[81][5]
.sym 14679 r_adc_master_tx_buffer_2[80][5]
.sym 14680 r_adc_master_tx_buffer_2[82][5]
.sym 14681 r_adc_master_tx_buffer_2[81][7]
.sym 14682 r_adc_master_tx_buffer_2[80][6]
.sym 14683 r_adc_master_tx_buffer_2[81][6]
.sym 14756 r_adc_master_tx_buffer_2[1][7]
.sym 14757 r_adc_master_tx_buffer_2[5][7]
.sym 14758 r_spi_master_tx_counter[2]
.sym 14759 r_spi_master_tx_counter[0]
.sym 14768 r_adc_master_rx_reading_counter[0]
.sym 14769 r_adc_master_rx_reading_counter[1]
.sym 14770 r_adc_master_rx_reading_counter[2]
.sym 14771 $false
.sym 14774 $abc$42034$n3201
.sym 14775 $abc$42034$n3202
.sym 14776 $abc$42034$n3203
.sym 14777 $false
.sym 14792 r_adc_master_rx_buffer_1[23]
.sym 14793 $false
.sym 14794 $false
.sym 14795 $false
.sym 14796 $abc$42034$n5730
.sym 14797 blink_simple_LED2.i_clk$2
.sym 14798 $false
.sym 14800 $abc$42034$n3184
.sym 14802 $abc$42034$n4579_1
.sym 14803 $abc$42034$n3203
.sym 14804 $abc$42034$n4577_1
.sym 14805 $abc$42034$n3859
.sym 14806 r_adc_master_tx_buffer_1[62][7]
.sym 14873 r_adc_master_rx_buffer_1[6]
.sym 14874 $false
.sym 14875 $false
.sym 14876 $false
.sym 14885 r_adc_master_rx_buffer_1[26]
.sym 14886 $false
.sym 14887 $false
.sym 14888 $false
.sym 14919 $abc$42034$n5676
.sym 14920 blink_simple_LED2.i_clk$2
.sym 14921 $false
.sym 14922 $abc$42034$n2806
.sym 14923 r_adc_master_tx_buffer_2[100][5]
.sym 14924 r_adc_master_tx_buffer_2[102][6]
.sym 14925 r_adc_master_tx_buffer_2[100][2]
.sym 14926 r_adc_master_tx_buffer_2[101][0]
.sym 14928 r_adc_master_tx_buffer_2[103][0]
.sym 14929 r_adc_master_tx_buffer_2[102][0]
.sym 14996 r_adc_master_tx_buffer_2[74][1]
.sym 14997 r_adc_master_tx_buffer_2[78][1]
.sym 14998 r_spi_master_tx_counter[0]
.sym 14999 r_spi_master_tx_counter[2]
.sym 15002 r_adc_master_tx_buffer_2[98][0]
.sym 15003 r_adc_master_tx_buffer_2[102][0]
.sym 15004 r_spi_master_tx_counter[0]
.sym 15005 r_spi_master_tx_counter[2]
.sym 15014 r_adc_master_tx_buffer_2[99][0]
.sym 15015 r_adc_master_tx_buffer_2[103][0]
.sym 15016 r_spi_master_tx_counter[2]
.sym 15017 r_spi_master_tx_counter[0]
.sym 15020 $abc$42034$n3608
.sym 15021 $abc$42034$n3609
.sym 15022 r_spi_master_tx_counter[1]
.sym 15023 $abc$42034$n2801
.sym 15026 r_adc_master_rx_buffer_1[9]
.sym 15027 $false
.sym 15028 $false
.sym 15029 $false
.sym 15032 r_adc_master_rx_buffer_1[5]
.sym 15033 $false
.sym 15034 $false
.sym 15035 $false
.sym 15042 $abc$42034$n5747
.sym 15043 blink_simple_LED2.i_clk$2
.sym 15044 $false
.sym 15048 r_adc_master_tx_buffer_1[79][0]
.sym 15125 r_adc_master_tx_buffer_2[3][0]
.sym 15126 r_adc_master_tx_buffer_2[7][0]
.sym 15127 r_spi_master_tx_counter[2]
.sym 15128 r_spi_master_tx_counter[0]
.sym 15131 r_adc_master_tx_buffer_2[1][6]
.sym 15132 r_adc_master_tx_buffer_2[5][6]
.sym 15133 r_spi_master_tx_counter[2]
.sym 15134 r_spi_master_tx_counter[0]
.sym 15149 r_adc_master_rx_buffer_1[22]
.sym 15150 $false
.sym 15151 $false
.sym 15152 $false
.sym 15155 r_adc_master_rx_buffer_1[0]
.sym 15156 $false
.sym 15157 $false
.sym 15158 $false
.sym 15161 r_adc_master_rx_buffer_1[12]
.sym 15162 $false
.sym 15163 $false
.sym 15164 $false
.sym 15165 $abc$42034$n5730
.sym 15166 blink_simple_LED2.i_clk$2
.sym 15167 $false
.sym 15170 r_adc_master_tx_buffer_1[86][6]
.sym 15172 r_adc_master_tx_buffer_1[86][3]
.sym 15175 r_adc_master_tx_buffer_1[87][1]
.sym 15242 r_adc_master_rx_buffer_1[9]
.sym 15243 $false
.sym 15244 $false
.sym 15245 $false
.sym 15254 r_adc_master_rx_buffer_1[21]
.sym 15255 $false
.sym 15256 $false
.sym 15257 $false
.sym 15260 r_adc_master_rx_buffer_1[19]
.sym 15261 $false
.sym 15262 $false
.sym 15263 $false
.sym 15278 r_adc_master_rx_buffer_1[28]
.sym 15279 $false
.sym 15280 $false
.sym 15281 $false
.sym 15288 $abc$42034$n5748
.sym 15289 blink_simple_LED2.i_clk$2
.sym 15290 $false
.sym 15293 r_adc_master_tx_buffer_2[78][3]
.sym 15294 r_adc_master_tx_buffer_2[77][7]
.sym 15295 r_adc_master_tx_buffer_2[79][0]
.sym 15298 r_adc_master_tx_buffer_2[77][0]
.sym 15365 r_adc_master_rx_buffer_1[21]
.sym 15366 $false
.sym 15367 $false
.sym 15368 $false
.sym 15377 r_adc_master_rx_buffer_1[28]
.sym 15378 $false
.sym 15379 $false
.sym 15380 $false
.sym 15411 $abc$42034$n5686
.sym 15412 blink_simple_LED2.i_clk$2
.sym 15413 $false
.sym 15421 $abc$42034$n3224
.sym 15450 $true
.sym 15487 $abc$42034$n933$3
.sym 15488 $false
.sym 15489 $abc$42034$n933
.sym 15490 $false
.sym 15491 $false
.sym 15493 $auto$alumacc.cc:474:replace_alu$1713.C[2]
.sym 15495 $false
.sym 15496 $abc$42034$n930
.sym 15499 $auto$alumacc.cc:474:replace_alu$1713.C[3]
.sym 15501 $false
.sym 15502 $abc$42034$n929
.sym 15505 $auto$alumacc.cc:474:replace_alu$1713.C[4]
.sym 15507 $false
.sym 15508 $abc$42034$n919
.sym 15511 $auto$alumacc.cc:474:replace_alu$1713.C[5]
.sym 15513 $false
.sym 15514 $abc$42034$n918
.sym 15517 $auto$alumacc.cc:474:replace_alu$1713.C[6]
.sym 15519 $false
.sym 15520 $abc$42034$n916
.sym 15523 $abc$42034$n5634
.sym 15525 $false
.sym 15526 $abc$42034$n915
.sym 15530 $abc$42034$n3226
.sym 15531 $abc$42034$n2801
.sym 15532 $abc$42034$n2883
.sym 15533 $abc$42034$n5634
.sym 15537 $abc$42034$n930
.sym 15538 $abc$42034$n933
.sym 15541 $abc$42034$n918
.sym 15543 r_adc_master_tx_buffer_2[48][2]
.sym 15611 r_spi_master_tx_counter[2]
.sym 15612 $false
.sym 15613 $false
.sym 15614 $false
.sym 15641 r_adc_master_rx_buffer_1[3]
.sym 15642 $false
.sym 15643 $false
.sym 15644 $false
.sym 15647 r_adc_master_rx_buffer_1[27]
.sym 15648 $false
.sym 15649 $false
.sym 15650 $false
.sym 15657 $abc$42034$n5720
.sym 15658 blink_simple_LED2.i_clk$2
.sym 15659 $false
.sym 15662 r_adc_master_tx_buffer_1[63][4]
.sym 15664 r_adc_master_tx_buffer_1[61][7]
.sym 15734 r_adc_master_tx_buffer_2[48][0]
.sym 15735 r_adc_master_tx_buffer_2[52][0]
.sym 15736 r_spi_master_tx_counter[0]
.sym 15737 r_spi_master_tx_counter[2]
.sym 15740 r_adc_master_rx_buffer_1[15]
.sym 15741 $false
.sym 15742 $false
.sym 15743 $false
.sym 15758 r_adc_master_rx_buffer_1[7]
.sym 15759 $false
.sym 15760 $false
.sym 15761 $false
.sym 15770 r_adc_master_rx_buffer_1[24]
.sym 15771 $false
.sym 15772 $false
.sym 15773 $false
.sym 15780 $abc$42034$n5742
.sym 15781 blink_simple_LED2.i_clk$2
.sym 15782 $false
.sym 15786 r_adc_master_rx_buffer_1[8]
.sym 15863 r_adc_master_rx_buffer_1[20]
.sym 15864 $false
.sym 15865 $false
.sym 15866 $false
.sym 15903 $abc$42034$n5741
.sym 15904 blink_simple_LED2.i_clk$2
.sym 15905 $false
.sym 15992 spiMasterCS.SPI_Master_Inst.r_SPI_Clk
.sym 15993 $false
.sym 15994 $false
.sym 15995 $false
.sym 16026 $abc$42034$n833
.sym 16027 blink_simple_LED2.i_clk$2
.sym 16028 $abc$42034$n995$2
.sym 16029 $abc$42034$n5543
.sym 16036 r_adc_master_rx_buffer_1[23]
.sym 16462 spiMasterADC.SPI_Master_Inst.r_SPI_Clk
.sym 16463 $false
.sym 16464 $false
.sym 16465 $false
.sym 16496 $abc$42034$n765
.sym 16497 blink_simple_LED2.i_clk$2
.sym 16498 $abc$42034$n997$2
.sym 16505 $auto$alumacc.cc:474:replace_alu$1764.C[2]
.sym 16506 $auto$alumacc.cc:474:replace_alu$1764.C[3]
.sym 16507 $abc$42034$n3028
.sym 16508 $abc$42034$n3026
.sym 16509 $abc$42034$n3024
.sym 16510 r_adc_master_tx_buffer_1[65][6]
.sym 16613 r_adc_master_tx_buffer_2[74][7]
.sym 16614 r_adc_master_tx_buffer_2[78][7]
.sym 16615 r_spi_master_tx_counter[0]
.sym 16616 r_spi_master_tx_counter[2]
.sym 16619 $false
.sym 16620 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 16621 $false
.sym 16622 $false
.sym 16625 r_spi_master_adc_tx_dv
.sym 16626 $abc$42034$n3028
.sym 16627 $false
.sym 16628 $false
.sym 16637 r_spi_master_adc_tx_dv
.sym 16638 $abc$42034$n3020
.sym 16639 $false
.sym 16640 $false
.sym 16659 $abc$42034$n756
.sym 16660 blink_simple_LED2.i_clk$2
.sym 16661 $abc$42034$n997$2
.sym 16665 r_adc_master_tx_buffer_1[60][4]
.sym 16668 r_adc_master_tx_buffer_1[61][5]
.sym 16760 r_adc_master_tx_buffer_2[75][4]
.sym 16761 r_adc_master_tx_buffer_2[79][4]
.sym 16762 r_spi_master_tx_counter[2]
.sym 16763 r_spi_master_tx_counter[0]
.sym 16772 r_adc_master_rx_buffer_1[4]
.sym 16773 $false
.sym 16774 $false
.sym 16775 $false
.sym 16778 r_adc_master_rx_buffer_1[15]
.sym 16779 $false
.sym 16780 $false
.sym 16781 $false
.sym 16782 $abc$42034$n5748
.sym 16783 blink_simple_LED2.i_clk$2
.sym 16784 $false
.sym 16787 r_adc_master_tx_buffer_1[109][5]
.sym 16791 r_adc_master_tx_buffer_1[111][7]
.sym 16859 r_adc_master_rx_buffer_1[24]
.sym 16860 $false
.sym 16861 $false
.sym 16862 $false
.sym 16889 r_adc_master_rx_buffer_1[2]
.sym 16890 $false
.sym 16891 $false
.sym 16892 $false
.sym 16905 $abc$42034$n5747
.sym 16906 blink_simple_LED2.i_clk$2
.sym 16907 $false
.sym 16909 r_adc_master_tx_buffer_1[114][0]
.sym 16914 r_adc_master_tx_buffer_1[114][3]
.sym 16988 r_adc_master_rx_buffer_1[21]
.sym 16989 $false
.sym 16990 $false
.sym 16991 $false
.sym 17000 r_adc_master_rx_buffer_1[18]
.sym 17001 $false
.sym 17002 $false
.sym 17003 $false
.sym 17012 r_adc_master_rx_buffer_1[31]
.sym 17013 $false
.sym 17014 $false
.sym 17015 $false
.sym 17028 $abc$42034$n5654
.sym 17029 blink_simple_LED2.i_clk$2
.sym 17030 $false
.sym 17031 r_adc_master_tx_buffer_1[79][7]
.sym 17032 r_adc_master_tx_buffer_1[77][4]
.sym 17034 r_adc_master_tx_buffer_1[78][4]
.sym 17035 r_adc_master_tx_buffer_1[78][3]
.sym 17037 r_adc_master_tx_buffer_1[79][4]
.sym 17038 r_adc_master_tx_buffer_1[76][4]
.sym 17067 $true
.sym 17104 $abc$42034$n248$2
.sym 17105 $false
.sym 17106 $abc$42034$n248
.sym 17107 $false
.sym 17108 $false
.sym 17110 $auto$alumacc.cc:474:replace_alu$1704.C[2]
.sym 17112 $false
.sym 17113 $abc$42034$n247
.sym 17116 $auto$alumacc.cc:474:replace_alu$1704.C[3]
.sym 17118 $false
.sym 17119 $abc$42034$n245
.sym 17122 $auto$alumacc.cc:474:replace_alu$1704.C[4]
.sym 17124 $false
.sym 17125 $abc$42034$n244
.sym 17128 $auto$alumacc.cc:474:replace_alu$1704.C[5]
.sym 17130 $false
.sym 17131 $abc$42034$n242
.sym 17134 $auto$alumacc.cc:474:replace_alu$1704.C[6]
.sym 17136 $true$2
.sym 17137 $abc$42034$n5590
.sym 17140 $auto$alumacc.cc:474:replace_alu$1704.C[7]
.sym 17142 $true$2
.sym 17143 $abc$42034$n5557
.sym 17146 $auto$alumacc.cc:474:replace_alu$1704.C[8]
.sym 17148 $true$2
.sym 17149 $abc$42034$n5592
.sym 17154 $abc$42034$n5563
.sym 17155 $abc$42034$n5594
.sym 17157 $abc$42034$n226
.sym 17159 $abc$42034$n230
.sym 17161 r_adc_master_tx_buffer_1[13][7]
.sym 17190 $auto$alumacc.cc:474:replace_alu$1704.C[8]
.sym 17227 $auto$alumacc.cc:474:replace_alu$1704.C[9]
.sym 17229 $false
.sym 17230 $abc$42034$n236
.sym 17233 $auto$alumacc.cc:474:replace_alu$1704.C[10]
.sym 17235 $true$2
.sym 17236 $abc$42034$n5594
.sym 17239 $auto$alumacc.cc:474:replace_alu$1704.C[11]
.sym 17241 $true$2
.sym 17242 $abc$42034$n5560
.sym 17245 $auto$alumacc.cc:474:replace_alu$1704.C[12]
.sym 17247 $true$2
.sym 17248 $abc$42034$n5596
.sym 17251 $auto$alumacc.cc:474:replace_alu$1704.C[13]
.sym 17253 $false
.sym 17254 $abc$42034$n230
.sym 17257 $auto$alumacc.cc:474:replace_alu$1704.C[14]
.sym 17259 $true$2
.sym 17260 $abc$42034$n5563
.sym 17263 $auto$alumacc.cc:474:replace_alu$1704.C[15]
.sym 17265 $false
.sym 17266 $abc$42034$n227
.sym 17269 $auto$alumacc.cc:474:replace_alu$1704.C[16]
.sym 17271 $false
.sym 17272 $abc$42034$n226
.sym 17277 $abc$42034$n214
.sym 17278 $abc$42034$n217
.sym 17280 $abc$42034$n3917
.sym 17282 r_adc_master_tx_buffer_2[50][7]
.sym 17283 r_adc_master_tx_buffer_2[51][7]
.sym 17284 r_adc_master_tx_buffer_2[48][7]
.sym 17313 $auto$alumacc.cc:474:replace_alu$1704.C[16]
.sym 17350 $auto$alumacc.cc:474:replace_alu$1704.C[17]
.sym 17352 $false
.sym 17353 $abc$42034$n224
.sym 17356 $auto$alumacc.cc:474:replace_alu$1704.C[18]
.sym 17358 $false
.sym 17359 $abc$42034$n223
.sym 17362 $auto$alumacc.cc:474:replace_alu$1704.C[19]
.sym 17364 $false
.sym 17365 $abc$42034$n221
.sym 17368 $auto$alumacc.cc:474:replace_alu$1704.C[20]
.sym 17370 $false
.sym 17371 $abc$42034$n220
.sym 17374 $auto$alumacc.cc:474:replace_alu$1704.C[21]
.sym 17376 $false
.sym 17377 $abc$42034$n218
.sym 17380 $auto$alumacc.cc:474:replace_alu$1704.C[22]
.sym 17382 $false
.sym 17383 $abc$42034$n217
.sym 17386 $auto$alumacc.cc:474:replace_alu$1704.C[23]
.sym 17388 $false
.sym 17389 $abc$42034$n215
.sym 17392 $auto$alumacc.cc:474:replace_alu$1704.C[24]
.sym 17394 $false
.sym 17395 $abc$42034$n214
.sym 17401 $abc$42034$n3920
.sym 17404 r_adc_master_tx_buffer_2[63][3]
.sym 17405 r_adc_master_tx_buffer_2[60][5]
.sym 17407 r_adc_master_tx_buffer_2[63][7]
.sym 17436 $auto$alumacc.cc:474:replace_alu$1704.C[24]
.sym 17473 $auto$alumacc.cc:474:replace_alu$1704.C[25]
.sym 17475 $false
.sym 17476 $abc$42034$n212
.sym 17479 $auto$alumacc.cc:474:replace_alu$1704.C[26]
.sym 17481 $false
.sym 17482 $abc$42034$n211
.sym 17485 $auto$alumacc.cc:474:replace_alu$1704.C[27]
.sym 17487 $false
.sym 17488 $abc$42034$n209
.sym 17491 $auto$alumacc.cc:474:replace_alu$1704.C[28]
.sym 17493 $false
.sym 17494 $abc$42034$n208
.sym 17497 $auto$alumacc.cc:474:replace_alu$1704.C[29]
.sym 17499 $false
.sym 17500 $abc$42034$n206
.sym 17503 $auto$alumacc.cc:474:replace_alu$1704.C[30]
.sym 17505 $false
.sym 17506 $abc$42034$n205
.sym 17509 $auto$alumacc.cc:474:replace_alu$1704.C[31]
.sym 17511 $false
.sym 17512 $abc$42034$n203
.sym 17515 $abc$42034$n5544$2
.sym 17517 $false
.sym 17518 $abc$42034$n202
.sym 17523 $abc$42034$n3182
.sym 17526 $abc$42034$n3915
.sym 17527 $abc$42034$n3916
.sym 17528 r_adc_master_tx_buffer_2[76][2]
.sym 17530 r_adc_master_tx_buffer_2[76][3]
.sym 17600 $abc$42034$n5544$2
.sym 17603 r_cycle_counter[24]
.sym 17604 $false
.sym 17605 $false
.sym 17606 $false
.sym 17621 r_cycle_counter[25]
.sym 17622 $false
.sym 17623 $false
.sym 17624 $false
.sym 17627 r_adc_master_rx_buffer_1[4]
.sym 17628 $false
.sym 17629 $false
.sym 17630 $false
.sym 17643 $abc$42034$n5702
.sym 17644 blink_simple_LED2.i_clk$2
.sym 17645 $false
.sym 17647 r_adc_master_tx_buffer_1[20][1]
.sym 17720 r_adc_master_rx_buffer_1[5]
.sym 17721 $false
.sym 17722 $false
.sym 17723 $false
.sym 17738 r_adc_master_rx_buffer_1[14]
.sym 17739 $false
.sym 17740 $false
.sym 17741 $false
.sym 17744 r_adc_master_rx_buffer_1[26]
.sym 17745 $false
.sym 17746 $false
.sym 17747 $false
.sym 17750 r_adc_master_rx_buffer_1[15]
.sym 17751 $false
.sym 17752 $false
.sym 17753 $false
.sym 17766 $abc$42034$n5729
.sym 17767 blink_simple_LED2.i_clk$2
.sym 17768 $false
.sym 17769 r_adc_master_tx_buffer_2[96][4]
.sym 17775 r_adc_master_tx_buffer_2[96][5]
.sym 17843 r_adc_master_rx_buffer_1[23]
.sym 17844 $false
.sym 17845 $false
.sym 17846 $false
.sym 17849 r_adc_master_rx_buffer_1[31]
.sym 17850 $false
.sym 17851 $false
.sym 17852 $false
.sym 17861 r_adc_master_rx_buffer_1[30]
.sym 17862 $false
.sym 17863 $false
.sym 17864 $false
.sym 17885 r_adc_master_rx_buffer_1[26]
.sym 17886 $false
.sym 17887 $false
.sym 17888 $false
.sym 17889 $abc$42034$n5750
.sym 17890 blink_simple_LED2.i_clk$2
.sym 17891 $false
.sym 17893 $abc$42034$n4466_1
.sym 17898 $abc$42034$n2946
.sym 17899 r_adc_master_tx_buffer_2[40][0]
.sym 17984 r_adc_master_rx_buffer_1[31]
.sym 17985 $false
.sym 17986 $false
.sym 17987 $false
.sym 17990 r_adc_master_rx_buffer_1[0]
.sym 17991 $false
.sym 17992 $false
.sym 17993 $false
.sym 17996 r_adc_master_rx_buffer_1[5]
.sym 17997 $false
.sym 17998 $false
.sym 17999 $false
.sym 18008 r_adc_master_rx_buffer_1[21]
.sym 18009 $false
.sym 18010 $false
.sym 18011 $false
.sym 18012 $abc$42034$n5713
.sym 18013 blink_simple_LED2.i_clk$2
.sym 18014 $false
.sym 18017 $abc$42034$n4650_1
.sym 18018 $abc$42034$n4649_1
.sym 18019 r_adc_master_tx_buffer_2[80][4]
.sym 18020 r_adc_master_tx_buffer_2[82][0]
.sym 18089 r_adc_master_tx_buffer_2[2][7]
.sym 18090 r_adc_master_tx_buffer_2[6][7]
.sym 18091 r_spi_master_tx_counter[0]
.sym 18092 r_spi_master_tx_counter[2]
.sym 18095 r_adc_master_tx_buffer_1[1][2]
.sym 18096 r_adc_master_tx_buffer_1[5][2]
.sym 18097 r_spi_master_tx_counter[0]
.sym 18098 r_spi_master_tx_counter[2]
.sym 18107 r_adc_master_tx_buffer_2[2][6]
.sym 18108 r_adc_master_tx_buffer_2[6][6]
.sym 18109 r_spi_master_tx_counter[0]
.sym 18110 r_spi_master_tx_counter[2]
.sym 18113 $abc$42034$n4760_1
.sym 18114 $abc$42034$n3376
.sym 18115 r_adc_master_rx_buffer_1[18]
.sym 18116 $false
.sym 18119 r_adc_master_rx_buffer_1[2]
.sym 18120 r_spi_master_adc_rx_data[8]
.sym 18121 $abc$42034$n4760_1
.sym 18122 $abc$42034$n3376
.sym 18135 $true
.sym 18136 blink_simple_LED2.i_clk$2
.sym 18137 $false
.sym 18138 $abc$42034$n4108
.sym 18139 $abc$42034$n4109
.sym 18141 $abc$42034$n4107
.sym 18142 r_adc_master_tx_buffer_1[33][2]
.sym 18143 r_adc_master_tx_buffer_1[33][4]
.sym 18145 r_adc_master_tx_buffer_1[35][1]
.sym 18212 r_adc_master_tx_buffer_2[0][7]
.sym 18213 r_adc_master_tx_buffer_2[4][7]
.sym 18214 r_spi_master_tx_counter[0]
.sym 18215 r_spi_master_tx_counter[2]
.sym 18218 r_adc_master_rx_buffer_1[14]
.sym 18219 $false
.sym 18220 $false
.sym 18221 $false
.sym 18224 r_adc_master_rx_buffer_1[15]
.sym 18225 $false
.sym 18226 $false
.sym 18227 $false
.sym 18230 r_adc_master_rx_buffer_1[5]
.sym 18231 $false
.sym 18232 $false
.sym 18233 $false
.sym 18236 r_adc_master_rx_buffer_1[7]
.sym 18237 $false
.sym 18238 $false
.sym 18239 $false
.sym 18242 r_adc_master_rx_buffer_1[31]
.sym 18243 $false
.sym 18244 $false
.sym 18245 $false
.sym 18248 r_adc_master_rx_buffer_1[13]
.sym 18249 $false
.sym 18250 $false
.sym 18251 $false
.sym 18254 r_adc_master_rx_buffer_1[19]
.sym 18255 $false
.sym 18256 $false
.sym 18257 $false
.sym 18258 $abc$42034$n5730
.sym 18259 blink_simple_LED2.i_clk$2
.sym 18260 $false
.sym 18261 $abc$42034$n3180
.sym 18265 r_adc_master_tx_buffer_1[51][2]
.sym 18267 r_adc_master_tx_buffer_1[50][4]
.sym 18335 r_adc_master_rx_buffer_1[23]
.sym 18336 $false
.sym 18337 $false
.sym 18338 $false
.sym 18341 r_adc_master_rx_buffer_1[4]
.sym 18342 $false
.sym 18343 $false
.sym 18344 $false
.sym 18347 r_adc_master_rx_buffer_1[15]
.sym 18348 $false
.sym 18349 $false
.sym 18350 $false
.sym 18359 r_adc_master_rx_buffer_1[22]
.sym 18360 $false
.sym 18361 $false
.sym 18362 $false
.sym 18371 r_adc_master_rx_buffer_1[25]
.sym 18372 $false
.sym 18373 $false
.sym 18374 $false
.sym 18381 $abc$42034$n5686
.sym 18382 blink_simple_LED2.i_clk$2
.sym 18383 $false
.sym 18385 $abc$42034$n1736
.sym 18387 $abc$42034$n5718
.sym 18388 r_spi_master_adc_tx_counter[2]
.sym 18389 r_spi_master_adc_tx_counter[1]
.sym 18390 r_spi_master_adc_tx_counter[3]
.sym 18391 r_spi_master_adc_tx_counter[0]
.sym 18458 r_adc_master_tx_buffer_2[3][7]
.sym 18459 r_adc_master_tx_buffer_2[7][7]
.sym 18460 r_spi_master_tx_counter[2]
.sym 18461 r_spi_master_tx_counter[0]
.sym 18482 $abc$42034$n4621_1
.sym 18483 $abc$42034$n4622_1
.sym 18484 $abc$42034$n4618_1
.sym 18485 r_spi_master_tx_counter[1]
.sym 18500 r_adc_master_rx_buffer_1[17]
.sym 18501 $false
.sym 18502 $false
.sym 18503 $false
.sym 18504 $abc$42034$n5753
.sym 18505 blink_simple_LED2.i_clk$2
.sym 18506 $false
.sym 18507 $abc$42034$n5704
.sym 18508 $abc$42034$n3059
.sym 18510 $abc$42034$n3056
.sym 18511 r_adc_master_tx_buffer_1[105][3]
.sym 18512 r_adc_master_tx_buffer_1[104][1]
.sym 18513 r_adc_master_tx_buffer_1[104][6]
.sym 18514 r_adc_master_tx_buffer_1[107][3]
.sym 18581 r_adc_master_tx_buffer_2[81][7]
.sym 18582 r_adc_master_tx_buffer_2[85][7]
.sym 18583 r_spi_master_tx_counter[2]
.sym 18584 r_spi_master_tx_counter[0]
.sym 18587 r_adc_master_tx_buffer_2[80][6]
.sym 18588 r_adc_master_tx_buffer_2[84][6]
.sym 18589 r_spi_master_tx_counter[0]
.sym 18590 r_spi_master_tx_counter[2]
.sym 18593 $abc$42034$n4313_1
.sym 18594 $abc$42034$n4314_1
.sym 18595 r_spi_master_tx_counter[1]
.sym 18596 $abc$42034$n2823
.sym 18611 r_adc_master_tx_buffer_1[75][0]
.sym 18612 r_adc_master_tx_buffer_1[79][0]
.sym 18613 r_spi_master_tx_counter[2]
.sym 18614 r_spi_master_tx_counter[0]
.sym 18617 $abc$42034$n4600_1
.sym 18618 $abc$42034$n4601_1
.sym 18619 r_spi_master_tx_counter[1]
.sym 18620 r_spi_master_tx_counter[4]
.sym 18623 r_adc_master_rx_buffer_1[1]
.sym 18624 $false
.sym 18625 $false
.sym 18626 $false
.sym 18627 $abc$42034$n5754
.sym 18628 blink_simple_LED2.i_clk$2
.sym 18629 $false
.sym 18630 $abc$42034$n5720
.sym 18631 $abc$42034$n3074
.sym 18632 $abc$42034$n3075
.sym 18633 $abc$42034$n4793_1
.sym 18634 $abc$42034$n3076
.sym 18635 $abc$42034$n5676
.sym 18636 r_adc_master_tx_buffer_1[87][3]
.sym 18704 r_adc_master_tx_buffer_2[73][7]
.sym 18705 r_adc_master_tx_buffer_2[77][7]
.sym 18706 r_spi_master_tx_counter[2]
.sym 18707 r_spi_master_tx_counter[0]
.sym 18710 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 18711 spiMasterADC.r_CS_n
.sym 18712 $false
.sym 18713 $false
.sym 18722 r_adc_master_tx_buffer_2[73][5]
.sym 18723 r_adc_master_tx_buffer_2[77][5]
.sym 18724 r_spi_master_tx_counter[2]
.sym 18725 r_spi_master_tx_counter[0]
.sym 18728 r_adc_master_rx_buffer_1[23]
.sym 18729 $false
.sym 18730 $false
.sym 18731 $false
.sym 18740 r_adc_master_rx_buffer_1[21]
.sym 18741 $false
.sym 18742 $false
.sym 18743 $false
.sym 18746 r_adc_master_rx_buffer_1[11]
.sym 18747 $false
.sym 18748 $false
.sym 18749 $false
.sym 18750 $abc$42034$n5747
.sym 18751 blink_simple_LED2.i_clk$2
.sym 18752 $false
.sym 18753 $abc$42034$n4811_1
.sym 18754 $abc$42034$n3382
.sym 18755 $abc$42034$n4802_1
.sym 18756 $abc$42034$n753
.sym 18757 $abc$42034$n3381
.sym 18758 PIN_12$2
.sym 18759 $abc$42034$n5671
.sym 18760 spiMasterADC.o_RX_Count[1]
.sym 18827 r_adc_master_tx_buffer_2[81][6]
.sym 18828 r_adc_master_tx_buffer_2[85][6]
.sym 18829 r_spi_master_tx_counter[2]
.sym 18830 r_spi_master_tx_counter[0]
.sym 18839 r_adc_master_rx_buffer_1[21]
.sym 18840 $false
.sym 18841 $false
.sym 18842 $false
.sym 18845 r_adc_master_rx_buffer_1[29]
.sym 18846 $false
.sym 18847 $false
.sym 18848 $false
.sym 18851 r_adc_master_rx_buffer_1[13]
.sym 18852 $false
.sym 18853 $false
.sym 18854 $false
.sym 18857 r_adc_master_rx_buffer_1[23]
.sym 18858 $false
.sym 18859 $false
.sym 18860 $false
.sym 18863 r_adc_master_rx_buffer_1[30]
.sym 18864 $false
.sym 18865 $false
.sym 18866 $false
.sym 18869 r_adc_master_rx_buffer_1[22]
.sym 18870 $false
.sym 18871 $false
.sym 18872 $false
.sym 18873 $abc$42034$n5749
.sym 18874 blink_simple_LED2.i_clk$2
.sym 18875 $false
.sym 18876 $abc$42034$n5754
.sym 18877 $abc$42034$n5665
.sym 18878 $abc$42034$n5729
.sym 18879 $abc$42034$n4112
.sym 18880 $abc$42034$n5753
.sym 18881 $abc$42034$n4129
.sym 18882 $abc$42034$n3380
.sym 18883 r_adc_master_tx_buffer_2[14][5]
.sym 18956 r_adc_master_tx_buffer_2[74][3]
.sym 18957 r_adc_master_tx_buffer_2[78][3]
.sym 18958 r_spi_master_tx_counter[0]
.sym 18959 r_spi_master_tx_counter[2]
.sym 18968 r_adc_master_tx_buffer_1[57][7]
.sym 18969 r_adc_master_tx_buffer_1[61][7]
.sym 18970 r_spi_master_tx_counter[2]
.sym 18971 r_spi_master_tx_counter[0]
.sym 18974 r_adc_master_rx_reading_counter[3]
.sym 18975 r_adc_master_rx_reading_counter[4]
.sym 18976 $false
.sym 18977 $false
.sym 18980 r_adc_master_tx_buffer_1[58][7]
.sym 18981 r_adc_master_tx_buffer_1[62][7]
.sym 18982 r_spi_master_tx_counter[0]
.sym 18983 r_spi_master_tx_counter[2]
.sym 18986 r_adc_master_tx_buffer_1[59][4]
.sym 18987 r_adc_master_tx_buffer_1[63][4]
.sym 18988 r_spi_master_tx_counter[2]
.sym 18989 r_spi_master_tx_counter[0]
.sym 18992 r_adc_master_rx_buffer_1[15]
.sym 18993 $false
.sym 18994 $false
.sym 18995 $false
.sym 18996 $abc$42034$n5688
.sym 18997 blink_simple_LED2.i_clk$2
.sym 18998 $false
.sym 18999 $abc$42034$n3856
.sym 19000 $abc$42034$n2805
.sym 19001 $abc$42034$n2804
.sym 19002 r_adc_master_tx_buffer_2[4][0]
.sym 19004 r_adc_master_tx_buffer_2[6][3]
.sym 19006 r_adc_master_tx_buffer_2[4][5]
.sym 19073 r_adc_master_tx_buffer_2[96][2]
.sym 19074 r_adc_master_tx_buffer_2[100][2]
.sym 19075 r_spi_master_tx_counter[0]
.sym 19076 r_spi_master_tx_counter[2]
.sym 19079 r_adc_master_rx_buffer_1[29]
.sym 19080 $false
.sym 19081 $false
.sym 19082 $false
.sym 19085 r_adc_master_rx_buffer_1[14]
.sym 19086 $false
.sym 19087 $false
.sym 19088 $false
.sym 19091 r_adc_master_rx_buffer_1[26]
.sym 19092 $false
.sym 19093 $false
.sym 19094 $false
.sym 19097 r_adc_master_rx_buffer_1[16]
.sym 19098 $false
.sym 19099 $false
.sym 19100 $false
.sym 19109 r_adc_master_rx_buffer_1[0]
.sym 19110 $false
.sym 19111 $false
.sym 19112 $false
.sym 19115 r_adc_master_rx_buffer_1[8]
.sym 19116 $false
.sym 19117 $false
.sym 19118 $false
.sym 19119 $abc$42034$n5754
.sym 19120 blink_simple_LED2.i_clk$2
.sym 19121 $false
.sym 19122 $abc$42034$n4277_1
.sym 19123 r_adc_master_tx_buffer_2[103][5]
.sym 19124 r_adc_master_tx_buffer_2[101][5]
.sym 19127 r_adc_master_tx_buffer_2[101][6]
.sym 19129 r_adc_master_tx_buffer_2[103][6]
.sym 19214 r_adc_master_rx_buffer_1[0]
.sym 19215 $false
.sym 19216 $false
.sym 19217 $false
.sym 19242 $abc$42034$n5699
.sym 19243 blink_simple_LED2.i_clk$2
.sym 19244 $false
.sym 19245 $abc$42034$n4064
.sym 19246 $abc$42034$n2956
.sym 19248 $abc$42034$n2955
.sym 19250 r_adc_master_tx_buffer_2[30][6]
.sym 19251 r_adc_master_tx_buffer_2[30][4]
.sym 19331 r_adc_master_rx_buffer_1[14]
.sym 19332 $false
.sym 19333 $false
.sym 19334 $false
.sym 19343 r_adc_master_rx_buffer_1[11]
.sym 19344 $false
.sym 19345 $false
.sym 19346 $false
.sym 19361 r_adc_master_rx_buffer_1[1]
.sym 19362 $false
.sym 19363 $false
.sym 19364 $false
.sym 19365 $abc$42034$n5704
.sym 19366 blink_simple_LED2.i_clk$2
.sym 19367 $false
.sym 19369 $abc$42034$n2957
.sym 19371 $abc$42034$n4252_1
.sym 19372 r_adc_master_tx_buffer_2[104][0]
.sym 19374 r_adc_master_tx_buffer_2[106][6]
.sym 19454 r_adc_master_rx_buffer_1[11]
.sym 19455 $false
.sym 19456 $false
.sym 19457 $false
.sym 19460 r_adc_master_rx_buffer_1[23]
.sym 19461 $false
.sym 19462 $false
.sym 19463 $false
.sym 19466 r_adc_master_rx_buffer_1[0]
.sym 19467 $false
.sym 19468 $false
.sym 19469 $false
.sym 19484 r_adc_master_rx_buffer_1[16]
.sym 19485 $false
.sym 19486 $false
.sym 19487 $false
.sym 19488 $abc$42034$n5748
.sym 19489 blink_simple_LED2.i_clk$2
.sym 19490 $false
.sym 19492 $abc$42034$n919
.sym 19493 $abc$42034$n916
.sym 19495 $abc$42034$n915
.sym 19496 r_adc_master_tx_buffer_1[50][2]
.sym 19527 $true
.sym 19564 $abc$42034$n933$2
.sym 19565 $false
.sym 19566 $abc$42034$n933
.sym 19567 $false
.sym 19568 $false
.sym 19570 $auto$alumacc.cc:474:replace_alu$1644.C[2]
.sym 19572 $false
.sym 19573 $abc$42034$n930
.sym 19576 $auto$alumacc.cc:474:replace_alu$1644.C[3]
.sym 19578 $false
.sym 19579 $abc$42034$n929
.sym 19582 $auto$alumacc.cc:474:replace_alu$1644.C[4]
.sym 19584 $true$2
.sym 19585 $abc$42034$n919
.sym 19588 $auto$alumacc.cc:474:replace_alu$1644.C[5]
.sym 19590 $true$2
.sym 19591 $abc$42034$n918
.sym 19594 $auto$alumacc.cc:474:replace_alu$1644.C[6]
.sym 19596 $true$2
.sym 19597 $abc$42034$n916
.sym 19600 $abc$42034$n5635
.sym 19602 $true$2
.sym 19603 $abc$42034$n915
.sym 19607 $abc$42034$n3225
.sym 19608 $abc$42034$n3227
.sym 19609 $0\r_spi_master_tx_dv[0:0]
.sym 19610 $abc$42034$n5635
.sym 19614 r_adc_master_tx_buffer_2[58][5]
.sym 19617 r_adc_master_tx_buffer_2[56][3]
.sym 19688 r_spi_master_tx_counter[1]
.sym 19689 $false
.sym 19690 $false
.sym 19691 $false
.sym 19694 r_spi_master_tx_counter[0]
.sym 19695 $false
.sym 19696 $false
.sym 19697 $false
.sym 19712 r_spi_master_tx_counter[4]
.sym 19713 $false
.sym 19714 $false
.sym 19715 $false
.sym 19724 r_adc_master_rx_buffer_1[26]
.sym 19725 $false
.sym 19726 $false
.sym 19727 $false
.sym 19734 $abc$42034$n5741
.sym 19735 blink_simple_LED2.i_clk$2
.sym 19736 $false
.sym 19738 r_adc_master_tx_buffer_2[43][4]
.sym 19740 r_adc_master_tx_buffer_2[41][5]
.sym 19742 r_adc_master_tx_buffer_2[42][5]
.sym 19743 r_adc_master_tx_buffer_2[40][4]
.sym 19823 r_adc_master_rx_buffer_1[4]
.sym 19824 $false
.sym 19825 $false
.sym 19826 $false
.sym 19835 r_adc_master_rx_buffer_1[23]
.sym 19836 $false
.sym 19837 $false
.sym 19838 $false
.sym 19857 $abc$42034$n5688
.sym 19858 blink_simple_LED2.i_clk$2
.sym 19859 $false
.sym 19861 r_adc_master_tx_buffer_1[55][2]
.sym 19952 r_adc_master_rx_buffer_1[8]
.sym 19953 r_spi_master_adc_rx_data[14]
.sym 19954 $abc$42034$n4760_1
.sym 19955 $abc$42034$n3376
.sym 19980 $true
.sym 19981 blink_simple_LED2.i_clk$2
.sym 19982 $false
.sym 20019 $true
.sym 20056 $abc$42034$n169$3
.sym 20057 $false
.sym 20058 $abc$42034$n169
.sym 20059 $false
.sym 20060 $false
.sym 20062 $auto$alumacc.cc:474:replace_alu$1695.C[2]
.sym 20064 $false
.sym 20065 $abc$42034$n189
.sym 20068 $auto$alumacc.cc:474:replace_alu$1695.C[3]
.sym 20070 $true$2
.sym 20071 $abc$42034$n166
.sym 20074 $auto$alumacc.cc:474:replace_alu$1695.C[4]
.sym 20076 $false
.sym 20077 $abc$42034$n186
.sym 20080 $auto$alumacc.cc:474:replace_alu$1695.C[5]
.sym 20082 $true$2
.sym 20083 $abc$42034$n5585
.sym 20086 $auto$alumacc.cc:474:replace_alu$1695.C[6]
.sym 20088 $false
.sym 20089 $abc$42034$n184
.sym 20092 $auto$alumacc.cc:474:replace_alu$1695.C[7]
.sym 20094 $false
.sym 20095 $abc$42034$n182
.sym 20098 $abc$42034$n5543$2
.sym 20100 $false
.sym 20101 $abc$42034$n162
.sym 20106 $abc$42034$n5542
.sym 20108 $abc$42034$n162
.sym 20111 $abc$42034$n186
.sym 20112 $abc$42034$n5585
.sym 20113 r_adc_master_tx_buffer_1[1][4]
.sym 20183 $abc$42034$n5543$2
.sym 20222 $abc$42034$n4760_1
.sym 20223 $abc$42034$n3376
.sym 20224 r_adc_master_rx_buffer_1[23]
.sym 20225 $false
.sym 20226 $true
.sym 20227 blink_simple_LED2.i_clk$2
.sym 20228 $false
.sym 20397 blink_simple_LED2.i_clk
.sym 20458 r_adc_master_tx_buffer_1[109][6]
.sym 20580 $abc$42034$n5529
.sym 20581 $abc$42034$n5616
.sym 20582 $abc$42034$n5618
.sym 20584 $abc$42034$n5622
.sym 20585 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 20586 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 20587 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 20652 $true
.sym 20689 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]$2
.sym 20690 $false
.sym 20691 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 20692 $false
.sym 20693 $false
.sym 20695 $auto$alumacc.cc:474:replace_alu$1764.C[2]$2
.sym 20697 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 20698 $true$2
.sym 20701 $auto$alumacc.cc:474:replace_alu$1764.C[3]$2
.sym 20703 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 20704 $true$2
.sym 20705 $auto$alumacc.cc:474:replace_alu$1764.C[2]$2
.sym 20707 $auto$alumacc.cc:474:replace_alu$1764.C[4]
.sym 20709 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 20710 $true$2
.sym 20711 $auto$alumacc.cc:474:replace_alu$1764.C[3]$2
.sym 20714 $false
.sym 20715 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 20716 $false
.sym 20717 $auto$alumacc.cc:474:replace_alu$1764.C[4]
.sym 20720 $false
.sym 20721 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 20722 $false
.sym 20723 $auto$alumacc.cc:474:replace_alu$1764.C[3]
.sym 20726 $false
.sym 20727 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 20728 $false
.sym 20729 $auto$alumacc.cc:474:replace_alu$1764.C[2]
.sym 20732 r_adc_master_rx_buffer_1[22]
.sym 20733 $false
.sym 20734 $false
.sym 20735 $false
.sym 20736 $abc$42034$n5692
.sym 20737 blink_simple_LED2.i_clk$2
.sym 20738 $false
.sym 20742 r_adc_master_tx_buffer_2[60][7]
.sym 20831 r_adc_master_rx_buffer_1[28]
.sym 20832 $false
.sym 20833 $false
.sym 20834 $false
.sym 20849 r_adc_master_rx_buffer_1[21]
.sym 20850 $false
.sym 20851 $false
.sym 20852 $false
.sym 20859 $abc$42034$n5688
.sym 20860 blink_simple_LED2.i_clk$2
.sym 20861 $false
.sym 20865 r_adc_master_tx_buffer_1[54][5]
.sym 20948 r_adc_master_rx_buffer_1[21]
.sym 20949 $false
.sym 20950 $false
.sym 20951 $false
.sym 20972 r_adc_master_rx_buffer_1[7]
.sym 20973 $false
.sym 20974 $false
.sym 20975 $false
.sym 20982 $abc$42034$n5720
.sym 20983 blink_simple_LED2.i_clk$2
.sym 20984 $false
.sym 20985 $abc$42034$n3449
.sym 20987 $abc$42034$n3450
.sym 20988 $abc$42034$n4560_1
.sym 20991 r_adc_master_tx_buffer_1[120][0]
.sym 21065 r_adc_master_rx_buffer_1[8]
.sym 21066 $false
.sym 21067 $false
.sym 21068 $false
.sym 21095 r_adc_master_rx_buffer_1[11]
.sym 21096 $false
.sym 21097 $false
.sym 21098 $false
.sym 21105 $abc$42034$n5723
.sym 21106 blink_simple_LED2.i_clk$2
.sym 21107 $false
.sym 21111 r_adc_master_tx_buffer_2[68][5]
.sym 21112 r_adc_master_tx_buffer_2[71][1]
.sym 21113 r_adc_master_tx_buffer_2[69][2]
.sym 21114 r_adc_master_tx_buffer_2[70][2]
.sym 21115 r_adc_master_tx_buffer_2[70][0]
.sym 21182 r_adc_master_rx_buffer_1[7]
.sym 21183 $false
.sym 21184 $false
.sym 21185 $false
.sym 21188 r_adc_master_rx_buffer_1[20]
.sym 21189 $false
.sym 21190 $false
.sym 21191 $false
.sym 21200 r_adc_master_rx_buffer_1[12]
.sym 21201 $false
.sym 21202 $false
.sym 21203 $false
.sym 21206 r_adc_master_rx_buffer_1[11]
.sym 21207 $false
.sym 21208 $false
.sym 21209 $false
.sym 21218 r_adc_master_rx_buffer_1[4]
.sym 21219 $false
.sym 21220 $false
.sym 21221 $false
.sym 21224 r_adc_master_rx_buffer_1[28]
.sym 21225 $false
.sym 21226 $false
.sym 21227 $false
.sym 21228 $abc$42034$n5699
.sym 21229 blink_simple_LED2.i_clk$2
.sym 21230 $false
.sym 21231 $abc$42034$n4558_1
.sym 21234 $abc$42034$n79
.sym 21235 $abc$42034$n5307_1
.sym 21236 r_spi_master_state[2]
.sym 21237 r_spi_master_state[3]
.sym 21305 r_cycle_counter[13]
.sym 21306 $false
.sym 21307 $false
.sym 21308 $false
.sym 21311 r_cycle_counter[9]
.sym 21312 $false
.sym 21313 $false
.sym 21314 $false
.sym 21323 r_cycle_counter[15]
.sym 21324 $false
.sym 21325 $false
.sym 21326 $false
.sym 21335 r_cycle_counter[12]
.sym 21336 $false
.sym 21337 $false
.sym 21338 $false
.sym 21347 r_adc_master_rx_buffer_1[23]
.sym 21348 $false
.sym 21349 $false
.sym 21350 $false
.sym 21351 $abc$42034$n5648
.sym 21352 blink_simple_LED2.i_clk$2
.sym 21353 $false
.sym 21355 $abc$42034$n4235_1
.sym 21357 $abc$42034$n4240_1
.sym 21359 r_adc_master_tx_buffer_2[84][4]
.sym 21360 r_adc_master_tx_buffer_2[85][1]
.sym 21361 r_adc_master_tx_buffer_2[86][0]
.sym 21428 r_cycle_counter[23]
.sym 21429 $false
.sym 21430 $false
.sym 21431 $false
.sym 21434 r_cycle_counter[21]
.sym 21435 $false
.sym 21436 $false
.sym 21437 $false
.sym 21446 r_adc_master_tx_buffer_1[72][4]
.sym 21447 r_adc_master_tx_buffer_1[76][4]
.sym 21448 r_spi_master_tx_counter[0]
.sym 21449 r_spi_master_tx_counter[2]
.sym 21458 r_adc_master_rx_buffer_1[15]
.sym 21459 $false
.sym 21460 $false
.sym 21461 $false
.sym 21464 r_adc_master_rx_buffer_1[7]
.sym 21465 $false
.sym 21466 $false
.sym 21467 $false
.sym 21470 r_adc_master_rx_buffer_1[31]
.sym 21471 $false
.sym 21472 $false
.sym 21473 $false
.sym 21474 $abc$42034$n5741
.sym 21475 blink_simple_LED2.i_clk$2
.sym 21476 $false
.sym 21477 r_adc_master_tx_buffer_2[37][0]
.sym 21479 r_adc_master_tx_buffer_2[36][4]
.sym 21481 r_adc_master_tx_buffer_2[39][4]
.sym 21483 r_adc_master_tx_buffer_2[37][5]
.sym 21484 r_adc_master_tx_buffer_2[36][3]
.sym 21557 r_adc_master_tx_buffer_1[75][4]
.sym 21558 r_adc_master_tx_buffer_1[79][4]
.sym 21559 r_spi_master_tx_counter[2]
.sym 21560 r_spi_master_tx_counter[0]
.sym 21575 r_adc_master_rx_buffer_1[3]
.sym 21576 $false
.sym 21577 $false
.sym 21578 $false
.sym 21581 r_adc_master_rx_buffer_1[29]
.sym 21582 $false
.sym 21583 $false
.sym 21584 $false
.sym 21593 r_adc_master_rx_buffer_1[7]
.sym 21594 $false
.sym 21595 $false
.sym 21596 $false
.sym 21597 $abc$42034$n5744
.sym 21598 blink_simple_LED2.i_clk$2
.sym 21599 $false
.sym 21600 $abc$42034$n2983
.sym 21601 $abc$42034$n3556
.sym 21602 $abc$42034$n3555
.sym 21604 r_adc_master_tx_buffer_1[64][7]
.sym 21606 r_adc_master_tx_buffer_1[67][5]
.sym 21607 r_adc_master_tx_buffer_1[65][1]
.sym 21674 r_adc_master_tx_buffer_2[72][3]
.sym 21675 r_adc_master_tx_buffer_2[76][3]
.sym 21676 r_spi_master_tx_counter[0]
.sym 21677 r_spi_master_tx_counter[2]
.sym 21692 $abc$42034$n3916
.sym 21693 $abc$42034$n3917
.sym 21694 r_spi_master_tx_counter[1]
.sym 21695 $false
.sym 21698 r_adc_master_tx_buffer_1[73][4]
.sym 21699 r_adc_master_tx_buffer_1[77][4]
.sym 21700 r_spi_master_tx_counter[2]
.sym 21701 r_spi_master_tx_counter[0]
.sym 21704 r_adc_master_rx_buffer_1[26]
.sym 21705 $false
.sym 21706 $false
.sym 21707 $false
.sym 21716 r_adc_master_rx_buffer_1[27]
.sym 21717 $false
.sym 21718 $false
.sym 21719 $false
.sym 21720 $abc$42034$n5748
.sym 21721 blink_simple_LED2.i_clk$2
.sym 21722 $false
.sym 21725 $abc$42034$n3815
.sym 21727 r_adc_master_tx_buffer_1[54][7]
.sym 21803 r_adc_master_rx_buffer_1[25]
.sym 21804 $false
.sym 21805 $false
.sym 21806 $false
.sym 21843 $abc$42034$n5661
.sym 21844 blink_simple_LED2.i_clk$2
.sym 21845 $false
.sym 21846 $abc$42034$n3821
.sym 21848 $abc$42034$n4516_1
.sym 21849 r_adc_master_tx_buffer_1[105][5]
.sym 21850 r_adc_master_tx_buffer_1[104][7]
.sym 21851 r_adc_master_tx_buffer_1[106][5]
.sym 21852 r_adc_master_tx_buffer_1[106][7]
.sym 21853 r_adc_master_tx_buffer_1[104][4]
.sym 21920 r_adc_master_rx_buffer_1[28]
.sym 21921 $false
.sym 21922 $false
.sym 21923 $false
.sym 21956 r_adc_master_rx_buffer_1[29]
.sym 21957 $false
.sym 21958 $false
.sym 21959 $false
.sym 21966 $abc$42034$n5753
.sym 21967 blink_simple_LED2.i_clk$2
.sym 21968 $false
.sym 21969 r_adc_master_tx_buffer_2[64][0]
.sym 21971 r_adc_master_tx_buffer_2[66][2]
.sym 21974 r_adc_master_tx_buffer_2[67][1]
.sym 21975 r_adc_master_tx_buffer_2[65][0]
.sym 21976 r_adc_master_tx_buffer_2[66][4]
.sym 22049 r_adc_master_tx_buffer_1[104][6]
.sym 22050 r_adc_master_tx_buffer_1[108][6]
.sym 22051 r_spi_master_tx_counter[0]
.sym 22052 r_spi_master_tx_counter[2]
.sym 22079 r_adc_master_tx_buffer_1[33][2]
.sym 22080 r_adc_master_tx_buffer_1[37][2]
.sym 22081 r_spi_master_tx_counter[2]
.sym 22082 $abc$42034$n2777
.sym 22085 r_adc_master_rx_buffer_1[24]
.sym 22086 $false
.sym 22087 $false
.sym 22088 $false
.sym 22089 $abc$42034$n5739
.sym 22090 blink_simple_LED2.i_clk$2
.sym 22091 $false
.sym 22093 $abc$42034$n5043_1
.sym 22094 $abc$42034$n4024
.sym 22096 r_spi_master_adc_rx_data[8]
.sym 22099 r_spi_master_adc_rx_data[14]
.sym 22178 r_adc_master_tx_buffer_2[50][7]
.sym 22179 r_adc_master_tx_buffer_2[54][7]
.sym 22180 r_spi_master_tx_counter[0]
.sym 22181 r_spi_master_tx_counter[2]
.sym 22184 r_adc_master_tx_buffer_2[51][7]
.sym 22185 r_adc_master_tx_buffer_2[55][7]
.sym 22186 r_spi_master_tx_counter[2]
.sym 22187 r_spi_master_tx_counter[0]
.sym 22190 r_adc_master_rx_buffer_1[28]
.sym 22191 $false
.sym 22192 $false
.sym 22193 $false
.sym 22196 r_adc_master_rx_buffer_1[8]
.sym 22197 $false
.sym 22198 $false
.sym 22199 $false
.sym 22212 $abc$42034$n5749
.sym 22213 blink_simple_LED2.i_clk$2
.sym 22214 $false
.sym 22215 r_adc_master_tx_buffer_1[7][6]
.sym 22218 r_adc_master_tx_buffer_1[4][2]
.sym 22220 r_adc_master_tx_buffer_1[6][1]
.sym 22289 r_adc_master_tx_buffer_2[3][5]
.sym 22290 r_adc_master_tx_buffer_2[7][5]
.sym 22291 r_spi_master_tx_counter[2]
.sym 22292 r_spi_master_tx_counter[0]
.sym 22295 r_adc_master_tx_buffer_2[2][5]
.sym 22296 r_adc_master_tx_buffer_2[6][5]
.sym 22297 r_spi_master_tx_counter[0]
.sym 22298 r_spi_master_tx_counter[2]
.sym 22307 $abc$42034$n4108
.sym 22308 $abc$42034$n4109
.sym 22309 r_spi_master_tx_counter[1]
.sym 22310 $abc$42034$n2801
.sym 22313 r_adc_master_rx_buffer_1[18]
.sym 22314 $false
.sym 22315 $false
.sym 22316 $false
.sym 22319 r_adc_master_rx_buffer_1[20]
.sym 22320 $false
.sym 22321 $false
.sym 22322 $false
.sym 22331 r_adc_master_rx_buffer_1[1]
.sym 22332 $false
.sym 22333 $false
.sym 22334 $false
.sym 22335 $abc$42034$n5671
.sym 22336 blink_simple_LED2.i_clk$2
.sym 22337 $false
.sym 22340 r_adc_master_tx_buffer_1[77][3]
.sym 22344 r_adc_master_tx_buffer_1[76][6]
.sym 22412 $abc$42034$n3181
.sym 22413 $abc$42034$n3182
.sym 22414 r_spi_master_tx_counter[1]
.sym 22415 $false
.sym 22436 r_adc_master_rx_buffer_1[2]
.sym 22437 $false
.sym 22438 $false
.sym 22439 $false
.sym 22448 r_adc_master_rx_buffer_1[12]
.sym 22449 $false
.sym 22450 $false
.sym 22451 $false
.sym 22458 $abc$42034$n5681
.sym 22459 blink_simple_LED2.i_clk$2
.sym 22460 $false
.sym 22461 $abc$42034$n3619
.sym 22462 $abc$42034$n5697
.sym 22463 $abc$42034$n5747
.sym 22464 r_adc_master_tx_buffer_2[44][0]
.sym 22465 r_adc_master_tx_buffer_2[44][4]
.sym 22466 r_adc_master_tx_buffer_2[46][4]
.sym 22468 r_adc_master_tx_buffer_2[47][3]
.sym 22541 $false
.sym 22542 $false
.sym 22543 r_spi_master_adc_tx_counter[0]
.sym 22544 $false
.sym 22553 r_adc_master_rx_reading_counter[0]
.sym 22554 $abc$42034$n3203
.sym 22555 $abc$42034$n4793_1
.sym 22556 $abc$42034$n4790_1
.sym 22559 $abc$42034$n3288
.sym 22560 $abc$42034$n1740
.sym 22561 $abc$42034$n3282
.sym 22562 r_spi_master_adc_tx_counter[2]
.sym 22565 r_spi_master_adc_tx_counter[0]
.sym 22566 $abc$42034$n3288
.sym 22567 $abc$42034$n3282
.sym 22568 r_spi_master_adc_tx_counter[1]
.sym 22571 $abc$42034$n3282
.sym 22572 r_spi_master_adc_tx_counter[3]
.sym 22573 $abc$42034$n3283
.sym 22574 $false
.sym 22577 $abc$42034$n3282
.sym 22578 r_spi_master_adc_tx_counter[0]
.sym 22579 $abc$42034$n1736
.sym 22580 $abc$42034$n3288
.sym 22581 $abc$42034$n527
.sym 22582 blink_simple_LED2.i_clk$2
.sym 22583 $false
.sym 22584 $abc$42034$n5359
.sym 22585 $abc$42034$n5661
.sym 22586 $abc$42034$n5358_1
.sym 22587 $abc$42034$n5699
.sym 22588 r_adc_master_tx_buffer_1[80][1]
.sym 22589 r_adc_master_tx_buffer_1[83][3]
.sym 22590 r_adc_master_tx_buffer_1[80][0]
.sym 22591 r_adc_master_tx_buffer_1[82][3]
.sym 22658 $abc$42034$n4790_1
.sym 22659 $abc$42034$n3202
.sym 22660 $abc$42034$n4811_1
.sym 22661 $false
.sym 22664 r_adc_master_tx_buffer_1[107][3]
.sym 22665 r_adc_master_tx_buffer_1[111][3]
.sym 22666 r_spi_master_tx_counter[2]
.sym 22667 r_spi_master_tx_counter[0]
.sym 22676 r_adc_master_tx_buffer_1[105][3]
.sym 22677 r_adc_master_tx_buffer_1[109][3]
.sym 22678 r_spi_master_tx_counter[2]
.sym 22679 r_spi_master_tx_counter[0]
.sym 22682 r_adc_master_rx_buffer_1[19]
.sym 22683 $false
.sym 22684 $false
.sym 22685 $false
.sym 22688 r_adc_master_rx_buffer_1[25]
.sym 22689 $false
.sym 22690 $false
.sym 22691 $false
.sym 22694 r_adc_master_rx_buffer_1[30]
.sym 22695 $false
.sym 22696 $false
.sym 22697 $false
.sym 22700 r_adc_master_rx_buffer_1[3]
.sym 22701 $false
.sym 22702 $false
.sym 22703 $false
.sym 22704 $abc$42034$n5718
.sym 22705 blink_simple_LED2.i_clk$2
.sym 22706 $false
.sym 22707 $abc$42034$n5736
.sym 22708 $abc$42034$n5740
.sym 22709 $abc$42034$n5688
.sym 22710 $abc$42034$n5752
.sym 22711 $abc$42034$n3273
.sym 22712 r_adc_master_tx_buffer_2[95][4]
.sym 22713 r_adc_master_tx_buffer_2[92][5]
.sym 22714 r_adc_master_tx_buffer_2[95][3]
.sym 22781 $abc$42034$n4790_1
.sym 22782 $abc$42034$n3203
.sym 22783 $abc$42034$n4793_1
.sym 22784 r_adc_master_rx_reading_counter[0]
.sym 22787 $abc$42034$n3076
.sym 22788 $abc$42034$n3075
.sym 22789 r_spi_master_tx_counter[1]
.sym 22790 r_spi_master_tx_counter[3]
.sym 22793 r_adc_master_tx_buffer_1[83][3]
.sym 22794 r_adc_master_tx_buffer_1[87][3]
.sym 22795 r_spi_master_tx_counter[2]
.sym 22796 r_spi_master_tx_counter[0]
.sym 22799 r_adc_master_rx_reading_counter[2]
.sym 22800 r_adc_master_rx_reading_counter[1]
.sym 22801 $false
.sym 22802 $false
.sym 22805 r_adc_master_tx_buffer_1[82][3]
.sym 22806 r_adc_master_tx_buffer_1[86][3]
.sym 22807 r_spi_master_tx_counter[0]
.sym 22808 r_spi_master_tx_counter[2]
.sym 22811 r_adc_master_rx_reading_counter[0]
.sym 22812 $abc$42034$n4793_1
.sym 22813 $abc$42034$n4802_1
.sym 22814 $abc$42034$n4790_1
.sym 22817 r_adc_master_rx_buffer_1[3]
.sym 22818 $false
.sym 22819 $false
.sym 22820 $false
.sym 22827 $abc$42034$n5704
.sym 22828 blink_simple_LED2.i_clk$2
.sym 22829 $false
.sym 22830 $abc$42034$n5686
.sym 22832 $abc$42034$n4141
.sym 22833 $abc$42034$n4139
.sym 22835 $abc$42034$n4140
.sym 22836 $abc$42034$n5746
.sym 22837 r_adc_master_tx_buffer_2[70][1]
.sym 22904 r_adc_master_rx_reading_counter[3]
.sym 22905 r_adc_master_rx_reading_counter[4]
.sym 22906 $false
.sym 22907 $false
.sym 22910 r_adc_master_rx_reading_counter[3]
.sym 22911 r_adc_master_rx_reading_counter[4]
.sym 22912 $false
.sym 22913 $false
.sym 22916 r_adc_master_rx_reading_counter[4]
.sym 22917 r_adc_master_rx_reading_counter[3]
.sym 22918 $false
.sym 22919 $false
.sym 22922 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 22923 spiMasterADC.o_RX_Count[0]
.sym 22924 spiMasterADC.r_CS_n
.sym 22925 $false
.sym 22928 r_adc_master_rx_reading_counter[1]
.sym 22929 r_adc_master_rx_reading_counter[2]
.sym 22930 $false
.sym 22931 $false
.sym 22934 spiMasterADC.r_CS_n
.sym 22935 r_spi_master_adc_cs_control
.sym 22936 $false
.sym 22937 $false
.sym 22940 r_adc_master_rx_reading_counter[0]
.sym 22941 $abc$42034$n3381
.sym 22942 $abc$42034$n4802_1
.sym 22943 $abc$42034$n4790_1
.sym 22946 spiMasterADC.o_RX_Count[1]
.sym 22947 $false
.sym 22948 $false
.sym 22949 $false
.sym 22950 $abc$42034$n753
.sym 22951 blink_simple_LED2.i_clk$2
.sym 22952 spiMasterADC.r_CS_n
.sym 22953 $abc$42034$n3173
.sym 22955 $abc$42034$n5730
.sym 22957 $abc$42034$n4127
.sym 22958 $abc$42034$n5657
.sym 22959 $abc$42034$n3183
.sym 22960 r_adc_master_tx_buffer_2[49][0]
.sym 23027 $abc$42034$n4827_1
.sym 23028 $abc$42034$n3203
.sym 23029 $abc$42034$n3381
.sym 23030 r_adc_master_rx_reading_counter[0]
.sym 23033 $abc$42034$n4790_1
.sym 23034 $abc$42034$n3380
.sym 23035 $false
.sym 23036 $false
.sym 23039 $abc$42034$n4827_1
.sym 23040 $abc$42034$n3380
.sym 23041 $false
.sym 23042 $false
.sym 23045 r_adc_master_tx_buffer_2[10][5]
.sym 23046 r_adc_master_tx_buffer_2[14][5]
.sym 23047 r_spi_master_tx_counter[0]
.sym 23048 r_spi_master_tx_counter[2]
.sym 23051 r_adc_master_rx_reading_counter[0]
.sym 23052 $abc$42034$n3203
.sym 23053 $abc$42034$n3381
.sym 23054 $abc$42034$n4827_1
.sym 23057 r_adc_master_tx_buffer_2[96][5]
.sym 23058 r_adc_master_tx_buffer_2[100][5]
.sym 23059 r_spi_master_tx_counter[0]
.sym 23060 r_spi_master_tx_counter[2]
.sym 23063 r_adc_master_rx_reading_counter[0]
.sym 23064 $abc$42034$n3382
.sym 23065 $abc$42034$n3381
.sym 23066 $false
.sym 23069 r_adc_master_rx_buffer_1[13]
.sym 23070 $false
.sym 23071 $false
.sym 23072 $false
.sym 23073 $abc$42034$n5732
.sym 23074 blink_simple_LED2.i_clk$2
.sym 23075 $false
.sym 23078 $abc$42034$n3175
.sym 23079 $abc$42034$n3174
.sym 23081 r_adc_master_tx_buffer_1[105][2]
.sym 23083 r_adc_master_tx_buffer_1[104][5]
.sym 23150 r_adc_master_tx_buffer_1[56][4]
.sym 23151 r_adc_master_tx_buffer_1[60][4]
.sym 23152 r_spi_master_tx_counter[0]
.sym 23153 r_spi_master_tx_counter[2]
.sym 23156 r_adc_master_tx_buffer_2[97][2]
.sym 23157 r_adc_master_tx_buffer_2[101][2]
.sym 23158 r_spi_master_tx_counter[2]
.sym 23159 r_spi_master_tx_counter[0]
.sym 23162 $abc$42034$n2805
.sym 23163 $abc$42034$n2806
.sym 23164 r_spi_master_tx_counter[1]
.sym 23165 $false
.sym 23168 r_adc_master_rx_buffer_1[24]
.sym 23169 $false
.sym 23170 $false
.sym 23171 $false
.sym 23180 r_adc_master_rx_buffer_1[11]
.sym 23181 $false
.sym 23182 $false
.sym 23183 $false
.sym 23192 r_adc_master_rx_buffer_1[29]
.sym 23193 $false
.sym 23194 $false
.sym 23195 $false
.sym 23196 $abc$42034$n5730
.sym 23197 blink_simple_LED2.i_clk$2
.sym 23198 $false
.sym 23199 $abc$42034$n3176
.sym 23200 $abc$42034$n5167_1
.sym 23202 $abc$42034$n4128
.sym 23203 r_adc_master_tx_buffer_2[90][7]
.sym 23204 r_adc_master_tx_buffer_2[91][5]
.sym 23205 r_adc_master_tx_buffer_2[90][3]
.sym 23206 r_adc_master_tx_buffer_2[91][1]
.sym 23273 r_adc_master_tx_buffer_2[101][6]
.sym 23274 r_adc_master_tx_buffer_2[103][6]
.sym 23275 r_spi_master_tx_counter[1]
.sym 23276 $false
.sym 23279 r_adc_master_rx_buffer_1[5]
.sym 23280 $false
.sym 23281 $false
.sym 23282 $false
.sym 23285 r_adc_master_rx_buffer_1[21]
.sym 23286 $false
.sym 23287 $false
.sym 23288 $false
.sym 23303 r_adc_master_rx_buffer_1[22]
.sym 23304 $false
.sym 23305 $false
.sym 23306 $false
.sym 23315 r_adc_master_rx_buffer_1[6]
.sym 23316 $false
.sym 23317 $false
.sym 23318 $false
.sym 23319 $abc$42034$n5754
.sym 23320 blink_simple_LED2.i_clk$2
.sym 23321 $false
.sym 23324 $abc$42034$n4063
.sym 23327 $abc$42034$n4065
.sym 23328 r_adc_master_tx_buffer_2[47][1]
.sym 23329 r_adc_master_tx_buffer_2[45][0]
.sym 23396 r_adc_master_tx_buffer_2[58][5]
.sym 23397 r_adc_master_tx_buffer_2[62][5]
.sym 23398 r_spi_master_tx_counter[0]
.sym 23399 r_spi_master_tx_counter[2]
.sym 23402 r_adc_master_tx_buffer_1[51][2]
.sym 23403 r_adc_master_tx_buffer_1[55][2]
.sym 23404 r_spi_master_tx_counter[2]
.sym 23405 r_spi_master_tx_counter[0]
.sym 23414 $abc$42034$n2957
.sym 23415 $abc$42034$n2956
.sym 23416 r_spi_master_tx_counter[1]
.sym 23417 $false
.sym 23426 r_adc_master_rx_buffer_1[14]
.sym 23427 $false
.sym 23428 $false
.sym 23429 $false
.sym 23432 r_adc_master_rx_buffer_1[12]
.sym 23433 $false
.sym 23434 $false
.sym 23435 $false
.sym 23442 $abc$42034$n5736
.sym 23443 blink_simple_LED2.i_clk$2
.sym 23444 $false
.sym 23445 $abc$42034$n5173_1
.sym 23446 r_adc_master_tx_buffer_2[26][7]
.sym 23448 r_adc_master_tx_buffer_2[26][4]
.sym 23449 r_adc_master_tx_buffer_2[24][3]
.sym 23451 r_adc_master_tx_buffer_2[27][4]
.sym 23452 r_adc_master_tx_buffer_2[27][0]
.sym 23525 r_adc_master_tx_buffer_1[50][2]
.sym 23526 r_adc_master_tx_buffer_1[54][2]
.sym 23527 r_spi_master_tx_counter[0]
.sym 23528 r_spi_master_tx_counter[2]
.sym 23537 r_adc_master_tx_buffer_1[57][5]
.sym 23538 r_adc_master_tx_buffer_1[61][5]
.sym 23539 r_spi_master_tx_counter[2]
.sym 23540 $false
.sym 23543 r_adc_master_rx_buffer_1[24]
.sym 23544 $false
.sym 23545 $false
.sym 23546 $false
.sym 23555 r_adc_master_rx_buffer_1[14]
.sym 23556 $false
.sym 23557 $false
.sym 23558 $false
.sym 23565 $abc$42034$n5755
.sym 23566 blink_simple_LED2.i_clk$2
.sym 23567 $false
.sym 23569 $abc$42034$n3226
.sym 23570 $abc$42034$n3227
.sym 23574 r_adc_master_tx_buffer_2[85][5]
.sym 23575 r_adc_master_tx_buffer_2[85][2]
.sym 23648 r_spi_master_tx_counter[3]
.sym 23649 $false
.sym 23650 $false
.sym 23651 $false
.sym 23654 r_spi_master_tx_counter[5]
.sym 23655 $false
.sym 23656 $false
.sym 23657 $false
.sym 23666 r_spi_master_tx_counter[6]
.sym 23667 $false
.sym 23668 $false
.sym 23669 $false
.sym 23672 r_adc_master_rx_buffer_1[10]
.sym 23673 $false
.sym 23674 $false
.sym 23675 $false
.sym 23688 $abc$42034$n5681
.sym 23689 blink_simple_LED2.i_clk$2
.sym 23690 $false
.sym 23694 r_adc_master_tx_buffer_1[13][6]
.sym 23696 r_adc_master_tx_buffer_1[15][7]
.sym 23697 r_adc_master_tx_buffer_1[15][1]
.sym 23698 r_adc_master_tx_buffer_1[14][6]
.sym 23765 r_adc_master_rx_buffer_1[13]
.sym 23766 $false
.sym 23767 $false
.sym 23768 $false
.sym 23783 r_adc_master_rx_buffer_1[27]
.sym 23784 $false
.sym 23785 $false
.sym 23786 $false
.sym 23811 $abc$42034$n5743
.sym 23812 blink_simple_LED2.i_clk$2
.sym 23813 $false
.sym 23815 $abc$42034$n5166_1
.sym 23817 r_adc_master_tx_buffer_2[46][5]
.sym 23818 r_adc_master_tx_buffer_2[47][4]
.sym 23820 r_adc_master_tx_buffer_2[47][0]
.sym 23894 r_adc_master_rx_buffer_1[4]
.sym 23895 $false
.sym 23896 $false
.sym 23897 $false
.sym 23906 r_adc_master_rx_buffer_1[21]
.sym 23907 $false
.sym 23908 $false
.sym 23909 $false
.sym 23918 r_adc_master_rx_buffer_1[13]
.sym 23919 $false
.sym 23920 $false
.sym 23921 $false
.sym 23924 r_adc_master_rx_buffer_1[28]
.sym 23925 $false
.sym 23926 $false
.sym 23927 $false
.sym 23934 $abc$42034$n5739
.sym 23935 blink_simple_LED2.i_clk$2
.sym 23936 $false
.sym 23943 r_adc_master_tx_buffer_2[51][0]
.sym 23944 r_adc_master_tx_buffer_2[51][4]
.sym 24017 r_adc_master_rx_buffer_1[2]
.sym 24018 $false
.sym 24019 $false
.sym 24020 $false
.sym 24057 $abc$42034$n5683
.sym 24058 blink_simple_LED2.i_clk$2
.sym 24059 $false
.sym 24060 $abc$42034$n169
.sym 24061 $abc$42034$n166
.sym 24062 $abc$42034$n189
.sym 24064 $abc$42034$n184
.sym 24065 $abc$42034$n182
.sym 24067 r_adc_master_tx_buffer_2[104][5]
.sym 24096 $true
.sym 24133 $abc$42034$n169$2
.sym 24134 $false
.sym 24135 $abc$42034$n169
.sym 24136 $false
.sym 24137 $false
.sym 24139 $auto$alumacc.cc:474:replace_alu$1686.C[2]
.sym 24141 $true$2
.sym 24142 $abc$42034$n189
.sym 24145 $auto$alumacc.cc:474:replace_alu$1686.C[3]
.sym 24147 $false
.sym 24148 $abc$42034$n166
.sym 24151 $auto$alumacc.cc:474:replace_alu$1686.C[4]
.sym 24153 $true$2
.sym 24154 $abc$42034$n186
.sym 24157 $auto$alumacc.cc:474:replace_alu$1686.C[5]
.sym 24159 $true$2
.sym 24160 $abc$42034$n5585
.sym 24163 $auto$alumacc.cc:474:replace_alu$1686.C[6]
.sym 24165 $false
.sym 24166 $abc$42034$n184
.sym 24169 $auto$alumacc.cc:474:replace_alu$1686.C[7]
.sym 24171 $true$2
.sym 24172 $abc$42034$n182
.sym 24175 $abc$42034$n5542$2
.sym 24177 $false
.sym 24178 $abc$42034$n162
.sym 24184 $abc$42034$n4694_1
.sym 24185 $abc$42034$n4696_1
.sym 24186 $abc$42034$n4695_1
.sym 24187 r_adc_master_tx_buffer_2[17][1]
.sym 24190 r_adc_master_tx_buffer_2[17][6]
.sym 24260 $abc$42034$n5542$2
.sym 24269 r_adc_sample_delay[7]
.sym 24270 $false
.sym 24271 $false
.sym 24272 $false
.sym 24287 r_adc_sample_delay[3]
.sym 24288 $false
.sym 24289 $false
.sym 24290 $false
.sym 24293 r_adc_sample_delay[4]
.sym 24294 $false
.sym 24295 $false
.sym 24296 $false
.sym 24299 r_adc_master_rx_buffer_1[20]
.sym 24300 $false
.sym 24301 $false
.sym 24302 $false
.sym 24303 $abc$42034$n5665
.sym 24304 blink_simple_LED2.i_clk$2
.sym 24305 $false
.sym 24310 r_adc_master_tx_buffer_2[14][3]
.sym 24477 blink_simple_LED2.outputStatus
.sym 24533 r_adc_master_tx_buffer_1[118][1]
.sym 24640 r_adc_master_rx_buffer_1[22]
.sym 24641 $false
.sym 24642 $false
.sym 24643 $false
.sym 24650 $abc$42034$n5720
.sym 24651 blink_simple_LED2.i_clk$2
.sym 24652 $false
.sym 24662 $abc$42034$n761
.sym 24663 $abc$42034$n5620
.sym 24664 r_adc_master_tx_buffer_2[73][4]
.sym 24767 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 24768 $false
.sym 24769 $false
.sym 24770 $false
.sym 24773 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 24774 $false
.sym 24775 $false
.sym 24776 $false
.sym 24779 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 24780 $false
.sym 24781 $false
.sym 24782 $false
.sym 24791 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 24792 $false
.sym 24793 $false
.sym 24794 $false
.sym 24797 r_spi_master_adc_tx_dv
.sym 24798 $abc$42034$n3026
.sym 24799 $false
.sym 24800 $false
.sym 24803 r_spi_master_adc_tx_dv
.sym 24804 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 24805 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 24806 $false
.sym 24809 r_spi_master_adc_tx_dv
.sym 24810 $abc$42034$n3024
.sym 24811 $false
.sym 24812 $false
.sym 24813 $abc$42034$n756
.sym 24814 blink_simple_LED2.i_clk$2
.sym 24815 $abc$42034$n997$2
.sym 24821 r_adc_master_tx_buffer_2[18][7]
.sym 24908 r_adc_master_rx_buffer_1[31]
.sym 24909 $false
.sym 24910 $false
.sym 24911 $false
.sym 24936 $abc$42034$n5744
.sym 24937 blink_simple_LED2.i_clk$2
.sym 24938 $false
.sym 24940 r_adc_master_tx_buffer_2[34][4]
.sym 24944 r_adc_master_tx_buffer_2[35][4]
.sym 24945 r_adc_master_tx_buffer_2[32][5]
.sym 25031 r_adc_master_rx_buffer_1[13]
.sym 25032 $false
.sym 25033 $false
.sym 25034 $false
.sym 25059 $abc$42034$n5683
.sym 25060 blink_simple_LED2.i_clk$2
.sym 25061 $false
.sym 25062 $abc$42034$n5081_1
.sym 25063 r_adc_master_tx_buffer_1[85][6]
.sym 25066 r_adc_master_tx_buffer_1[85][0]
.sym 25068 r_adc_master_tx_buffer_1[84][2]
.sym 25069 r_adc_master_tx_buffer_1[86][1]
.sym 25136 $abc$42034$n3451
.sym 25137 $abc$42034$n3450
.sym 25138 r_spi_master_tx_counter[0]
.sym 25139 r_spi_master_tx_counter[1]
.sym 25148 r_adc_master_tx_buffer_1[114][0]
.sym 25149 r_adc_master_tx_buffer_1[118][0]
.sym 25150 r_spi_master_tx_counter[2]
.sym 25151 $false
.sym 25154 r_adc_master_tx_buffer_1[0][7]
.sym 25155 r_adc_master_tx_buffer_1[4][7]
.sym 25156 r_spi_master_tx_counter[0]
.sym 25157 r_spi_master_tx_counter[2]
.sym 25172 r_adc_master_rx_buffer_1[24]
.sym 25173 $false
.sym 25174 $false
.sym 25175 $false
.sym 25182 $abc$42034$n5728
.sym 25183 blink_simple_LED2.i_clk$2
.sym 25184 $false
.sym 25185 r_adc_master_tx_buffer_2[57][2]
.sym 25186 r_adc_master_tx_buffer_2[59][7]
.sym 25187 r_adc_master_tx_buffer_2[56][5]
.sym 25189 r_adc_master_tx_buffer_2[58][0]
.sym 25191 r_adc_master_tx_buffer_2[57][0]
.sym 25277 r_adc_master_rx_buffer_1[29]
.sym 25278 $false
.sym 25279 $false
.sym 25280 $false
.sym 25283 r_adc_master_rx_buffer_1[1]
.sym 25284 $false
.sym 25285 $false
.sym 25286 $false
.sym 25289 r_adc_master_rx_buffer_1[18]
.sym 25290 $false
.sym 25291 $false
.sym 25292 $false
.sym 25295 r_adc_master_rx_buffer_1[10]
.sym 25296 $false
.sym 25297 $false
.sym 25298 $false
.sym 25301 r_adc_master_rx_buffer_1[8]
.sym 25302 $false
.sym 25303 $false
.sym 25304 $false
.sym 25305 $abc$42034$n5746
.sym 25306 blink_simple_LED2.i_clk$2
.sym 25307 $false
.sym 25309 $abc$42034$n3741
.sym 25310 $abc$42034$n2789
.sym 25311 $abc$42034$n3761
.sym 25312 r_adc_master_tx_buffer_2[32][4]
.sym 25313 r_adc_master_tx_buffer_2[33][0]
.sym 25314 r_adc_master_tx_buffer_2[32][1]
.sym 25315 r_adc_master_tx_buffer_2[33][7]
.sym 25382 r_spi_master_tx_counter[1]
.sym 25383 $abc$42034$n4559_1
.sym 25384 $abc$42034$n4560_1
.sym 25385 $abc$42034$n2801
.sym 25400 r_spi_master_state[2]
.sym 25401 r_spi_master_state[3]
.sym 25402 $false
.sym 25403 $false
.sym 25406 r_adc_master_tx_buffer_2[66][2]
.sym 25407 r_adc_master_tx_buffer_2[70][2]
.sym 25408 r_spi_master_tx_counter[0]
.sym 25409 $abc$42034$n5021_1
.sym 25412 $false
.sym 25413 $false
.sym 25414 $false
.sym 25415 $false
.sym 25418 $false
.sym 25419 $false
.sym 25420 $false
.sym 25421 $false
.sym 25428 $true
.sym 25429 blink_simple_LED2.i_clk$2
.sym 25430 $abc$42034$n79
.sym 25431 $abc$42034$n4459_1
.sym 25432 r_adc_master_tx_buffer_1[69][1]
.sym 25433 r_adc_master_tx_buffer_1[71][4]
.sym 25434 r_adc_master_tx_buffer_1[69][6]
.sym 25435 r_adc_master_tx_buffer_1[70][7]
.sym 25436 r_adc_master_tx_buffer_1[71][7]
.sym 25437 r_adc_master_tx_buffer_1[70][3]
.sym 25438 r_adc_master_tx_buffer_1[69][7]
.sym 25511 $abc$42034$n2825
.sym 25512 r_adc_master_tx_buffer_1[120][5]
.sym 25513 $false
.sym 25514 $false
.sym 25523 r_adc_master_tx_buffer_1[105][5]
.sym 25524 r_adc_master_tx_buffer_1[109][5]
.sym 25525 r_spi_master_tx_counter[2]
.sym 25526 $false
.sym 25535 r_adc_master_rx_buffer_1[28]
.sym 25536 $false
.sym 25537 $false
.sym 25538 $false
.sym 25541 r_adc_master_rx_buffer_1[17]
.sym 25542 $false
.sym 25543 $false
.sym 25544 $false
.sym 25547 r_adc_master_rx_buffer_1[8]
.sym 25548 $false
.sym 25549 $false
.sym 25550 $false
.sym 25551 $abc$42034$n5750
.sym 25552 blink_simple_LED2.i_clk$2
.sym 25553 $false
.sym 25554 $abc$42034$n3966
.sym 25555 $abc$42034$n3965
.sym 25557 $abc$42034$n3968
.sym 25558 $abc$42034$n3624
.sym 25559 $abc$42034$n4664_1
.sym 25560 $abc$42034$n3967
.sym 25561 r_adc_master_tx_buffer_2[109][3]
.sym 25628 r_adc_master_rx_buffer_1[16]
.sym 25629 $false
.sym 25630 $false
.sym 25631 $false
.sym 25640 r_adc_master_rx_buffer_1[28]
.sym 25641 $false
.sym 25642 $false
.sym 25643 $false
.sym 25652 r_adc_master_rx_buffer_1[4]
.sym 25653 $false
.sym 25654 $false
.sym 25655 $false
.sym 25664 r_adc_master_rx_buffer_1[21]
.sym 25665 $false
.sym 25666 $false
.sym 25667 $false
.sym 25670 r_adc_master_rx_buffer_1[27]
.sym 25671 $false
.sym 25672 $false
.sym 25673 $false
.sym 25674 $abc$42034$n5738
.sym 25675 blink_simple_LED2.i_clk$2
.sym 25676 $false
.sym 25677 $abc$42034$n3113
.sym 25678 $abc$42034$n3735
.sym 25679 r_adc_master_tx_buffer_2[104][1]
.sym 25680 r_adc_master_tx_buffer_2[105][3]
.sym 25681 r_adc_master_tx_buffer_2[104][3]
.sym 25682 r_adc_master_tx_buffer_2[107][6]
.sym 25751 $abc$42034$n2825
.sym 25752 r_adc_master_tx_buffer_1[120][2]
.sym 25753 $false
.sym 25754 $false
.sym 25757 r_adc_master_tx_buffer_2[82][0]
.sym 25758 r_adc_master_tx_buffer_2[86][0]
.sym 25759 r_spi_master_tx_counter[0]
.sym 25760 r_spi_master_tx_counter[2]
.sym 25763 $abc$42034$n3557
.sym 25764 $abc$42034$n3556
.sym 25765 r_spi_master_tx_counter[1]
.sym 25766 r_spi_master_tx_counter[4]
.sym 25775 r_adc_master_rx_buffer_1[31]
.sym 25776 $false
.sym 25777 $false
.sym 25778 $false
.sym 25787 r_adc_master_rx_buffer_1[5]
.sym 25788 $false
.sym 25789 $false
.sym 25790 $false
.sym 25793 r_adc_master_rx_buffer_1[17]
.sym 25794 $false
.sym 25795 $false
.sym 25796 $false
.sym 25797 $abc$42034$n5692
.sym 25798 blink_simple_LED2.i_clk$2
.sym 25799 $false
.sym 25800 $abc$42034$n4275_1
.sym 25801 $abc$42034$n3112
.sym 25803 $abc$42034$n3114
.sym 25805 r_adc_master_tx_buffer_1[116][7]
.sym 25806 r_adc_master_tx_buffer_1[117][2]
.sym 25886 r_adc_master_tx_buffer_2[81][1]
.sym 25887 r_adc_master_tx_buffer_2[85][1]
.sym 25888 r_spi_master_tx_counter[2]
.sym 25889 r_spi_master_tx_counter[0]
.sym 25898 r_adc_master_rx_buffer_1[15]
.sym 25899 $false
.sym 25900 $false
.sym 25901 $false
.sym 25920 $abc$42034$n5683
.sym 25921 blink_simple_LED2.i_clk$2
.sym 25922 $false
.sym 25923 $abc$42034$n3736
.sym 25924 $abc$42034$n3734
.sym 25925 $abc$42034$n5228
.sym 25926 $abc$42034$n3814
.sym 25927 r_adc_master_tx_buffer_2[110][4]
.sym 25929 r_adc_master_tx_buffer_2[111][6]
.sym 25930 r_adc_master_tx_buffer_2[108][3]
.sym 25997 r_adc_master_tx_buffer_2[67][1]
.sym 25998 r_adc_master_tx_buffer_2[71][1]
.sym 25999 r_spi_master_tx_counter[2]
.sym 26000 r_spi_master_tx_counter[0]
.sym 26009 r_adc_master_tx_buffer_1[106][7]
.sym 26010 r_adc_master_tx_buffer_1[110][7]
.sym 26011 r_spi_master_tx_counter[0]
.sym 26012 r_spi_master_tx_counter[2]
.sym 26015 r_adc_master_rx_buffer_1[21]
.sym 26016 $false
.sym 26017 $false
.sym 26018 $false
.sym 26021 r_adc_master_rx_buffer_1[31]
.sym 26022 $false
.sym 26023 $false
.sym 26024 $false
.sym 26027 r_adc_master_rx_buffer_1[13]
.sym 26028 $false
.sym 26029 $false
.sym 26030 $false
.sym 26033 r_adc_master_rx_buffer_1[15]
.sym 26034 $false
.sym 26035 $false
.sym 26036 $false
.sym 26039 r_adc_master_rx_buffer_1[28]
.sym 26040 $false
.sym 26041 $false
.sym 26042 $false
.sym 26043 $abc$42034$n5718
.sym 26044 blink_simple_LED2.i_clk$2
.sym 26045 $false
.sym 26046 $abc$42034$n3740
.sym 26047 r_adc_master_tx_buffer_1[88][0]
.sym 26048 r_adc_master_tx_buffer_1[90][5]
.sym 26049 r_adc_master_tx_buffer_1[88][7]
.sym 26052 r_adc_master_tx_buffer_1[91][0]
.sym 26053 r_adc_master_tx_buffer_1[90][6]
.sym 26120 r_adc_master_rx_buffer_1[24]
.sym 26121 $false
.sym 26122 $false
.sym 26123 $false
.sym 26132 r_adc_master_rx_buffer_1[10]
.sym 26133 $false
.sym 26134 $false
.sym 26135 $false
.sym 26150 r_adc_master_rx_buffer_1[1]
.sym 26151 $false
.sym 26152 $false
.sym 26153 $false
.sym 26156 r_adc_master_rx_buffer_1[16]
.sym 26157 $false
.sym 26158 $false
.sym 26159 $false
.sym 26162 r_adc_master_rx_buffer_1[12]
.sym 26163 $false
.sym 26164 $false
.sym 26165 $false
.sym 26166 $abc$42034$n5745
.sym 26167 blink_simple_LED2.i_clk$2
.sym 26168 $false
.sym 26169 $abc$42034$n3500
.sym 26170 r_adc_master_tx_buffer_2[95][1]
.sym 26172 r_adc_master_tx_buffer_2[94][7]
.sym 26175 r_adc_master_tx_buffer_2[94][6]
.sym 26249 r_adc_master_tx_buffer_1[0][2]
.sym 26250 r_adc_master_tx_buffer_1[4][2]
.sym 26251 r_spi_master_tx_counter[0]
.sym 26252 $abc$42034$n5042_1
.sym 26255 r_adc_master_tx_buffer_2[80][4]
.sym 26256 r_adc_master_tx_buffer_2[84][4]
.sym 26257 r_spi_master_tx_counter[2]
.sym 26258 $abc$42034$n2779
.sym 26267 spiMasterADC.SPI_Master_Inst.o_RX_Byte[0]
.sym 26268 $false
.sym 26269 $false
.sym 26270 $false
.sym 26285 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 26286 $false
.sym 26287 $false
.sym 26288 $false
.sym 26289 $abc$42034$n718
.sym 26290 blink_simple_LED2.i_clk$2
.sym 26291 $false
.sym 26293 $abc$42034$n3521
.sym 26294 r_adc_master_tx_buffer_1[2][1]
.sym 26295 r_adc_master_tx_buffer_1[1][0]
.sym 26296 r_adc_master_tx_buffer_1[0][2]
.sym 26366 r_adc_master_rx_buffer_1[6]
.sym 26367 $false
.sym 26368 $false
.sym 26369 $false
.sym 26384 r_adc_master_rx_buffer_1[26]
.sym 26385 $false
.sym 26386 $false
.sym 26387 $false
.sym 26396 r_adc_master_rx_buffer_1[9]
.sym 26397 $false
.sym 26398 $false
.sym 26399 $false
.sym 26412 $abc$42034$n5654
.sym 26413 blink_simple_LED2.i_clk$2
.sym 26414 $false
.sym 26416 $abc$42034$n3694
.sym 26418 r_adc_master_tx_buffer_1[59][1]
.sym 26419 r_adc_master_tx_buffer_1[57][1]
.sym 26420 r_adc_master_tx_buffer_1[57][2]
.sym 26421 r_adc_master_tx_buffer_1[57][3]
.sym 26422 r_adc_master_tx_buffer_1[58][1]
.sym 26501 r_adc_master_rx_buffer_1[19]
.sym 26502 $false
.sym 26503 $false
.sym 26504 $false
.sym 26525 r_adc_master_rx_buffer_1[30]
.sym 26526 $false
.sym 26527 $false
.sym 26528 $false
.sym 26535 $abc$42034$n5699
.sym 26536 blink_simple_LED2.i_clk$2
.sym 26537 $false
.sym 26538 $abc$42034$n4197
.sym 26539 $abc$42034$n5737
.sym 26540 $abc$42034$n4595_1
.sym 26541 $abc$42034$n5723
.sym 26542 $abc$42034$n4416_1
.sym 26543 $abc$42034$n5294_1
.sym 26544 r_adc_master_tx_buffer_2[33][4]
.sym 26545 r_adc_master_tx_buffer_2[34][1]
.sym 26612 r_adc_master_tx_buffer_2[40][0]
.sym 26613 r_adc_master_tx_buffer_2[44][0]
.sym 26614 r_spi_master_tx_counter[0]
.sym 26615 r_spi_master_tx_counter[2]
.sym 26618 r_adc_master_rx_reading_counter[0]
.sym 26619 $abc$42034$n4793_1
.sym 26620 $abc$42034$n4811_1
.sym 26621 $abc$42034$n4790_1
.sym 26624 r_adc_master_rx_reading_counter[0]
.sym 26625 $abc$42034$n4793_1
.sym 26626 $abc$42034$n4811_1
.sym 26627 $abc$42034$n4827_1
.sym 26630 r_adc_master_rx_buffer_1[24]
.sym 26631 $false
.sym 26632 $false
.sym 26633 $false
.sym 26636 r_adc_master_rx_buffer_1[28]
.sym 26637 $false
.sym 26638 $false
.sym 26639 $false
.sym 26642 r_adc_master_rx_buffer_1[12]
.sym 26643 $false
.sym 26644 $false
.sym 26645 $false
.sym 26654 r_adc_master_rx_buffer_1[3]
.sym 26655 $false
.sym 26656 $false
.sym 26657 $false
.sym 26658 $abc$42034$n5740
.sym 26659 blink_simple_LED2.i_clk$2
.sym 26660 $false
.sym 26661 $abc$42034$n5733
.sym 26662 $abc$42034$n5681
.sym 26663 $abc$42034$n5741
.sym 26664 $abc$42034$n3799
.sym 26665 $abc$42034$n4614_1
.sym 26666 $abc$42034$n3798
.sym 26667 $abc$42034$n4612_1
.sym 26668 r_adc_master_tx_buffer_1[71][5]
.sym 26735 $abc$42034$n5167_1
.sym 26736 $abc$42034$n5358_1
.sym 26737 r_spi_master_tx_counter[1]
.sym 26738 r_spi_master_tx_counter[3]
.sym 26741 $abc$42034$n4790_1
.sym 26742 $abc$42034$n3202
.sym 26743 $abc$42034$n3382
.sym 26744 $false
.sym 26747 r_adc_master_tx_buffer_2[44][4]
.sym 26748 r_adc_master_tx_buffer_2[40][4]
.sym 26749 r_spi_master_tx_counter[0]
.sym 26750 $abc$42034$n5357_1
.sym 26753 $abc$42034$n4790_1
.sym 26754 $abc$42034$n4793_1
.sym 26755 $abc$42034$n4811_1
.sym 26756 r_adc_master_rx_reading_counter[0]
.sym 26759 r_adc_master_rx_buffer_1[25]
.sym 26760 $false
.sym 26761 $false
.sym 26762 $false
.sym 26765 r_adc_master_rx_buffer_1[3]
.sym 26766 $false
.sym 26767 $false
.sym 26768 $false
.sym 26771 r_adc_master_rx_buffer_1[24]
.sym 26772 $false
.sym 26773 $false
.sym 26774 $false
.sym 26777 r_adc_master_rx_buffer_1[11]
.sym 26778 $false
.sym 26779 $false
.sym 26780 $false
.sym 26781 $abc$42034$n5702
.sym 26782 blink_simple_LED2.i_clk$2
.sym 26783 $false
.sym 26784 $abc$42034$n3863
.sym 26785 $abc$42034$n4800_1
.sym 26786 $abc$42034$n4147
.sym 26787 $abc$42034$n4564_1
.sym 26788 $abc$42034$n5678
.sym 26790 r_adc_master_tx_buffer_1[54][4]
.sym 26791 r_adc_master_tx_buffer_1[55][7]
.sym 26858 $abc$42034$n4827_1
.sym 26859 $abc$42034$n3382
.sym 26860 $abc$42034$n4800_1
.sym 26861 $false
.sym 26864 $abc$42034$n4827_1
.sym 26865 $abc$42034$n4793_1
.sym 26866 $abc$42034$n4802_1
.sym 26867 r_adc_master_rx_reading_counter[0]
.sym 26870 $abc$42034$n4790_1
.sym 26871 $abc$42034$n4800_1
.sym 26872 $abc$42034$n4802_1
.sym 26873 $false
.sym 26876 $abc$42034$n4827_1
.sym 26877 $abc$42034$n4800_1
.sym 26878 $abc$42034$n4811_1
.sym 26879 $false
.sym 26882 spiMasterADC.o_RX_Count[2]
.sym 26883 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 26884 $false
.sym 26885 $false
.sym 26888 r_adc_master_rx_buffer_1[4]
.sym 26889 $false
.sym 26890 $false
.sym 26891 $false
.sym 26894 r_adc_master_rx_buffer_1[29]
.sym 26895 $false
.sym 26896 $false
.sym 26897 $false
.sym 26900 r_adc_master_rx_buffer_1[3]
.sym 26901 $false
.sym 26902 $false
.sym 26903 $false
.sym 26904 $abc$42034$n5752
.sym 26905 blink_simple_LED2.i_clk$2
.sym 26906 $false
.sym 26907 $abc$42034$n4104
.sym 26908 $abc$42034$n4114
.sym 26909 $abc$42034$n4113
.sym 26910 $abc$42034$n4103
.sym 26911 r_adc_master_tx_buffer_2[11][3]
.sym 26912 r_adc_master_tx_buffer_2[9][7]
.sym 26913 r_adc_master_tx_buffer_2[10][3]
.sym 26914 r_adc_master_tx_buffer_2[8][3]
.sym 26981 $abc$42034$n4790_1
.sym 26982 $abc$42034$n3384
.sym 26983 $abc$42034$n4802_1
.sym 26984 $false
.sym 26993 r_adc_master_tx_buffer_2[80][5]
.sym 26994 r_adc_master_tx_buffer_2[84][5]
.sym 26995 r_spi_master_tx_counter[0]
.sym 26996 r_spi_master_tx_counter[2]
.sym 26999 $abc$42034$n4140
.sym 27000 $abc$42034$n4141
.sym 27001 r_spi_master_tx_counter[1]
.sym 27002 $false
.sym 27011 r_adc_master_tx_buffer_2[81][5]
.sym 27012 r_adc_master_tx_buffer_2[85][5]
.sym 27013 r_spi_master_tx_counter[2]
.sym 27014 r_spi_master_tx_counter[0]
.sym 27017 $abc$42034$n4827_1
.sym 27018 $abc$42034$n3381
.sym 27019 $abc$42034$n4811_1
.sym 27020 r_adc_master_rx_reading_counter[0]
.sym 27023 r_adc_master_rx_buffer_1[9]
.sym 27024 $false
.sym 27025 $false
.sym 27026 $false
.sym 27027 $abc$42034$n5746
.sym 27028 blink_simple_LED2.i_clk$2
.sym 27029 $false
.sym 27030 $abc$42034$n4110
.sym 27031 $abc$42034$n2962
.sym 27032 $abc$42034$n3152
.sym 27033 $abc$42034$n4111
.sym 27034 r_adc_master_tx_buffer_2[12][6]
.sym 27035 r_adc_master_tx_buffer_2[13][5]
.sym 27036 r_adc_master_tx_buffer_2[15][5]
.sym 27037 r_adc_master_tx_buffer_2[15][3]
.sym 27104 $abc$42034$n3180
.sym 27105 $abc$42034$n3183
.sym 27106 $abc$42034$n3174
.sym 27107 $abc$42034$n3177
.sym 27116 $abc$42034$n4827_1
.sym 27117 $abc$42034$n3381
.sym 27118 $abc$42034$n3382
.sym 27119 r_adc_master_rx_reading_counter[0]
.sym 27128 $abc$42034$n4128
.sym 27129 $abc$42034$n4129
.sym 27130 r_spi_master_tx_counter[1]
.sym 27131 r_spi_master_tx_counter[3]
.sym 27134 $abc$42034$n4790_1
.sym 27135 $abc$42034$n3382
.sym 27136 $abc$42034$n3384
.sym 27137 $false
.sym 27140 $abc$42034$n3185
.sym 27141 $abc$42034$n3184
.sym 27142 r_spi_master_tx_counter[1]
.sym 27143 r_spi_master_tx_counter[4]
.sym 27146 r_adc_master_rx_buffer_1[16]
.sym 27147 $false
.sym 27148 $false
.sym 27149 $false
.sym 27150 $abc$42034$n5741
.sym 27151 blink_simple_LED2.i_clk$2
.sym 27152 $false
.sym 27153 $abc$42034$n3150
.sym 27154 $abc$42034$n3800
.sym 27155 $abc$42034$n3151
.sym 27156 $abc$42034$n4106
.sym 27157 r_adc_master_tx_buffer_2[93][2]
.sym 27158 r_adc_master_tx_buffer_2[95][0]
.sym 27159 r_adc_master_tx_buffer_2[94][1]
.sym 27160 r_adc_master_tx_buffer_2[93][5]
.sym 27239 r_adc_master_tx_buffer_2[91][3]
.sym 27240 r_adc_master_tx_buffer_2[95][3]
.sym 27241 r_spi_master_tx_counter[2]
.sym 27242 r_spi_master_tx_counter[0]
.sym 27245 $abc$42034$n3175
.sym 27246 $abc$42034$n3176
.sym 27247 r_spi_master_tx_counter[1]
.sym 27248 $false
.sym 27257 r_adc_master_rx_buffer_1[18]
.sym 27258 $false
.sym 27259 $false
.sym 27260 $false
.sym 27269 r_adc_master_rx_buffer_1[29]
.sym 27270 $false
.sym 27271 $false
.sym 27272 $false
.sym 27273 $abc$42034$n5718
.sym 27274 blink_simple_LED2.i_clk$2
.sym 27275 $false
.sym 27279 r_adc_master_tx_buffer_2[83][1]
.sym 27281 r_adc_master_tx_buffer_2[80][7]
.sym 27350 r_adc_master_tx_buffer_2[90][3]
.sym 27351 r_adc_master_tx_buffer_2[94][3]
.sym 27352 r_spi_master_tx_counter[0]
.sym 27353 r_spi_master_tx_counter[2]
.sym 27356 r_adc_master_tx_buffer_2[42][4]
.sym 27357 r_adc_master_tx_buffer_2[46][4]
.sym 27358 r_spi_master_tx_counter[0]
.sym 27359 $abc$42034$n5166_1
.sym 27368 r_adc_master_tx_buffer_2[97][5]
.sym 27369 r_adc_master_tx_buffer_2[101][5]
.sym 27370 r_spi_master_tx_counter[2]
.sym 27371 r_spi_master_tx_counter[0]
.sym 27374 r_adc_master_rx_buffer_1[15]
.sym 27375 $false
.sym 27376 $false
.sym 27377 $false
.sym 27380 r_adc_master_rx_buffer_1[5]
.sym 27381 $false
.sym 27382 $false
.sym 27383 $false
.sym 27386 r_adc_master_rx_buffer_1[11]
.sym 27387 $false
.sym 27388 $false
.sym 27389 $false
.sym 27392 r_adc_master_rx_buffer_1[1]
.sym 27393 $false
.sym 27394 $false
.sym 27395 $false
.sym 27396 $abc$42034$n5751
.sym 27397 blink_simple_LED2.i_clk$2
.sym 27398 $false
.sym 27399 $abc$42034$n4441_1
.sym 27400 $abc$42034$n4632_1
.sym 27401 $abc$42034$n3742
.sym 27402 r_adc_master_tx_buffer_1[79][5]
.sym 27404 r_adc_master_tx_buffer_1[79][6]
.sym 27405 r_adc_master_tx_buffer_1[76][2]
.sym 27485 $abc$42034$n4064
.sym 27486 $abc$42034$n4065
.sym 27487 r_spi_master_tx_counter[1]
.sym 27488 $abc$42034$n2825
.sym 27503 r_adc_master_tx_buffer_2[59][5]
.sym 27504 r_adc_master_tx_buffer_2[63][5]
.sym 27505 r_spi_master_tx_counter[2]
.sym 27506 r_spi_master_tx_counter[0]
.sym 27509 r_adc_master_rx_buffer_1[1]
.sym 27510 $false
.sym 27511 $false
.sym 27512 $false
.sym 27515 r_adc_master_rx_buffer_1[16]
.sym 27516 $false
.sym 27517 $false
.sym 27518 $false
.sym 27519 $abc$42034$n5740
.sym 27520 blink_simple_LED2.i_clk$2
.sym 27521 $false
.sym 27522 $abc$42034$n4251_1
.sym 27523 $abc$42034$n4639_1
.sym 27524 $abc$42034$n4253_1
.sym 27525 r_adc_master_tx_buffer_1[80][5]
.sym 27527 r_adc_master_tx_buffer_1[83][1]
.sym 27529 r_adc_master_tx_buffer_1[82][6]
.sym 27596 r_adc_master_tx_buffer_2[26][4]
.sym 27597 r_adc_master_tx_buffer_2[30][4]
.sym 27598 r_spi_master_tx_counter[0]
.sym 27599 $abc$42034$n5172_1
.sym 27602 r_adc_master_rx_buffer_1[15]
.sym 27603 $false
.sym 27604 $false
.sym 27605 $false
.sym 27614 r_adc_master_rx_buffer_1[12]
.sym 27615 $false
.sym 27616 $false
.sym 27617 $false
.sym 27620 r_adc_master_rx_buffer_1[27]
.sym 27621 $false
.sym 27622 $false
.sym 27623 $false
.sym 27632 r_adc_master_rx_buffer_1[4]
.sym 27633 $false
.sym 27634 $false
.sym 27635 $false
.sym 27638 r_adc_master_rx_buffer_1[0]
.sym 27639 $false
.sym 27640 $false
.sym 27641 $false
.sym 27642 $abc$42034$n5735
.sym 27643 blink_simple_LED2.i_clk$2
.sym 27644 $false
.sym 27646 r_adc_master_tx_buffer_1[44][7]
.sym 27725 r_spi_master_tx_counter[2]
.sym 27726 $abc$42034$n2779
.sym 27727 $false
.sym 27728 $false
.sym 27731 $abc$42034$n3226
.sym 27732 $abc$42034$n2825
.sym 27733 $abc$42034$n2990
.sym 27734 $false
.sym 27755 r_adc_master_rx_buffer_1[21]
.sym 27756 $false
.sym 27757 $false
.sym 27758 $false
.sym 27761 r_adc_master_rx_buffer_1[18]
.sym 27762 $false
.sym 27763 $false
.sym 27764 $false
.sym 27765 $abc$42034$n5750
.sym 27766 blink_simple_LED2.i_clk$2
.sym 27767 $false
.sym 27768 $abc$42034$n4393_1
.sym 27769 r_adc_master_tx_buffer_2[13][7]
.sym 27770 r_adc_master_tx_buffer_2[13][2]
.sym 27773 r_adc_master_tx_buffer_2[12][3]
.sym 27860 r_adc_master_rx_buffer_1[22]
.sym 27861 $false
.sym 27862 $false
.sym 27863 $false
.sym 27872 r_adc_master_rx_buffer_1[7]
.sym 27873 $false
.sym 27874 $false
.sym 27875 $false
.sym 27878 r_adc_master_rx_buffer_1[1]
.sym 27879 $false
.sym 27880 $false
.sym 27881 $false
.sym 27884 r_adc_master_rx_buffer_1[14]
.sym 27885 $false
.sym 27886 $false
.sym 27887 $false
.sym 27888 $abc$42034$n5648
.sym 27889 blink_simple_LED2.i_clk$2
.sym 27890 $false
.sym 27894 r_adc_master_tx_buffer_1[60][5]
.sym 27971 r_adc_master_tx_buffer_2[43][4]
.sym 27972 r_adc_master_tx_buffer_2[47][4]
.sym 27973 r_spi_master_tx_counter[0]
.sym 27974 r_spi_master_tx_counter[2]
.sym 27983 r_adc_master_rx_buffer_1[13]
.sym 27984 $false
.sym 27985 $false
.sym 27986 $false
.sym 27989 r_adc_master_rx_buffer_1[4]
.sym 27990 $false
.sym 27991 $false
.sym 27992 $false
.sym 28001 r_adc_master_rx_buffer_1[0]
.sym 28002 $false
.sym 28003 $false
.sym 28004 $false
.sym 28011 $abc$42034$n5740
.sym 28012 blink_simple_LED2.i_clk$2
.sym 28013 $false
.sym 28014 $abc$42034$n5262_1
.sym 28018 $abc$42034$n3875
.sym 28019 r_adc_master_tx_buffer_1[43][4]
.sym 28020 r_adc_master_tx_buffer_1[42][6]
.sym 28021 r_adc_master_tx_buffer_1[41][0]
.sym 28124 r_adc_master_rx_buffer_1[0]
.sym 28125 $false
.sym 28126 $false
.sym 28127 $false
.sym 28130 r_adc_master_rx_buffer_1[4]
.sym 28131 $false
.sym 28132 $false
.sym 28133 $false
.sym 28134 $abc$42034$n5741
.sym 28135 blink_simple_LED2.i_clk$2
.sym 28136 $false
.sym 28137 $abc$42034$n4319_1
.sym 28138 r_adc_master_tx_buffer_2[89][6]
.sym 28141 r_adc_master_tx_buffer_2[91][3]
.sym 28211 r_adc_sample_delay[0]
.sym 28212 $false
.sym 28213 $false
.sym 28214 $false
.sym 28217 r_adc_sample_delay[2]
.sym 28218 $false
.sym 28219 $false
.sym 28220 $false
.sym 28223 r_adc_sample_delay[1]
.sym 28224 $false
.sym 28225 $false
.sym 28226 $false
.sym 28235 r_adc_sample_delay[5]
.sym 28236 $false
.sym 28237 $false
.sym 28238 $false
.sym 28241 r_adc_sample_delay[6]
.sym 28242 $false
.sym 28243 $false
.sym 28244 $false
.sym 28253 r_adc_master_rx_buffer_1[29]
.sym 28254 $false
.sym 28255 $false
.sym 28256 $false
.sym 28257 $abc$42034$n5755
.sym 28258 blink_simple_LED2.i_clk$2
.sym 28259 $false
.sym 28260 $abc$42034$n3302
.sym 28261 $abc$42034$n3304
.sym 28262 $abc$42034$n4693_1
.sym 28263 $abc$42034$n3303
.sym 28265 r_adc_master_tx_buffer_1[47][4]
.sym 28267 r_adc_master_tx_buffer_1[46][6]
.sym 28340 $abc$42034$n4696_1
.sym 28341 $abc$42034$n4695_1
.sym 28342 $abc$42034$n5543
.sym 28343 r_adc_master_conversion
.sym 28346 r_adc_sample_delay[1]
.sym 28347 r_adc_sample_delay[0]
.sym 28348 r_adc_sample_delay[5]
.sym 28349 r_adc_sample_delay[4]
.sym 28352 r_adc_sample_delay[3]
.sym 28353 r_adc_sample_delay[6]
.sym 28354 r_adc_sample_delay[7]
.sym 28355 r_adc_sample_delay[2]
.sym 28358 r_adc_master_rx_buffer_1[17]
.sym 28359 $false
.sym 28360 $false
.sym 28361 $false
.sym 28376 r_adc_master_rx_buffer_1[22]
.sym 28377 $false
.sym 28378 $false
.sym 28379 $false
.sym 28380 $abc$42034$n5733
.sym 28381 blink_simple_LED2.i_clk$2
.sym 28382 $false
.sym 28384 r_adc_master_tx_buffer_2[93][6]
.sym 28481 r_adc_master_rx_buffer_1[11]
.sym 28482 $false
.sym 28483 $false
.sym 28484 $false
.sym 28503 $abc$42034$n5732
.sym 28504 blink_simple_LED2.i_clk$2
.sym 28505 $false
.sym 28551 $false
.sym 28705 r_adc_master_rx_buffer_1[9]
.sym 28706 $false
.sym 28707 $false
.sym 28708 $false
.sym 28727 $abc$42034$n5725
.sym 28728 blink_simple_LED2.i_clk$2
.sym 28729 $false
.sym 28806 $true
.sym 28843 $abc$42034$n5616$2
.sym 28844 $false
.sym 28845 $abc$42034$n5616
.sym 28846 $false
.sym 28847 $false
.sym 28849 $auto$alumacc.cc:474:replace_alu$1618.C[2]
.sym 28851 $false
.sym 28852 $abc$42034$n5529
.sym 28855 $auto$alumacc.cc:474:replace_alu$1618.C[3]
.sym 28857 $false
.sym 28858 $abc$42034$n5618
.sym 28861 $auto$alumacc.cc:474:replace_alu$1618.C[4]
.sym 28863 $false
.sym 28864 $abc$42034$n5620
.sym 28867 $abc$42034$n761$2
.sym 28869 $false
.sym 28870 $abc$42034$n5622
.sym 28877 $abc$42034$n761$2
.sym 28880 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 28881 $false
.sym 28882 $false
.sym 28883 $false
.sym 28886 r_adc_master_rx_buffer_1[20]
.sym 28887 $false
.sym 28888 $false
.sym 28889 $false
.sym 28890 $abc$42034$n5747
.sym 28891 blink_simple_LED2.i_clk$2
.sym 28892 $false
.sym 28997 r_adc_master_rx_buffer_1[15]
.sym 28998 $false
.sym 28999 $false
.sym 29000 $false
.sym 29013 $abc$42034$n5733
.sym 29014 blink_simple_LED2.i_clk$2
.sym 29015 $false
.sym 29096 r_adc_master_rx_buffer_1[12]
.sym 29097 $false
.sym 29098 $false
.sym 29099 $false
.sym 29120 r_adc_master_rx_buffer_1[4]
.sym 29121 $false
.sym 29122 $false
.sym 29123 $false
.sym 29126 r_adc_master_rx_buffer_1[29]
.sym 29127 $false
.sym 29128 $false
.sym 29129 $false
.sym 29136 $abc$42034$n5737
.sym 29137 blink_simple_LED2.i_clk$2
.sym 29138 $false
.sym 29213 $abc$42034$n3446
.sym 29214 $abc$42034$n3449
.sym 29215 r_adc_master_tx_buffer_1[120][0]
.sym 29216 r_spi_master_tx_counter[3]
.sym 29219 r_adc_master_rx_buffer_1[22]
.sym 29220 $false
.sym 29221 $false
.sym 29222 $false
.sym 29237 r_adc_master_rx_buffer_1[16]
.sym 29238 $false
.sym 29239 $false
.sym 29240 $false
.sym 29249 r_adc_master_rx_buffer_1[26]
.sym 29250 $false
.sym 29251 $false
.sym 29252 $false
.sym 29255 r_adc_master_rx_buffer_1[9]
.sym 29256 $false
.sym 29257 $false
.sym 29258 $false
.sym 29259 $abc$42034$n5704
.sym 29260 blink_simple_LED2.i_clk$2
.sym 29261 $false
.sym 29336 r_adc_master_rx_buffer_1[18]
.sym 29337 $false
.sym 29338 $false
.sym 29339 $false
.sym 29342 r_adc_master_rx_buffer_1[7]
.sym 29343 $false
.sym 29344 $false
.sym 29345 $false
.sym 29348 r_adc_master_rx_buffer_1[29]
.sym 29349 $false
.sym 29350 $false
.sym 29351 $false
.sym 29360 r_adc_master_rx_buffer_1[8]
.sym 29361 $false
.sym 29362 $false
.sym 29363 $false
.sym 29372 r_adc_master_rx_buffer_1[16]
.sym 29373 $false
.sym 29374 $false
.sym 29375 $false
.sym 29382 $abc$42034$n5743
.sym 29383 blink_simple_LED2.i_clk$2
.sym 29384 $false
.sym 29465 r_adc_master_tx_buffer_1[82][1]
.sym 29466 r_adc_master_tx_buffer_1[86][1]
.sym 29467 r_spi_master_tx_counter[0]
.sym 29468 r_spi_master_tx_counter[2]
.sym 29471 r_spi_master_tx_counter[4]
.sym 29472 r_spi_master_tx_counter[3]
.sym 29473 $false
.sym 29474 $false
.sym 29477 r_adc_master_tx_buffer_2[32][1]
.sym 29478 r_adc_master_tx_buffer_2[34][1]
.sym 29479 r_spi_master_tx_counter[1]
.sym 29480 $false
.sym 29483 r_adc_master_rx_buffer_1[28]
.sym 29484 $false
.sym 29485 $false
.sym 29486 $false
.sym 29489 r_adc_master_rx_buffer_1[16]
.sym 29490 $false
.sym 29491 $false
.sym 29492 $false
.sym 29495 r_adc_master_rx_buffer_1[25]
.sym 29496 $false
.sym 29497 $false
.sym 29498 $false
.sym 29501 r_adc_master_rx_buffer_1[23]
.sym 29502 $false
.sym 29503 $false
.sym 29504 $false
.sym 29505 $abc$42034$n5737
.sym 29506 blink_simple_LED2.i_clk$2
.sym 29507 $false
.sym 29582 r_adc_master_tx_buffer_1[65][6]
.sym 29583 r_adc_master_tx_buffer_1[69][6]
.sym 29584 r_spi_master_tx_counter[2]
.sym 29585 $abc$42034$n2777
.sym 29588 r_adc_master_rx_buffer_1[17]
.sym 29589 $false
.sym 29590 $false
.sym 29591 $false
.sym 29594 r_adc_master_rx_buffer_1[4]
.sym 29595 $false
.sym 29596 $false
.sym 29597 $false
.sym 29600 r_adc_master_rx_buffer_1[22]
.sym 29601 $false
.sym 29602 $false
.sym 29603 $false
.sym 29606 r_adc_master_rx_buffer_1[15]
.sym 29607 $false
.sym 29608 $false
.sym 29609 $false
.sym 29612 r_adc_master_rx_buffer_1[7]
.sym 29613 $false
.sym 29614 $false
.sym 29615 $false
.sym 29618 r_adc_master_rx_buffer_1[11]
.sym 29619 $false
.sym 29620 $false
.sym 29621 $false
.sym 29624 r_adc_master_rx_buffer_1[23]
.sym 29625 $false
.sym 29626 $false
.sym 29627 $false
.sym 29628 $abc$42034$n5694
.sym 29629 blink_simple_LED2.i_clk$2
.sym 29630 $false
.sym 29705 r_adc_master_tx_buffer_2[35][4]
.sym 29706 r_adc_master_tx_buffer_2[39][4]
.sym 29707 r_spi_master_tx_counter[2]
.sym 29708 $false
.sym 29711 $abc$42034$n3967
.sym 29712 $abc$42034$n3966
.sym 29713 r_spi_master_tx_counter[0]
.sym 29714 r_spi_master_tx_counter[1]
.sym 29723 r_adc_master_tx_buffer_2[33][4]
.sym 29724 r_adc_master_tx_buffer_2[37][4]
.sym 29725 r_spi_master_tx_counter[2]
.sym 29726 $abc$42034$n2777
.sym 29729 r_adc_master_tx_buffer_2[33][0]
.sym 29730 r_adc_master_tx_buffer_2[37][0]
.sym 29731 r_spi_master_tx_counter[2]
.sym 29732 r_spi_master_tx_counter[0]
.sym 29735 r_adc_master_tx_buffer_2[59][7]
.sym 29736 r_adc_master_tx_buffer_2[63][7]
.sym 29737 r_spi_master_tx_counter[2]
.sym 29738 r_spi_master_tx_counter[0]
.sym 29741 r_adc_master_tx_buffer_2[34][4]
.sym 29742 r_adc_master_tx_buffer_2[38][4]
.sym 29743 r_spi_master_tx_counter[2]
.sym 29744 $false
.sym 29747 r_adc_master_rx_buffer_1[19]
.sym 29748 $false
.sym 29749 $false
.sym 29750 $false
.sym 29751 $abc$42034$n5756$2
.sym 29752 blink_simple_LED2.i_clk$2
.sym 29753 $false
.sym 29828 r_adc_master_tx_buffer_2[105][3]
.sym 29829 r_adc_master_tx_buffer_2[109][3]
.sym 29830 r_spi_master_tx_counter[2]
.sym 29831 r_spi_master_tx_counter[0]
.sym 29834 r_adc_master_tx_buffer_1[65][1]
.sym 29835 r_adc_master_tx_buffer_1[69][1]
.sym 29836 r_spi_master_tx_counter[2]
.sym 29837 r_spi_master_tx_counter[0]
.sym 29840 r_adc_master_rx_buffer_1[25]
.sym 29841 $false
.sym 29842 $false
.sym 29843 $false
.sym 29846 r_adc_master_rx_buffer_1[19]
.sym 29847 $false
.sym 29848 $false
.sym 29849 $false
.sym 29852 r_adc_master_rx_buffer_1[27]
.sym 29853 $false
.sym 29854 $false
.sym 29855 $false
.sym 29858 r_adc_master_rx_buffer_1[6]
.sym 29859 $false
.sym 29860 $false
.sym 29861 $false
.sym 29874 $abc$42034$n5755
.sym 29875 blink_simple_LED2.i_clk$2
.sym 29876 $false
.sym 29951 $abc$42034$n4277_1
.sym 29952 $abc$42034$n4276_1
.sym 29953 r_spi_master_tx_counter[2]
.sym 29954 r_spi_master_tx_counter[0]
.sym 29957 r_spi_master_tx_counter[1]
.sym 29958 $abc$42034$n3113
.sym 29959 $abc$42034$n3114
.sym 29960 $abc$42034$n2789
.sym 29969 r_adc_master_tx_buffer_2[104][3]
.sym 29970 r_adc_master_tx_buffer_2[108][3]
.sym 29971 r_spi_master_tx_counter[0]
.sym 29972 r_spi_master_tx_counter[2]
.sym 29981 r_adc_master_rx_buffer_1[31]
.sym 29982 $false
.sym 29983 $false
.sym 29984 $false
.sym 29987 r_adc_master_rx_buffer_1[18]
.sym 29988 $false
.sym 29989 $false
.sym 29990 $false
.sym 29997 $abc$42034$n5725
.sym 29998 blink_simple_LED2.i_clk$2
.sym 29999 $false
.sym 30074 r_adc_master_tx_buffer_1[64][1]
.sym 30075 r_adc_master_tx_buffer_1[68][1]
.sym 30076 r_spi_master_tx_counter[0]
.sym 30077 r_spi_master_tx_counter[2]
.sym 30080 $abc$42034$n3735
.sym 30081 $abc$42034$n3736
.sym 30082 r_spi_master_tx_counter[1]
.sym 30083 $false
.sym 30086 r_adc_master_tx_buffer_2[107][6]
.sym 30087 r_adc_master_tx_buffer_2[111][6]
.sym 30088 r_spi_master_tx_counter[0]
.sym 30089 r_spi_master_tx_counter[2]
.sym 30092 $abc$42034$n3815
.sym 30093 $abc$42034$n3816
.sym 30094 r_spi_master_tx_counter[1]
.sym 30095 r_spi_master_tx_counter[4]
.sym 30098 r_adc_master_rx_buffer_1[12]
.sym 30099 $false
.sym 30100 $false
.sym 30101 $false
.sym 30110 r_adc_master_rx_buffer_1[6]
.sym 30111 $false
.sym 30112 $false
.sym 30113 $false
.sym 30116 r_adc_master_rx_buffer_1[27]
.sym 30117 $false
.sym 30118 $false
.sym 30119 $false
.sym 30120 $abc$42034$n5756$2
.sym 30121 blink_simple_LED2.i_clk$2
.sym 30122 $false
.sym 30197 $abc$42034$n3741
.sym 30198 $abc$42034$n3742
.sym 30199 r_spi_master_tx_counter[1]
.sym 30200 $false
.sym 30203 r_adc_master_rx_buffer_1[24]
.sym 30204 $false
.sym 30205 $false
.sym 30206 $false
.sym 30209 r_adc_master_rx_buffer_1[13]
.sym 30210 $false
.sym 30211 $false
.sym 30212 $false
.sym 30215 r_adc_master_rx_buffer_1[31]
.sym 30216 $false
.sym 30217 $false
.sym 30218 $false
.sym 30233 r_adc_master_rx_buffer_1[0]
.sym 30234 $false
.sym 30235 $false
.sym 30236 $false
.sym 30239 r_adc_master_rx_buffer_1[14]
.sym 30240 $false
.sym 30241 $false
.sym 30242 $false
.sym 30243 $abc$42034$n5707
.sym 30244 blink_simple_LED2.i_clk$2
.sym 30245 $false
.sym 30320 r_adc_master_tx_buffer_1[91][0]
.sym 30321 r_adc_master_tx_buffer_1[95][0]
.sym 30322 r_spi_master_tx_counter[2]
.sym 30323 r_spi_master_tx_counter[0]
.sym 30326 r_adc_master_rx_buffer_1[1]
.sym 30327 $false
.sym 30328 $false
.sym 30329 $false
.sym 30338 r_adc_master_rx_buffer_1[15]
.sym 30339 $false
.sym 30340 $false
.sym 30341 $false
.sym 30356 r_adc_master_rx_buffer_1[14]
.sym 30357 $false
.sym 30358 $false
.sym 30359 $false
.sym 30366 $abc$42034$n5752
.sym 30367 blink_simple_LED2.i_clk$2
.sym 30368 $false
.sym 30449 r_adc_master_tx_buffer_1[0][0]
.sym 30450 r_adc_master_tx_buffer_1[1][0]
.sym 30451 r_spi_master_tx_counter[0]
.sym 30452 $false
.sym 30455 r_adc_master_rx_buffer_1[9]
.sym 30456 $false
.sym 30457 $false
.sym 30458 $false
.sym 30461 r_adc_master_rx_buffer_1[16]
.sym 30462 $false
.sym 30463 $false
.sym 30464 $false
.sym 30467 r_adc_master_rx_buffer_1[26]
.sym 30468 $false
.sym 30469 $false
.sym 30470 $false
.sym 30489 $abc$42034$n5665
.sym 30490 blink_simple_LED2.i_clk$2
.sym 30491 $false
.sym 30572 r_adc_master_tx_buffer_1[58][1]
.sym 30573 r_adc_master_tx_buffer_1[59][1]
.sym 30574 r_spi_master_tx_counter[0]
.sym 30575 $false
.sym 30584 r_adc_master_rx_buffer_1[1]
.sym 30585 $false
.sym 30586 $false
.sym 30587 $false
.sym 30590 r_adc_master_rx_buffer_1[17]
.sym 30591 $false
.sym 30592 $false
.sym 30593 $false
.sym 30596 r_adc_master_rx_buffer_1[18]
.sym 30597 $false
.sym 30598 $false
.sym 30599 $false
.sym 30602 r_adc_master_rx_buffer_1[19]
.sym 30603 $false
.sym 30604 $false
.sym 30605 $false
.sym 30608 r_adc_master_rx_buffer_1[9]
.sym 30609 $false
.sym 30610 $false
.sym 30611 $false
.sym 30612 $abc$42034$n5686
.sym 30613 blink_simple_LED2.i_clk$2
.sym 30614 $false
.sym 30689 r_adc_master_tx_buffer_1[67][5]
.sym 30690 r_adc_master_tx_buffer_1[71][5]
.sym 30691 r_spi_master_tx_counter[2]
.sym 30692 r_spi_master_tx_counter[0]
.sym 30695 r_adc_master_rx_reading_counter[0]
.sym 30696 $abc$42034$n3381
.sym 30697 $abc$42034$n4802_1
.sym 30698 $abc$42034$n4827_1
.sym 30701 r_adc_master_tx_buffer_2[90][7]
.sym 30702 r_adc_master_tx_buffer_2[94][7]
.sym 30703 r_spi_master_tx_counter[0]
.sym 30704 r_spi_master_tx_counter[2]
.sym 30707 $abc$42034$n4790_1
.sym 30708 $abc$42034$n3203
.sym 30709 $abc$42034$n4791_1
.sym 30710 $false
.sym 30713 r_adc_master_tx_buffer_1[57][6]
.sym 30714 r_adc_master_tx_buffer_1[61][6]
.sym 30715 r_spi_master_tx_counter[2]
.sym 30716 $false
.sym 30719 $abc$42034$n5292_1
.sym 30720 $abc$42034$n5293_1
.sym 30721 r_spi_master_tx_counter[1]
.sym 30722 r_spi_master_tx_counter[4]
.sym 30725 r_adc_master_rx_buffer_1[20]
.sym 30726 $false
.sym 30727 $false
.sym 30728 $false
.sym 30731 r_adc_master_rx_buffer_1[9]
.sym 30732 $false
.sym 30733 $false
.sym 30734 $false
.sym 30735 $abc$42034$n5737
.sym 30736 blink_simple_LED2.i_clk$2
.sym 30737 $false
.sym 30812 $abc$42034$n4827_1
.sym 30813 $abc$42034$n3382
.sym 30814 $abc$42034$n4791_1
.sym 30815 $false
.sym 30818 $abc$42034$n4790_1
.sym 30819 $abc$42034$n4791_1
.sym 30820 $abc$42034$n4802_1
.sym 30821 $false
.sym 30824 $abc$42034$n4827_1
.sym 30825 $abc$42034$n4791_1
.sym 30826 $abc$42034$n4802_1
.sym 30827 $false
.sym 30830 r_adc_master_tx_buffer_2[91][1]
.sym 30831 r_adc_master_tx_buffer_2[95][1]
.sym 30832 r_spi_master_tx_counter[2]
.sym 30833 r_spi_master_tx_counter[0]
.sym 30836 r_adc_master_tx_buffer_2[80][7]
.sym 30837 r_adc_master_tx_buffer_2[84][7]
.sym 30838 r_spi_master_tx_counter[0]
.sym 30839 r_spi_master_tx_counter[2]
.sym 30842 $abc$42034$n3799
.sym 30843 $abc$42034$n3800
.sym 30844 r_spi_master_tx_counter[1]
.sym 30845 $false
.sym 30848 r_spi_master_tx_counter[1]
.sym 30849 $abc$42034$n4613_1
.sym 30850 $abc$42034$n4614_1
.sym 30851 $abc$42034$n2823
.sym 30854 r_adc_master_rx_buffer_1[5]
.sym 30855 $false
.sym 30856 $false
.sym 30857 $false
.sym 30858 $abc$42034$n5694
.sym 30859 blink_simple_LED2.i_clk$2
.sym 30860 $false
.sym 30935 r_adc_master_tx_buffer_1[50][4]
.sym 30936 r_adc_master_tx_buffer_1[54][4]
.sym 30937 r_spi_master_tx_counter[0]
.sym 30938 r_spi_master_tx_counter[2]
.sym 30941 r_adc_master_rx_reading_counter[0]
.sym 30942 r_adc_master_rx_reading_counter[1]
.sym 30943 r_adc_master_rx_reading_counter[2]
.sym 30944 $false
.sym 30947 r_adc_master_tx_buffer_2[88][5]
.sym 30948 r_adc_master_tx_buffer_2[92][5]
.sym 30949 r_spi_master_tx_counter[0]
.sym 30950 r_spi_master_tx_counter[2]
.sym 30953 r_adc_master_tx_buffer_1[54][7]
.sym 30954 r_adc_master_tx_buffer_1[55][7]
.sym 30955 r_spi_master_tx_counter[0]
.sym 30956 $false
.sym 30959 $abc$42034$n4790_1
.sym 30960 $abc$42034$n4793_1
.sym 30961 $abc$42034$n4802_1
.sym 30962 r_adc_master_rx_reading_counter[0]
.sym 30971 r_adc_master_rx_buffer_1[12]
.sym 30972 $false
.sym 30973 $false
.sym 30974 $false
.sym 30977 r_adc_master_rx_buffer_1[7]
.sym 30978 $false
.sym 30979 $false
.sym 30980 $false
.sym 30981 $abc$42034$n5683
.sym 30982 blink_simple_LED2.i_clk$2
.sym 30983 $false
.sym 31058 $abc$42034$n4105
.sym 31059 $abc$42034$n4106
.sym 31060 r_spi_master_tx_counter[1]
.sym 31061 $false
.sym 31064 r_adc_master_tx_buffer_2[9][5]
.sym 31065 r_adc_master_tx_buffer_2[13][5]
.sym 31066 r_spi_master_tx_counter[2]
.sym 31067 r_spi_master_tx_counter[0]
.sym 31070 r_spi_master_tx_counter[1]
.sym 31071 $abc$42034$n4114
.sym 31072 $abc$42034$n4115
.sym 31073 $abc$42034$n2789
.sym 31076 $abc$42034$n4110
.sym 31077 $abc$42034$n4113
.sym 31078 $abc$42034$n4104
.sym 31079 $abc$42034$n4107
.sym 31082 r_adc_master_rx_buffer_1[3]
.sym 31083 $false
.sym 31084 $false
.sym 31085 $false
.sym 31088 r_adc_master_rx_buffer_1[23]
.sym 31089 $false
.sym 31090 $false
.sym 31091 $false
.sym 31094 r_adc_master_rx_buffer_1[11]
.sym 31095 $false
.sym 31096 $false
.sym 31097 $false
.sym 31100 r_adc_master_rx_buffer_1[27]
.sym 31101 $false
.sym 31102 $false
.sym 31103 $false
.sym 31104 $abc$42034$n5731
.sym 31105 blink_simple_LED2.i_clk$2
.sym 31106 $false
.sym 31181 $abc$42034$n4111
.sym 31182 $abc$42034$n4112
.sym 31183 r_spi_master_tx_counter[1]
.sym 31184 $false
.sym 31187 r_adc_master_tx_buffer_1[40][2]
.sym 31188 r_adc_master_tx_buffer_1[44][2]
.sym 31189 r_spi_master_tx_counter[0]
.sym 31190 r_spi_master_tx_counter[2]
.sym 31193 r_adc_master_tx_buffer_2[11][3]
.sym 31194 r_adc_master_tx_buffer_2[15][3]
.sym 31195 r_spi_master_tx_counter[2]
.sym 31196 r_spi_master_tx_counter[0]
.sym 31199 r_adc_master_tx_buffer_2[11][5]
.sym 31200 r_adc_master_tx_buffer_2[15][5]
.sym 31201 r_spi_master_tx_counter[2]
.sym 31202 r_spi_master_tx_counter[0]
.sym 31205 r_adc_master_rx_buffer_1[30]
.sym 31206 $false
.sym 31207 $false
.sym 31208 $false
.sym 31211 r_adc_master_rx_buffer_1[21]
.sym 31212 $false
.sym 31213 $false
.sym 31214 $false
.sym 31217 r_adc_master_rx_buffer_1[5]
.sym 31218 $false
.sym 31219 $false
.sym 31220 $false
.sym 31223 r_adc_master_rx_buffer_1[3]
.sym 31224 $false
.sym 31225 $false
.sym 31226 $false
.sym 31227 $abc$42034$n5732
.sym 31228 blink_simple_LED2.i_clk$2
.sym 31229 $false
.sym 31304 $abc$42034$n3152
.sym 31305 $abc$42034$n3151
.sym 31306 r_spi_master_tx_counter[1]
.sym 31307 r_spi_master_tx_counter[3]
.sym 31310 r_adc_master_tx_buffer_2[90][1]
.sym 31311 r_adc_master_tx_buffer_2[94][1]
.sym 31312 r_spi_master_tx_counter[0]
.sym 31313 r_spi_master_tx_counter[2]
.sym 31316 r_adc_master_tx_buffer_2[10][3]
.sym 31317 r_adc_master_tx_buffer_2[14][3]
.sym 31318 r_spi_master_tx_counter[0]
.sym 31319 r_spi_master_tx_counter[2]
.sym 31322 r_adc_master_tx_buffer_2[0][5]
.sym 31323 r_adc_master_tx_buffer_2[4][5]
.sym 31324 r_spi_master_tx_counter[0]
.sym 31325 r_spi_master_tx_counter[2]
.sym 31328 r_adc_master_rx_buffer_1[18]
.sym 31329 $false
.sym 31330 $false
.sym 31331 $false
.sym 31334 r_adc_master_rx_buffer_1[0]
.sym 31335 $false
.sym 31336 $false
.sym 31337 $false
.sym 31340 r_adc_master_rx_buffer_1[9]
.sym 31341 $false
.sym 31342 $false
.sym 31343 $false
.sym 31346 r_adc_master_rx_buffer_1[21]
.sym 31347 $false
.sym 31348 $false
.sym 31349 $false
.sym 31350 $abc$42034$n5752
.sym 31351 blink_simple_LED2.i_clk$2
.sym 31352 $false
.sym 31445 r_adc_master_rx_buffer_1[1]
.sym 31446 $false
.sym 31447 $false
.sym 31448 $false
.sym 31457 r_adc_master_rx_buffer_1[31]
.sym 31458 $false
.sym 31459 $false
.sym 31460 $false
.sym 31473 $abc$42034$n5749
.sym 31474 blink_simple_LED2.i_clk$2
.sym 31475 $false
.sym 31550 r_adc_master_tx_buffer_1[82][6]
.sym 31551 r_adc_master_tx_buffer_1[86][6]
.sym 31552 r_spi_master_tx_counter[0]
.sym 31553 r_spi_master_tx_counter[2]
.sym 31556 r_adc_master_tx_buffer_2[9][7]
.sym 31557 r_adc_master_tx_buffer_2[13][7]
.sym 31558 r_spi_master_tx_counter[2]
.sym 31559 r_spi_master_tx_counter[0]
.sym 31562 r_adc_master_tx_buffer_1[83][1]
.sym 31563 r_adc_master_tx_buffer_1[87][1]
.sym 31564 r_spi_master_tx_counter[2]
.sym 31565 r_spi_master_tx_counter[0]
.sym 31568 r_adc_master_rx_buffer_1[5]
.sym 31569 $false
.sym 31570 $false
.sym 31571 $false
.sym 31580 r_adc_master_rx_buffer_1[6]
.sym 31581 $false
.sym 31582 $false
.sym 31583 $false
.sym 31586 r_adc_master_rx_buffer_1[26]
.sym 31587 $false
.sym 31588 $false
.sym 31589 $false
.sym 31596 $abc$42034$n5699
.sym 31597 blink_simple_LED2.i_clk$2
.sym 31598 $false
.sym 31673 $abc$42034$n4253_1
.sym 31674 $abc$42034$n4252_1
.sym 31675 r_spi_master_tx_counter[0]
.sym 31676 r_spi_master_tx_counter[3]
.sym 31679 r_adc_master_tx_buffer_2[26][7]
.sym 31680 r_adc_master_tx_buffer_2[30][7]
.sym 31681 r_spi_master_tx_counter[0]
.sym 31682 r_spi_master_tx_counter[2]
.sym 31685 r_adc_master_tx_buffer_1[56][5]
.sym 31686 r_adc_master_tx_buffer_1[60][5]
.sym 31687 r_spi_master_tx_counter[2]
.sym 31688 $false
.sym 31691 r_adc_master_rx_buffer_1[29]
.sym 31692 $false
.sym 31693 $false
.sym 31694 $false
.sym 31703 r_adc_master_rx_buffer_1[1]
.sym 31704 $false
.sym 31705 $false
.sym 31706 $false
.sym 31715 r_adc_master_rx_buffer_1[14]
.sym 31716 $false
.sym 31717 $false
.sym 31718 $false
.sym 31719 $abc$42034$n5702
.sym 31720 blink_simple_LED2.i_clk$2
.sym 31721 $false
.sym 31802 r_adc_master_rx_buffer_1[31]
.sym 31803 $false
.sym 31804 $false
.sym 31805 $false
.sym 31842 $abc$42034$n5678
.sym 31843 blink_simple_LED2.i_clk$2
.sym 31844 $false
.sym 31919 r_adc_master_tx_buffer_1[10][6]
.sym 31920 r_adc_master_tx_buffer_1[14][6]
.sym 31921 r_spi_master_tx_counter[0]
.sym 31922 r_spi_master_tx_counter[2]
.sym 31925 r_adc_master_rx_buffer_1[23]
.sym 31926 $false
.sym 31927 $false
.sym 31928 $false
.sym 31931 r_adc_master_rx_buffer_1[18]
.sym 31932 $false
.sym 31933 $false
.sym 31934 $false
.sym 31949 r_adc_master_rx_buffer_1[27]
.sym 31950 $false
.sym 31951 $false
.sym 31952 $false
.sym 31965 $abc$42034$n5732
.sym 31966 blink_simple_LED2.i_clk$2
.sym 31967 $false
.sym 32060 r_adc_master_rx_buffer_1[29]
.sym 32061 $false
.sym 32062 $false
.sym 32063 $false
.sym 32088 $abc$42034$n5688
.sym 32089 blink_simple_LED2.i_clk$2
.sym 32090 $false
.sym 32165 r_adc_master_tx_buffer_1[42][6]
.sym 32166 r_adc_master_tx_buffer_1[46][6]
.sym 32167 r_spi_master_tx_counter[3]
.sym 32168 r_spi_master_tx_counter[2]
.sym 32189 r_adc_master_tx_buffer_1[43][4]
.sym 32190 r_adc_master_tx_buffer_1[47][4]
.sym 32191 r_spi_master_tx_counter[2]
.sym 32192 $false
.sym 32195 r_adc_master_rx_buffer_1[4]
.sym 32196 $false
.sym 32197 $false
.sym 32198 $false
.sym 32201 r_adc_master_rx_buffer_1[14]
.sym 32202 $false
.sym 32203 $false
.sym 32204 $false
.sym 32207 r_adc_master_rx_buffer_1[16]
.sym 32208 $false
.sym 32209 $false
.sym 32210 $false
.sym 32211 $abc$42034$n5676
.sym 32212 blink_simple_LED2.i_clk$2
.sym 32213 $false
.sym 32288 r_adc_master_tx_buffer_2[89][6]
.sym 32289 r_adc_master_tx_buffer_2[93][6]
.sym 32290 r_spi_master_tx_counter[2]
.sym 32291 r_spi_master_tx_counter[0]
.sym 32294 r_adc_master_rx_buffer_1[22]
.sym 32295 $false
.sym 32296 $false
.sym 32297 $false
.sym 32312 r_adc_master_rx_buffer_1[3]
.sym 32313 $false
.sym 32314 $false
.sym 32315 $false
.sym 32334 $abc$42034$n5751
.sym 32335 blink_simple_LED2.i_clk$2
.sym 32336 $false
.sym 32411 $abc$42034$n3304
.sym 32412 $abc$42034$n3303
.sym 32413 $abc$42034$n5542
.sym 32414 r_adc_master_conversion
.sym 32417 r_adc_sample_delay[0]
.sym 32418 r_adc_sample_delay[5]
.sym 32419 r_adc_sample_delay[4]
.sym 32420 r_adc_sample_delay[1]
.sym 32423 $abc$42034$n3302
.sym 32424 $abc$42034$n4694_1
.sym 32425 $false
.sym 32426 $false
.sym 32429 r_adc_sample_delay[2]
.sym 32430 r_adc_sample_delay[7]
.sym 32431 r_adc_sample_delay[6]
.sym 32432 r_adc_sample_delay[3]
.sym 32441 r_adc_master_rx_buffer_1[4]
.sym 32442 $false
.sym 32443 $false
.sym 32444 $false
.sym 32453 r_adc_master_rx_buffer_1[14]
.sym 32454 $false
.sym 32455 $false
.sym 32456 $false
.sym 32457 $abc$42034$n5678
.sym 32458 blink_simple_LED2.i_clk$2
.sym 32459 $false
.sym 32540 r_adc_master_rx_buffer_1[22]
.sym 32541 $false
.sym 32542 $false
.sym 32543 $false
.sym 32580 $abc$42034$n5752
.sym 32581 blink_simple_LED2.i_clk$2
.sym 32582 $false
.sym 32762 r_adc_master_tx_buffer_1[67][7]
.sym 32901 r_adc_master_tx_buffer_2[37][4]
.sym 33004 r_adc_master_rx_buffer_1[21]
.sym 33102 r_adc_master_tx_buffer_2[62][0]
.sym 33105 r_adc_master_tx_buffer_2[60][3]
.sym 33106 r_adc_master_tx_buffer_2[61][2]
.sym 33107 r_adc_master_tx_buffer_2[63][4]
.sym 33203 $abc$42034$n2836
.sym 33205 $abc$42034$n3635
.sym 33206 r_adc_master_tx_buffer_2[73][6]
.sym 33208 r_adc_master_tx_buffer_2[72][3]
.sym 33305 r_adc_master_tx_buffer_2[56][0]
.sym 33307 r_adc_master_tx_buffer_2[57][4]
.sym 33308 r_adc_master_tx_buffer_2[57][5]
.sym 33407 $abc$42034$n4507_1
.sym 33408 $abc$42034$n4239_1
.sym 33409 $abc$42034$n4234_1
.sym 33411 $abc$42034$n4241_1
.sym 33412 r_adc_master_tx_buffer_1[111][5]
.sym 33414 r_adc_master_tx_buffer_1[108][5]
.sym 33509 $abc$42034$n3964
.sym 33510 $abc$42034$n3969
.sym 33511 $abc$42034$n4662_1
.sym 33512 $abc$42034$n4031
.sym 33513 $abc$42034$n4067
.sym 33514 $abc$42034$n3550
.sym 33515 r_adc_master_tx_buffer_2[76][0]
.sym 33516 r_adc_master_tx_buffer_2[77][4]
.sym 33613 $abc$42034$n3088
.sym 33616 r_spi_master_adc_tx_data_count[1]
.sym 33618 $abc$42034$n28
.sym 33713 $abc$42034$n4452_1
.sym 33714 r_adc_master_tx_buffer_1[74][3]
.sym 33715 r_adc_master_tx_buffer_1[75][2]
.sym 33717 r_adc_master_tx_buffer_1[74][6]
.sym 33718 r_adc_master_tx_buffer_1[72][7]
.sym 33720 r_adc_master_tx_buffer_1[73][7]
.sym 33815 $abc$42034$n4030
.sym 33816 $abc$42034$n3810
.sym 33818 $abc$42034$n3820
.sym 33819 $abc$42034$n3811
.sym 33820 r_adc_master_tx_buffer_1[72][6]
.sym 33821 r_adc_master_tx_buffer_1[75][6]
.sym 33822 r_adc_master_tx_buffer_1[74][0]
.sym 33922 $abc$42034$n3822
.sym 33923 $abc$42034$n3505_1
.sym 33924 r_adc_master_tx_buffer_1[78][0]
.sym 34022 $abc$42034$n4447_1
.sym 34023 $abc$42034$n4645_1
.sym 34024 r_adc_master_tx_buffer_1[95][0]
.sym 34026 r_adc_master_tx_buffer_1[94][6]
.sym 34121 $abc$42034$n4451_1
.sym 34122 $abc$42034$n5111_1
.sym 34123 $abc$42034$n4450_1
.sym 34124 $abc$42034$n3504
.sym 34125 r_adc_master_tx_buffer_2[7][3]
.sym 34127 r_adc_master_tx_buffer_2[5][2]
.sym 34128 r_adc_master_tx_buffer_2[6][2]
.sym 34223 $abc$42034$n5120_1
.sym 34224 $abc$42034$n4449_1
.sym 34226 $abc$42034$n4453_1
.sym 34227 $abc$42034$n5121_1
.sym 34228 $abc$42034$n3697
.sym 34229 r_adc_master_tx_buffer_2[2][5]
.sym 34325 $abc$42034$n5293_1
.sym 34326 $abc$42034$n5683
.sym 34327 $abc$42034$n3282
.sym 34328 $abc$42034$n5713
.sym 34329 $abc$42034$n5738
.sym 34331 r_adc_master_tx_buffer_1[24][2]
.sym 34427 $abc$42034$n5673
.sym 34428 $abc$42034$n5654
.sym 34429 $abc$42034$n4454_1
.sym 34430 $abc$42034$n5652
.sym 34431 $abc$42034$n3695
.sym 34432 r_adc_master_tx_buffer_1[61][6]
.sym 34433 r_adc_master_tx_buffer_1[63][1]
.sym 34434 r_adc_master_tx_buffer_1[62][1]
.sym 34529 $abc$42034$n3202
.sym 34530 $abc$42034$n4144
.sym 34531 $abc$42034$n4142
.sym 34532 $abc$42034$n5739
.sym 34533 $abc$42034$n5744
.sym 34534 $abc$42034$n4791_1
.sym 34535 $abc$42034$n4054
.sym 34536 r_adc_master_tx_buffer_2[102][4]
.sym 34631 $abc$42034$n5751
.sym 34632 $abc$42034$n5707
.sym 34633 $abc$42034$n4145
.sym 34634 $abc$42034$n5742
.sym 34635 $abc$42034$n5743
.sym 34636 $abc$42034$n4138
.sym 34637 $abc$42034$n5735
.sym 34638 r_adc_master_tx_buffer_1[97][7]
.sym 34733 $abc$42034$n3997
.sym 34734 $abc$42034$n5728
.sym 34735 $abc$42034$n3995
.sym 34736 $abc$42034$n3813
.sym 34737 $abc$42034$n4663_1
.sym 34738 r_adc_master_tx_buffer_2[14][0]
.sym 34739 r_adc_master_tx_buffer_2[12][0]
.sym 34740 r_adc_master_tx_buffer_2[12][4]
.sym 34836 $abc$42034$n4146
.sym 34837 $abc$42034$n4150
.sym 34838 $abc$42034$n4148
.sym 34840 r_adc_master_tx_buffer_2[88][1]
.sym 34841 r_adc_master_tx_buffer_2[90][5]
.sym 34842 r_adc_master_tx_buffer_2[90][1]
.sym 34937 $abc$42034$n4149
.sym 34938 $abc$42034$n5074_1
.sym 34939 $abc$42034$n5073_1
.sym 34940 $abc$42034$n4125
.sym 34941 $abc$42034$n527
.sym 34942 r_adc_master_tx_buffer_2[94][4]
.sym 34943 r_adc_master_tx_buffer_2[94][5]
.sym 34944 r_adc_master_tx_buffer_2[95][5]
.sym 35040 $abc$42034$n4395_1
.sym 35043 $abc$42034$n4062
.sym 35044 $abc$42034$n4066
.sym 35046 r_adc_master_tx_buffer_1[9][6]
.sym 35141 $abc$42034$n5172_1
.sym 35144 r_adc_master_tx_buffer_1[64][2]
.sym 35243 r_adc_master_tx_buffer_2[97][4]
.sym 35247 r_adc_master_tx_buffer_2[99][5]
.sym 35250 r_adc_master_tx_buffer_2[96][3]
.sym 35348 $abc$42034$n2875
.sym 35349 r_adc_master_tx_buffer_2[9][2]
.sym 35449 $abc$42034$n5075_1
.sym 35450 $abc$42034$n3295
.sym 35451 r_adc_master_state[1]
.sym 35452 r_adc_master_state[0]
.sym 35454 r_spi_master_adc_reset
.sym 35551 $abc$42034$n5093_1
.sym 35552 r_adc_master_tx_buffer_1[47][6]
.sym 35553 r_adc_master_tx_buffer_1[45][0]
.sym 35554 r_adc_master_tx_buffer_1[46][5]
.sym 35653 $abc$42034$n1532
.sym 35654 r_adc_sample_delay[0]
.sym 35655 r_spi_master_adc_cs_control
.sym 35753 r_adc_sample_delay[7]
.sym 35754 r_adc_sample_delay[6]
.sym 35755 r_adc_sample_delay[3]
.sym 35756 r_adc_sample_delay[4]
.sym 35757 r_adc_sample_delay[2]
.sym 35759 r_adc_sample_delay[1]
.sym 35760 r_adc_sample_delay[5]
.sym 35857 $abc$42034$n1536
.sym 35858 $abc$42034$n1538
.sym 35859 $abc$42034$n1540
.sym 35860 $abc$42034$n1542
.sym 35861 $abc$42034$n1544
.sym 35862 $abc$42034$n1546
.sym 36216 r_adc_master_tx_buffer_2[64][4]
.sym 36343 r_adc_master_rx_buffer_1[7]
.sym 36344 $false
.sym 36345 $false
.sym 36346 $false
.sym 36371 $abc$42034$n5692
.sym 36372 blink_simple_LED2.i_clk$2
.sym 36373 $false
.sym 36375 r_adc_master_tx_buffer_1[113][7]
.sym 36377 r_adc_master_tx_buffer_1[113][1]
.sym 36379 r_adc_master_tx_buffer_1[114][6]
.sym 36472 r_adc_master_rx_buffer_1[20]
.sym 36473 $false
.sym 36474 $false
.sym 36475 $false
.sym 36494 $abc$42034$n5738
.sym 36495 blink_simple_LED2.i_clk$2
.sym 36496 $false
.sym 36498 $abc$42034$n5383
.sym 36499 $abc$42034$n5280_1
.sym 36501 r_adc_master_tx_buffer_2[66][0]
.sym 36502 r_adc_master_tx_buffer_2[67][5]
.sym 36504 r_adc_master_tx_buffer_2[64][5]
.sym 36601 $abc$42034$n4760_1
.sym 36602 $abc$42034$n3376
.sym 36603 r_adc_master_rx_buffer_1[21]
.sym 36604 $false
.sym 36617 $true
.sym 36618 blink_simple_LED2.i_clk$2
.sym 36619 $false
.sym 36620 r_adc_master_tx_buffer_1[3][7]
.sym 36623 r_adc_master_tx_buffer_1[3][3]
.sym 36624 r_adc_master_tx_buffer_1[0][7]
.sym 36627 r_adc_master_tx_buffer_1[3][2]
.sym 36700 r_adc_master_rx_buffer_1[8]
.sym 36701 $false
.sym 36702 $false
.sym 36703 $false
.sym 36718 r_adc_master_rx_buffer_1[27]
.sym 36719 $false
.sym 36720 $false
.sym 36721 $false
.sym 36724 r_adc_master_rx_buffer_1[18]
.sym 36725 $false
.sym 36726 $false
.sym 36727 $false
.sym 36730 r_adc_master_rx_buffer_1[4]
.sym 36731 $false
.sym 36732 $false
.sym 36733 $false
.sym 36740 $abc$42034$n5744
.sym 36741 blink_simple_LED2.i_clk$2
.sym 36742 $false
.sym 36744 $abc$42034$n3559
.sym 36745 $abc$42034$n4157
.sym 36746 r_adc_master_tx_buffer_1[115][3]
.sym 36747 r_adc_master_tx_buffer_1[114][2]
.sym 36748 r_adc_master_tx_buffer_1[113][2]
.sym 36749 r_adc_master_tx_buffer_1[112][1]
.sym 36750 r_adc_master_tx_buffer_1[112][4]
.sym 36817 r_adc_master_tx_buffer_2[57][2]
.sym 36818 r_adc_master_tx_buffer_2[61][2]
.sym 36819 r_spi_master_tx_counter[2]
.sym 36820 $false
.sym 36829 r_adc_master_tx_buffer_2[58][0]
.sym 36830 r_adc_master_tx_buffer_2[62][0]
.sym 36831 r_spi_master_tx_counter[2]
.sym 36832 $false
.sym 36835 r_adc_master_rx_buffer_1[22]
.sym 36836 $false
.sym 36837 $false
.sym 36838 $false
.sym 36847 r_adc_master_rx_buffer_1[27]
.sym 36848 $false
.sym 36849 $false
.sym 36850 $false
.sym 36863 $abc$42034$n5747
.sym 36864 blink_simple_LED2.i_clk$2
.sym 36865 $false
.sym 36870 $abc$42034$n3558
.sym 36872 $abc$42034$n3063
.sym 36873 r_adc_master_tx_buffer_1[82][1]
.sym 36940 r_adc_master_rx_buffer_1[24]
.sym 36941 $false
.sym 36942 $false
.sym 36943 $false
.sym 36952 r_adc_master_rx_buffer_1[20]
.sym 36953 $false
.sym 36954 $false
.sym 36955 $false
.sym 36958 r_adc_master_rx_buffer_1[21]
.sym 36959 $false
.sym 36960 $false
.sym 36961 $false
.sym 36986 $abc$42034$n5743
.sym 36987 blink_simple_LED2.i_clk$2
.sym 36988 $false
.sym 36989 $abc$42034$n3092
.sym 36990 $abc$42034$n4506_1
.sym 36992 $abc$42034$n4508_1
.sym 36993 $abc$42034$n4191
.sym 36994 $abc$42034$n4189
.sym 36995 r_adc_master_tx_buffer_1[118][6]
.sym 36996 r_adc_master_tx_buffer_1[118][3]
.sym 37063 r_adc_master_tx_buffer_1[67][7]
.sym 37064 r_adc_master_tx_buffer_1[71][7]
.sym 37065 r_spi_master_tx_counter[2]
.sym 37066 $false
.sym 37069 $abc$42034$n4241_1
.sym 37070 $abc$42034$n4240_1
.sym 37071 r_spi_master_tx_counter[1]
.sym 37072 r_spi_master_tx_counter[0]
.sym 37075 $abc$42034$n4236_1
.sym 37076 $abc$42034$n4239_1
.sym 37077 $abc$42034$n2789
.sym 37078 $abc$42034$n4235_1
.sym 37087 r_adc_master_tx_buffer_1[104][5]
.sym 37088 r_adc_master_tx_buffer_1[108][5]
.sym 37089 r_spi_master_tx_counter[2]
.sym 37090 $false
.sym 37093 r_adc_master_rx_buffer_1[5]
.sym 37094 $false
.sym 37095 $false
.sym 37096 $false
.sym 37105 r_adc_master_rx_buffer_1[29]
.sym 37106 $false
.sym 37107 $false
.sym 37108 $false
.sym 37109 $abc$42034$n5720
.sym 37110 blink_simple_LED2.i_clk$2
.sym 37111 $false
.sym 37112 $abc$42034$n2989
.sym 37114 $abc$42034$n2987
.sym 37117 $abc$42034$n2988
.sym 37118 r_adc_master_tx_buffer_1[1][5]
.sym 37119 r_adc_master_tx_buffer_1[3][0]
.sym 37186 $abc$42034$n3965
.sym 37187 $abc$42034$n3968
.sym 37188 $abc$42034$n3969
.sym 37189 r_spi_master_tx_counter[4]
.sym 37192 r_adc_master_tx_buffer_2[32][4]
.sym 37193 r_adc_master_tx_buffer_2[36][4]
.sym 37194 r_spi_master_tx_counter[2]
.sym 37195 $abc$42034$n2779
.sym 37198 $abc$42034$n4663_1
.sym 37199 $abc$42034$n4664_1
.sym 37200 r_spi_master_tx_counter[1]
.sym 37201 $abc$42034$n2825
.sym 37204 r_adc_master_tx_buffer_2[73][4]
.sym 37205 r_adc_master_tx_buffer_2[77][4]
.sym 37206 r_spi_master_tx_counter[2]
.sym 37207 r_spi_master_tx_counter[0]
.sym 37210 r_adc_master_tx_buffer_2[56][5]
.sym 37211 r_adc_master_tx_buffer_2[60][5]
.sym 37212 r_spi_master_tx_counter[0]
.sym 37213 r_spi_master_tx_counter[2]
.sym 37216 r_adc_master_tx_buffer_2[72][0]
.sym 37217 r_adc_master_tx_buffer_2[76][0]
.sym 37218 r_spi_master_tx_counter[0]
.sym 37219 r_spi_master_tx_counter[2]
.sym 37222 r_adc_master_rx_buffer_1[24]
.sym 37223 $false
.sym 37224 $false
.sym 37225 $false
.sym 37228 r_adc_master_rx_buffer_1[20]
.sym 37229 $false
.sym 37230 $false
.sym 37231 $false
.sym 37232 $abc$42034$n5748
.sym 37233 blink_simple_LED2.i_clk$2
.sym 37234 $false
.sym 37235 $abc$42034$n2986
.sym 37236 $abc$42034$n2982
.sym 37237 $abc$42034$n4500_1
.sym 37238 $abc$42034$n2984
.sym 37239 $abc$42034$n4438_1
.sym 37240 $abc$42034$n4501_1
.sym 37241 r_adc_master_tx_buffer_1[81][6]
.sym 37242 r_adc_master_tx_buffer_1[81][4]
.sym 37321 r_adc_master_tx_buffer_1[74][3]
.sym 37322 r_adc_master_tx_buffer_1[78][3]
.sym 37323 r_spi_master_tx_counter[0]
.sym 37324 r_spi_master_tx_counter[2]
.sym 37339 $abc$42034$n2750
.sym 37340 r_spi_master_adc_tx_data_count[1]
.sym 37341 $false
.sym 37342 $false
.sym 37351 $abc$42034$n28
.sym 37352 $abc$42034$n2750
.sym 37353 $abc$42034$n5791$2
.sym 37354 $false
.sym 37355 $abc$42034$n570
.sym 37356 blink_simple_LED2.i_clk$2
.sym 37357 $false
.sym 37358 $abc$42034$n3493
.sym 37359 $abc$42034$n3561
.sym 37360 $abc$42034$n2921
.sym 37361 $abc$42034$n3562
.sym 37362 $abc$42034$n3551
.sym 37363 $abc$42034$n3563
.sym 37364 $abc$42034$n4502_1
.sym 37365 r_adc_master_tx_buffer_1[81][0]
.sym 37432 r_adc_master_tx_buffer_1[74][6]
.sym 37433 r_adc_master_tx_buffer_1[78][6]
.sym 37434 r_spi_master_tx_counter[2]
.sym 37435 $false
.sym 37438 r_adc_master_rx_buffer_1[11]
.sym 37439 $false
.sym 37440 $false
.sym 37441 $false
.sym 37444 r_adc_master_rx_buffer_1[2]
.sym 37445 $false
.sym 37446 $false
.sym 37447 $false
.sym 37456 r_adc_master_rx_buffer_1[14]
.sym 37457 $false
.sym 37458 $false
.sym 37459 $false
.sym 37462 r_adc_master_rx_buffer_1[31]
.sym 37463 $false
.sym 37464 $false
.sym 37465 $false
.sym 37474 r_adc_master_rx_buffer_1[23]
.sym 37475 $false
.sym 37476 $false
.sym 37477 $false
.sym 37478 $abc$42034$n5697
.sym 37479 blink_simple_LED2.i_clk$2
.sym 37480 $false
.sym 37481 $abc$42034$n2903
.sym 37482 $abc$42034$n2899
.sym 37483 $abc$42034$n2904
.sym 37484 r_adc_master_tx_buffer_1[4][1]
.sym 37485 r_adc_master_tx_buffer_1[6][3]
.sym 37486 r_adc_master_tx_buffer_1[4][0]
.sym 37487 r_adc_master_tx_buffer_1[7][2]
.sym 37488 r_adc_master_tx_buffer_1[6][2]
.sym 37555 r_spi_master_tx_counter[1]
.sym 37556 $abc$42034$n4031
.sym 37557 $abc$42034$n4032
.sym 37558 $abc$42034$n2789
.sym 37561 $abc$42034$n3817
.sym 37562 $abc$42034$n3820
.sym 37563 $abc$42034$n3811
.sym 37564 $abc$42034$n3814
.sym 37573 $abc$42034$n3822
.sym 37574 $abc$42034$n3821
.sym 37575 r_spi_master_tx_counter[1]
.sym 37576 r_spi_master_tx_counter[4]
.sym 37579 $abc$42034$n3812
.sym 37580 $abc$42034$n3813
.sym 37581 r_spi_master_tx_counter[1]
.sym 37582 $false
.sym 37585 r_adc_master_rx_buffer_1[30]
.sym 37586 $false
.sym 37587 $false
.sym 37588 $false
.sym 37591 r_adc_master_rx_buffer_1[6]
.sym 37592 $false
.sym 37593 $false
.sym 37594 $false
.sym 37597 r_adc_master_rx_buffer_1[8]
.sym 37598 $false
.sym 37599 $false
.sym 37600 $false
.sym 37601 $abc$42034$n5697
.sym 37602 blink_simple_LED2.i_clk$2
.sym 37603 $false
.sym 37606 r_adc_master_tx_buffer_1[70][2]
.sym 37610 r_adc_master_tx_buffer_1[69][4]
.sym 37708 r_adc_master_tx_buffer_2[66][1]
.sym 37709 r_adc_master_tx_buffer_2[70][1]
.sym 37710 r_spi_master_tx_counter[0]
.sym 37711 r_spi_master_tx_counter[2]
.sym 37714 r_adc_master_tx_buffer_1[74][0]
.sym 37715 r_adc_master_tx_buffer_1[78][0]
.sym 37716 r_spi_master_tx_counter[0]
.sym 37717 r_spi_master_tx_counter[2]
.sym 37720 r_adc_master_rx_buffer_1[8]
.sym 37721 $false
.sym 37722 $false
.sym 37723 $false
.sym 37724 $abc$42034$n5699
.sym 37725 blink_simple_LED2.i_clk$2
.sym 37726 $false
.sym 37727 $abc$42034$n4646_1
.sym 37729 $abc$42034$n3090
.sym 37731 $abc$42034$n4648_1
.sym 37733 r_adc_master_tx_buffer_1[80][3]
.sym 37734 r_adc_master_tx_buffer_1[83][6]
.sym 37819 r_adc_master_tx_buffer_1[90][6]
.sym 37820 r_adc_master_tx_buffer_1[94][6]
.sym 37821 r_spi_master_tx_counter[0]
.sym 37822 r_spi_master_tx_counter[2]
.sym 37825 $abc$42034$n4649_1
.sym 37826 $abc$42034$n4650_1
.sym 37827 r_spi_master_tx_counter[1]
.sym 37828 $abc$42034$n4646_1
.sym 37831 r_adc_master_rx_buffer_1[0]
.sym 37832 $false
.sym 37833 $false
.sym 37834 $false
.sym 37843 r_adc_master_rx_buffer_1[14]
.sym 37844 $false
.sym 37845 $false
.sym 37846 $false
.sym 37847 $abc$42034$n5709
.sym 37848 blink_simple_LED2.i_clk$2
.sym 37849 $false
.sym 37850 $abc$42034$n3497_1
.sym 37853 $abc$42034$n2990
.sym 37854 r_adc_master_tx_buffer_2[52][7]
.sym 37924 r_adc_master_tx_buffer_1[75][6]
.sym 37925 r_adc_master_tx_buffer_1[79][6]
.sym 37926 r_spi_master_tx_counter[2]
.sym 37927 $false
.sym 37930 r_adc_master_tx_buffer_1[2][1]
.sym 37931 r_adc_master_tx_buffer_1[6][1]
.sym 37932 r_spi_master_tx_counter[1]
.sym 37933 r_spi_master_tx_counter[2]
.sym 37936 $abc$42034$n4452_1
.sym 37937 $abc$42034$n4451_1
.sym 37938 r_spi_master_tx_counter[0]
.sym 37939 r_spi_master_tx_counter[1]
.sym 37942 $abc$42034$n3505_1
.sym 37943 $abc$42034$n3506
.sym 37944 r_spi_master_tx_counter[1]
.sym 37945 $abc$42034$n2789
.sym 37948 r_adc_master_rx_buffer_1[3]
.sym 37949 $false
.sym 37950 $false
.sym 37951 $false
.sym 37960 r_adc_master_rx_buffer_1[18]
.sym 37961 $false
.sym 37962 $false
.sym 37963 $false
.sym 37966 r_adc_master_rx_buffer_1[10]
.sym 37967 $false
.sym 37968 $false
.sym 37969 $false
.sym 37970 $abc$42034$n5730
.sym 37971 blink_simple_LED2.i_clk$2
.sym 37972 $false
.sym 37973 $abc$42034$n5221_1
.sym 37974 r_adc_master_tx_buffer_1[42][5]
.sym 37975 r_adc_master_tx_buffer_1[41][2]
.sym 38047 $abc$42034$n3694
.sym 38048 $abc$42034$n3695
.sym 38049 r_spi_master_tx_counter[1]
.sym 38050 r_spi_master_tx_counter[2]
.sym 38053 $abc$42034$n4450_1
.sym 38054 $abc$42034$n4453_1
.sym 38055 $abc$42034$n4454_1
.sym 38056 $abc$42034$n2789
.sym 38065 r_adc_master_tx_buffer_1[72][6]
.sym 38066 r_adc_master_tx_buffer_1[76][6]
.sym 38067 r_spi_master_tx_counter[2]
.sym 38068 $abc$42034$n2779
.sym 38071 $abc$42034$n3697
.sym 38072 $abc$42034$n3698
.sym 38073 r_spi_master_tx_counter[1]
.sym 38074 $abc$42034$n5120_1
.sym 38077 r_adc_master_tx_buffer_1[56][1]
.sym 38078 r_adc_master_tx_buffer_1[57][1]
.sym 38079 r_spi_master_tx_counter[0]
.sym 38080 $false
.sym 38083 r_adc_master_rx_buffer_1[13]
.sym 38084 $false
.sym 38085 $false
.sym 38086 $false
.sym 38093 $abc$42034$n5729
.sym 38094 blink_simple_LED2.i_clk$2
.sym 38095 $false
.sym 38096 $abc$42034$n5748
.sym 38097 $abc$42034$n5750
.sym 38098 $abc$42034$n5692
.sym 38100 $abc$42034$n5702
.sym 38101 r_adc_master_tx_buffer_1[43][2]
.sym 38102 r_adc_master_tx_buffer_1[40][6]
.sym 38103 r_adc_master_tx_buffer_1[40][7]
.sym 38170 $abc$42034$n4627_1
.sym 38171 $abc$42034$n4628_1
.sym 38172 $abc$42034$n4619_1
.sym 38173 r_spi_master_tx_counter[4]
.sym 38176 $abc$42034$n4790_1
.sym 38177 $abc$42034$n3202
.sym 38178 $abc$42034$n4802_1
.sym 38179 $false
.sym 38182 $abc$42034$n2750
.sym 38183 $abc$42034$n3272
.sym 38184 $false
.sym 38185 $false
.sym 38188 r_adc_master_rx_reading_counter[0]
.sym 38189 $abc$42034$n3203
.sym 38190 $abc$42034$n3381
.sym 38191 $abc$42034$n4790_1
.sym 38194 $abc$42034$n4827_1
.sym 38195 $abc$42034$n3381
.sym 38196 $abc$42034$n4802_1
.sym 38197 r_adc_master_rx_reading_counter[0]
.sym 38206 r_adc_master_rx_buffer_1[26]
.sym 38207 $false
.sym 38208 $false
.sym 38209 $false
.sym 38216 $abc$42034$n5657
.sym 38217 blink_simple_LED2.i_clk$2
.sym 38218 $false
.sym 38219 $abc$42034$n5694
.sym 38220 $abc$42034$n5732
.sym 38221 $abc$42034$n5749
.sym 38222 $abc$42034$n5755
.sym 38223 $abc$42034$n5745
.sym 38224 $abc$42034$n4308_1
.sym 38225 r_adc_master_tx_buffer_1[112][5]
.sym 38226 r_adc_master_tx_buffer_1[114][4]
.sym 38293 $abc$42034$n4790_1
.sym 38294 $abc$42034$n3381
.sym 38295 $abc$42034$n4802_1
.sym 38296 r_adc_master_rx_reading_counter[0]
.sym 38299 $abc$42034$n4790_1
.sym 38300 $abc$42034$n3381
.sym 38301 $abc$42034$n3382
.sym 38302 r_adc_master_rx_reading_counter[0]
.sym 38305 r_adc_master_tx_buffer_1[73][6]
.sym 38306 r_adc_master_tx_buffer_1[77][6]
.sym 38307 r_spi_master_tx_counter[2]
.sym 38308 $abc$42034$n2777
.sym 38311 r_adc_master_rx_reading_counter[0]
.sym 38312 $abc$42034$n3382
.sym 38313 $abc$42034$n4793_1
.sym 38314 $abc$42034$n4790_1
.sym 38317 r_adc_master_tx_buffer_1[62][1]
.sym 38318 r_adc_master_tx_buffer_1[63][1]
.sym 38319 r_spi_master_tx_counter[0]
.sym 38320 $false
.sym 38323 r_adc_master_rx_buffer_1[22]
.sym 38324 $false
.sym 38325 $false
.sym 38326 $false
.sym 38329 r_adc_master_rx_buffer_1[1]
.sym 38330 $false
.sym 38331 $false
.sym 38332 $false
.sym 38335 r_adc_master_rx_buffer_1[9]
.sym 38336 $false
.sym 38337 $false
.sym 38338 $false
.sym 38339 $abc$42034$n5688
.sym 38340 blink_simple_LED2.i_clk$2
.sym 38341 $false
.sym 38342 $abc$42034$n5731
.sym 38343 $abc$42034$n5667
.sym 38344 $abc$42034$n5715
.sym 38345 $abc$42034$n5709
.sym 38346 $abc$42034$n718
.sym 38347 $abc$42034$n3275
.sym 38348 $abc$42034$n3297
.sym 38349 r_adc_master_tx_buffer_2[17][2]
.sym 38416 r_adc_master_rx_reading_counter[1]
.sym 38417 r_adc_master_rx_reading_counter[0]
.sym 38418 r_adc_master_rx_reading_counter[2]
.sym 38419 $false
.sym 38422 r_adc_master_tx_buffer_2[82][5]
.sym 38423 r_adc_master_tx_buffer_2[86][5]
.sym 38424 r_spi_master_tx_counter[0]
.sym 38425 r_spi_master_tx_counter[2]
.sym 38428 $abc$42034$n4144
.sym 38429 $abc$42034$n4143
.sym 38430 r_spi_master_tx_counter[1]
.sym 38431 r_spi_master_tx_counter[3]
.sym 38434 r_adc_master_rx_reading_counter[0]
.sym 38435 $abc$42034$n4793_1
.sym 38436 $abc$42034$n4802_1
.sym 38437 $abc$42034$n4827_1
.sym 38440 $abc$42034$n4827_1
.sym 38441 $abc$42034$n4800_1
.sym 38442 $abc$42034$n4802_1
.sym 38443 $false
.sym 38446 r_adc_master_rx_reading_counter[0]
.sym 38447 r_adc_master_rx_reading_counter[1]
.sym 38448 r_adc_master_rx_reading_counter[2]
.sym 38449 $false
.sym 38452 r_adc_master_tx_buffer_2[98][4]
.sym 38453 r_adc_master_tx_buffer_2[102][4]
.sym 38454 r_spi_master_tx_counter[0]
.sym 38455 r_spi_master_tx_counter[2]
.sym 38458 r_adc_master_rx_buffer_1[12]
.sym 38459 $false
.sym 38460 $false
.sym 38461 $false
.sym 38462 $abc$42034$n5754
.sym 38463 blink_simple_LED2.i_clk$2
.sym 38464 $false
.sym 38465 $abc$42034$n3296
.sym 38466 $abc$42034$n3279
.sym 38467 $abc$42034$n3277
.sym 38468 $abc$42034$n3271_1
.sym 38469 r_spi_master_adc_rx_counter[2]
.sym 38470 r_spi_master_adc_rx_counter[1]
.sym 38471 r_spi_master_adc_rx_counter[0]
.sym 38472 r_spi_master_adc_rx_counter[3]
.sym 38539 $abc$42034$n4827_1
.sym 38540 $abc$42034$n3384
.sym 38541 $abc$42034$n4811_1
.sym 38542 $false
.sym 38545 $abc$42034$n4790_1
.sym 38546 $abc$42034$n3384
.sym 38547 $abc$42034$n4811_1
.sym 38548 $false
.sym 38551 $abc$42034$n4146
.sym 38552 $abc$42034$n4147
.sym 38553 r_spi_master_tx_counter[1]
.sym 38554 $false
.sym 38557 $abc$42034$n4827_1
.sym 38558 $abc$42034$n3202
.sym 38559 $abc$42034$n4802_1
.sym 38560 $false
.sym 38563 $abc$42034$n4827_1
.sym 38564 $abc$42034$n3384
.sym 38565 $abc$42034$n4802_1
.sym 38566 $false
.sym 38569 $abc$42034$n4145
.sym 38570 $abc$42034$n4148
.sym 38571 $abc$42034$n4139
.sym 38572 $abc$42034$n4142
.sym 38575 $abc$42034$n4827_1
.sym 38576 $abc$42034$n3382
.sym 38577 $abc$42034$n3384
.sym 38578 $false
.sym 38581 r_adc_master_rx_buffer_1[23]
.sym 38582 $false
.sym 38583 $false
.sym 38584 $false
.sym 38585 $abc$42034$n5713
.sym 38586 blink_simple_LED2.i_clk$2
.sym 38587 $false
.sym 38588 $abc$42034$n2920
.sym 38589 $abc$42034$n3634
.sym 38590 $abc$42034$n3574
.sym 38591 $abc$42034$n3633
.sym 38592 $abc$42034$n2922
.sym 38593 r_adc_master_tx_buffer_2[58][7]
.sym 38594 r_adc_master_tx_buffer_2[58][3]
.sym 38595 r_adc_master_tx_buffer_2[59][0]
.sym 38662 r_adc_master_tx_buffer_2[8][4]
.sym 38663 r_adc_master_tx_buffer_2[12][4]
.sym 38664 r_spi_master_tx_counter[0]
.sym 38665 r_spi_master_tx_counter[2]
.sym 38668 $abc$42034$n4790_1
.sym 38669 $abc$42034$n3203
.sym 38670 $abc$42034$n3384
.sym 38671 $false
.sym 38674 r_spi_master_tx_counter[1]
.sym 38675 $abc$42034$n3996
.sym 38676 $abc$42034$n3997
.sym 38677 $abc$42034$n2789
.sym 38680 r_adc_master_tx_buffer_2[83][1]
.sym 38681 r_adc_master_tx_buffer_2[87][1]
.sym 38682 r_spi_master_tx_counter[2]
.sym 38683 r_spi_master_tx_counter[0]
.sym 38686 r_adc_master_tx_buffer_2[58][7]
.sym 38687 r_adc_master_tx_buffer_2[62][7]
.sym 38688 r_spi_master_tx_counter[0]
.sym 38689 r_spi_master_tx_counter[2]
.sym 38692 r_adc_master_rx_buffer_1[8]
.sym 38693 $false
.sym 38694 $false
.sym 38695 $false
.sym 38698 r_adc_master_rx_buffer_1[24]
.sym 38699 $false
.sym 38700 $false
.sym 38701 $false
.sym 38704 r_adc_master_rx_buffer_1[28]
.sym 38705 $false
.sym 38706 $false
.sym 38707 $false
.sym 38708 $abc$42034$n5732
.sym 38709 blink_simple_LED2.i_clk$2
.sym 38710 $false
.sym 38711 $abc$42034$n3627
.sym 38712 $abc$42034$n3628
.sym 38713 r_adc_master_tx_buffer_1[76][7]
.sym 38714 r_adc_master_tx_buffer_1[78][2]
.sym 38715 r_adc_master_tx_buffer_1[77][6]
.sym 38718 r_adc_master_tx_buffer_1[77][5]
.sym 38791 r_adc_master_tx_buffer_2[89][5]
.sym 38792 r_adc_master_tx_buffer_2[93][5]
.sym 38793 r_spi_master_tx_counter[2]
.sym 38794 r_spi_master_tx_counter[0]
.sym 38797 r_adc_master_tx_buffer_2[90][5]
.sym 38798 r_adc_master_tx_buffer_2[94][5]
.sym 38799 r_spi_master_tx_counter[0]
.sym 38800 r_spi_master_tx_counter[2]
.sym 38803 $abc$42034$n4150
.sym 38804 $abc$42034$n4149
.sym 38805 r_spi_master_tx_counter[1]
.sym 38806 r_spi_master_tx_counter[3]
.sym 38815 r_adc_master_rx_buffer_1[25]
.sym 38816 $false
.sym 38817 $false
.sym 38818 $false
.sym 38821 r_adc_master_rx_buffer_1[13]
.sym 38822 $false
.sym 38823 $false
.sym 38824 $false
.sym 38827 r_adc_master_rx_buffer_1[9]
.sym 38828 $false
.sym 38829 $false
.sym 38830 $false
.sym 38831 $abc$42034$n5751
.sym 38832 blink_simple_LED2.i_clk$2
.sym 38833 $false
.sym 38836 $abc$42034$n3272
.sym 38839 $abc$42034$n3376
.sym 38840 r_adc_master_tx_buffer_2[84][5]
.sym 38908 r_adc_master_tx_buffer_2[91][5]
.sym 38909 r_adc_master_tx_buffer_2[95][5]
.sym 38910 r_spi_master_tx_counter[2]
.sym 38911 r_spi_master_tx_counter[0]
.sym 38914 r_adc_master_tx_buffer_2[56][3]
.sym 38915 r_adc_master_tx_buffer_2[60][3]
.sym 38916 r_spi_master_tx_counter[0]
.sym 38917 $abc$42034$n5073_1
.sym 38920 r_adc_master_tx_buffer_2[57][3]
.sym 38921 r_adc_master_tx_buffer_2[61][3]
.sym 38922 r_spi_master_tx_counter[0]
.sym 38923 r_spi_master_tx_counter[2]
.sym 38926 r_adc_master_tx_buffer_2[99][5]
.sym 38927 r_adc_master_tx_buffer_2[103][5]
.sym 38928 r_spi_master_tx_counter[2]
.sym 38929 r_spi_master_tx_counter[0]
.sym 38932 r_adc_master_state[1]
.sym 38933 r_adc_master_state[0]
.sym 38934 $abc$42034$n73
.sym 38935 $false
.sym 38938 r_adc_master_rx_buffer_1[12]
.sym 38939 $false
.sym 38940 $false
.sym 38941 $false
.sym 38944 r_adc_master_rx_buffer_1[13]
.sym 38945 $false
.sym 38946 $false
.sym 38947 $false
.sym 38950 r_adc_master_rx_buffer_1[5]
.sym 38951 $false
.sym 38952 $false
.sym 38953 $false
.sym 38954 $abc$42034$n5752
.sym 38955 blink_simple_LED2.i_clk$2
.sym 38956 $false
.sym 38958 $abc$42034$n3147
.sym 38960 $abc$42034$n3149
.sym 38961 r_adc_master_tx_buffer_1[93][4]
.sym 38963 r_adc_master_tx_buffer_1[92][0]
.sym 39037 r_adc_master_tx_buffer_1[9][6]
.sym 39038 r_adc_master_tx_buffer_1[13][6]
.sym 39039 r_spi_master_tx_counter[2]
.sym 39040 r_spi_master_tx_counter[0]
.sym 39055 r_spi_master_tx_counter[1]
.sym 39056 $abc$42034$n4066
.sym 39057 $abc$42034$n4067
.sym 39058 $abc$42034$n4063
.sym 39061 r_adc_master_tx_buffer_2[57][5]
.sym 39062 r_adc_master_tx_buffer_2[61][5]
.sym 39063 r_spi_master_tx_counter[2]
.sym 39064 r_spi_master_tx_counter[0]
.sym 39073 r_adc_master_rx_buffer_1[22]
.sym 39074 $false
.sym 39075 $false
.sym 39076 $false
.sym 39077 $abc$42034$n5652
.sym 39078 blink_simple_LED2.i_clk$2
.sym 39079 $false
.sym 39081 $abc$42034$n4342_1
.sym 39082 $abc$42034$n3091
.sym 39083 $abc$42034$n2919
.sym 39084 r_adc_master_tx_buffer_1[68][4]
.sym 39085 r_adc_master_tx_buffer_1[71][3]
.sym 39086 r_adc_master_tx_buffer_1[71][2]
.sym 39087 r_adc_master_tx_buffer_1[68][2]
.sym 39154 r_adc_master_tx_buffer_2[27][4]
.sym 39155 r_adc_master_tx_buffer_2[31][4]
.sym 39156 r_spi_master_tx_counter[0]
.sym 39157 r_spi_master_tx_counter[2]
.sym 39172 r_adc_master_rx_buffer_1[26]
.sym 39173 $false
.sym 39174 $false
.sym 39175 $false
.sym 39200 $abc$42034$n5692
.sym 39201 blink_simple_LED2.i_clk$2
.sym 39202 $false
.sym 39203 r_adc_master_tx_buffer_2[8][4]
.sym 39204 r_adc_master_tx_buffer_2[9][3]
.sym 39205 r_adc_master_tx_buffer_2[11][7]
.sym 39206 r_adc_master_tx_buffer_2[8][6]
.sym 39207 r_adc_master_tx_buffer_2[11][5]
.sym 39208 r_adc_master_tx_buffer_2[8][0]
.sym 39210 r_adc_master_tx_buffer_2[10][2]
.sym 39277 r_adc_master_rx_buffer_1[20]
.sym 39278 $false
.sym 39279 $false
.sym 39280 $false
.sym 39301 r_adc_master_rx_buffer_1[5]
.sym 39302 $false
.sym 39303 $false
.sym 39304 $false
.sym 39319 r_adc_master_rx_buffer_1[27]
.sym 39320 $false
.sym 39321 $false
.sym 39322 $false
.sym 39323 $abc$42034$n5753
.sym 39324 blink_simple_LED2.i_clk$2
.sym 39325 $false
.sym 39326 $abc$42034$n2750
.sym 39328 $abc$42034$n2834
.sym 39330 $abc$42034$n4318_1
.sym 39331 $abc$42034$n3148
.sym 39332 r_adc_master_tx_buffer_2[13][3]
.sym 39418 r_adc_master_tx_buffer_2[9][2]
.sym 39419 r_adc_master_tx_buffer_2[13][2]
.sym 39420 r_spi_master_tx_counter[2]
.sym 39421 r_spi_master_tx_counter[0]
.sym 39424 r_adc_master_rx_buffer_1[18]
.sym 39425 $false
.sym 39426 $false
.sym 39427 $false
.sym 39446 $abc$42034$n5731
.sym 39447 blink_simple_LED2.i_clk$2
.sym 39448 $false
.sym 39449 $abc$42034$n5198
.sym 39450 $abc$42034$n5364_1
.sym 39451 $abc$42034$n5792
.sym 39452 $abc$42034$n5197_1
.sym 39453 r_adc_master_tx_buffer_2[48][5]
.sym 39454 r_adc_master_tx_buffer_2[49][5]
.sym 39455 r_adc_master_tx_buffer_2[50][4]
.sym 39456 r_adc_master_tx_buffer_2[50][6]
.sym 39535 $abc$42034$n3302
.sym 39536 r_spi_master_adc_reset
.sym 39537 r_adc_master_state[0]
.sym 39538 r_adc_master_state[1]
.sym 39541 r_adc_master_state[0]
.sym 39542 $abc$42034$n3296
.sym 39543 $abc$42034$n73
.sym 39544 r_adc_master_state[1]
.sym 39547 $abc$42034$n5791$2
.sym 39548 r_adc_master_conversion
.sym 39549 $abc$42034$n3295
.sym 39550 $false
.sym 39553 r_adc_master_conversion
.sym 39554 r_adc_master_state[0]
.sym 39555 $abc$42034$n73
.sym 39556 $abc$42034$n5075_1
.sym 39565 r_adc_master_state[0]
.sym 39566 r_adc_master_state[1]
.sym 39567 r_spi_master_adc_reset
.sym 39568 $abc$42034$n73
.sym 39569 $true
.sym 39570 blink_simple_LED2.i_clk$2
.sym 39571 $abc$42034$n73
.sym 39572 $abc$42034$n3631
.sym 39573 $abc$42034$n5162_1
.sym 39574 r_adc_master_tx_buffer_2[55][4]
.sym 39575 r_adc_master_tx_buffer_2[52][5]
.sym 39576 r_adc_master_tx_buffer_2[52][2]
.sym 39577 r_adc_master_tx_buffer_2[52][4]
.sym 39578 r_adc_master_tx_buffer_2[55][0]
.sym 39579 r_adc_master_tx_buffer_2[55][3]
.sym 39658 r_adc_master_tx_buffer_1[41][0]
.sym 39659 r_adc_master_tx_buffer_1[45][0]
.sym 39660 r_spi_master_tx_counter[0]
.sym 39661 r_spi_master_tx_counter[2]
.sym 39664 r_adc_master_rx_buffer_1[6]
.sym 39665 $false
.sym 39666 $false
.sym 39667 $false
.sym 39670 r_adc_master_rx_buffer_1[16]
.sym 39671 $false
.sym 39672 $false
.sym 39673 $false
.sym 39676 r_adc_master_rx_buffer_1[13]
.sym 39677 $false
.sym 39678 $false
.sym 39679 $false
.sym 39692 $abc$42034$n5678
.sym 39693 blink_simple_LED2.i_clk$2
.sym 39694 $false
.sym 39701 r_adc_master_tx_buffer_1[67][3]
.sym 39781 $false
.sym 39782 $false
.sym 39783 r_adc_sample_delay[0]
.sym 39784 $false
.sym 39787 $abc$42034$n4693_1
.sym 39788 $abc$42034$n1532
.sym 39789 $false
.sym 39790 $false
.sym 39793 r_adc_master_conversion
.sym 39794 $false
.sym 39795 $false
.sym 39796 $false
.sym 39815 $abc$42034$n5792
.sym 39816 blink_simple_LED2.i_clk$2
.sym 39817 $false
.sym 39820 r_adc_master_conversion
.sym 39824 r_adc_master_rx_buffer_1[26]
.sym 39892 $abc$42034$n4693_1
.sym 39893 $abc$42034$n1546
.sym 39894 $false
.sym 39895 $false
.sym 39898 $abc$42034$n4693_1
.sym 39899 $abc$42034$n1544
.sym 39900 $false
.sym 39901 $false
.sym 39904 $abc$42034$n4693_1
.sym 39905 $abc$42034$n1538
.sym 39906 $false
.sym 39907 $false
.sym 39910 $abc$42034$n4693_1
.sym 39911 $abc$42034$n1540
.sym 39912 $false
.sym 39913 $false
.sym 39916 $abc$42034$n4693_1
.sym 39917 $abc$42034$n1536
.sym 39918 $false
.sym 39919 $false
.sym 39928 r_adc_sample_delay[1]
.sym 39929 r_adc_sample_delay[0]
.sym 39930 $abc$42034$n4693_1
.sym 39931 $false
.sym 39934 $abc$42034$n4693_1
.sym 39935 $abc$42034$n1542
.sym 39936 $false
.sym 39937 $false
.sym 39938 $abc$42034$n5792
.sym 39939 blink_simple_LED2.i_clk$2
.sym 39940 $false
.sym 39977 $true
.sym 40014 r_adc_sample_delay[0]$2
.sym 40015 $false
.sym 40016 r_adc_sample_delay[0]
.sym 40017 $false
.sym 40018 $false
.sym 40020 $auto$alumacc.cc:474:replace_alu$1728.C[2]
.sym 40022 $false
.sym 40023 r_adc_sample_delay[1]
.sym 40026 $auto$alumacc.cc:474:replace_alu$1728.C[3]
.sym 40027 $false
.sym 40028 $false
.sym 40029 r_adc_sample_delay[2]
.sym 40030 $auto$alumacc.cc:474:replace_alu$1728.C[2]
.sym 40032 $auto$alumacc.cc:474:replace_alu$1728.C[4]
.sym 40033 $false
.sym 40034 $false
.sym 40035 r_adc_sample_delay[3]
.sym 40036 $auto$alumacc.cc:474:replace_alu$1728.C[3]
.sym 40038 $auto$alumacc.cc:474:replace_alu$1728.C[5]
.sym 40039 $false
.sym 40040 $false
.sym 40041 r_adc_sample_delay[4]
.sym 40042 $auto$alumacc.cc:474:replace_alu$1728.C[4]
.sym 40044 $auto$alumacc.cc:474:replace_alu$1728.C[6]
.sym 40045 $false
.sym 40046 $false
.sym 40047 r_adc_sample_delay[5]
.sym 40048 $auto$alumacc.cc:474:replace_alu$1728.C[5]
.sym 40050 $auto$alumacc.cc:474:replace_alu$1728.C[7]
.sym 40051 $false
.sym 40052 $false
.sym 40053 r_adc_sample_delay[6]
.sym 40054 $auto$alumacc.cc:474:replace_alu$1728.C[6]
.sym 40057 $false
.sym 40058 $false
.sym 40059 r_adc_sample_delay[7]
.sym 40060 $auto$alumacc.cc:474:replace_alu$1728.C[7]
.sym 40165 $abc$42034$n4465_1
.sym 40170 r_adc_master_tx_buffer_1[109][1]
.sym 40294 r_adc_master_tx_buffer_2[113][6]
.sym 40295 r_adc_master_tx_buffer_2[113][4]
.sym 40298 r_adc_master_tx_buffer_2[112][4]
.sym 40408 r_adc_master_rx_buffer_1[28]
.sym 40409 $false
.sym 40410 $false
.sym 40411 $false
.sym 40448 $abc$42034$n5745
.sym 40449 blink_simple_LED2.i_clk$2
.sym 40450 $false
.sym 40451 r_adc_master_tx_buffer_1[64][3]
.sym 40452 r_adc_master_tx_buffer_1[64][0]
.sym 40453 r_adc_master_tx_buffer_1[66][2]
.sym 40454 r_adc_master_tx_buffer_1[66][1]
.sym 40455 r_adc_master_tx_buffer_1[67][4]
.sym 40456 r_adc_master_tx_buffer_1[66][3]
.sym 40457 r_adc_master_tx_buffer_1[67][6]
.sym 40458 r_adc_master_tx_buffer_1[66][7]
.sym 40531 r_adc_master_rx_buffer_1[23]
.sym 40532 $false
.sym 40533 $false
.sym 40534 $false
.sym 40543 r_adc_master_rx_buffer_1[17]
.sym 40544 $false
.sym 40545 $false
.sym 40546 $false
.sym 40555 r_adc_master_rx_buffer_1[14]
.sym 40556 $false
.sym 40557 $false
.sym 40558 $false
.sym 40571 $abc$42034$n5723
.sym 40572 blink_simple_LED2.i_clk$2
.sym 40573 $false
.sym 40574 $abc$42034$n5290_1
.sym 40576 r_adc_master_tx_buffer_1[42][7]
.sym 40578 r_adc_master_tx_buffer_1[41][1]
.sym 40579 r_adc_master_tx_buffer_1[40][5]
.sym 40580 r_adc_master_tx_buffer_1[41][5]
.sym 40654 $abc$42034$n5280_1
.sym 40655 $abc$42034$n5382_1
.sym 40656 r_spi_master_tx_counter[1]
.sym 40657 $abc$42034$n2823
.sym 40660 r_adc_master_tx_buffer_1[114][6]
.sym 40661 r_adc_master_tx_buffer_1[118][6]
.sym 40662 r_spi_master_tx_counter[0]
.sym 40663 $abc$42034$n5279_1
.sym 40672 r_adc_master_rx_buffer_1[8]
.sym 40673 $false
.sym 40674 $false
.sym 40675 $false
.sym 40678 r_adc_master_rx_buffer_1[5]
.sym 40679 $false
.sym 40680 $false
.sym 40681 $false
.sym 40690 r_adc_master_rx_buffer_1[29]
.sym 40691 $false
.sym 40692 $false
.sym 40693 $false
.sym 40694 $abc$42034$n5745
.sym 40695 blink_simple_LED2.i_clk$2
.sym 40696 $false
.sym 40697 $abc$42034$n3657
.sym 40698 $abc$42034$n3042
.sym 40700 r_adc_master_tx_buffer_1[21][2]
.sym 40701 r_adc_master_tx_buffer_1[22][2]
.sym 40702 r_adc_master_tx_buffer_1[22][1]
.sym 40703 r_adc_master_tx_buffer_1[23][1]
.sym 40771 r_adc_master_rx_buffer_1[7]
.sym 40772 $false
.sym 40773 $false
.sym 40774 $false
.sym 40789 r_adc_master_rx_buffer_1[3]
.sym 40790 $false
.sym 40791 $false
.sym 40792 $false
.sym 40795 r_adc_master_rx_buffer_1[31]
.sym 40796 $false
.sym 40797 $false
.sym 40798 $false
.sym 40813 r_adc_master_rx_buffer_1[2]
.sym 40814 $false
.sym 40815 $false
.sym 40816 $false
.sym 40817 $abc$42034$n5665
.sym 40818 blink_simple_LED2.i_clk$2
.sym 40819 $false
.sym 40820 $abc$42034$n3637
.sym 40821 $abc$42034$n4554_1
.sym 40823 r_adc_master_tx_buffer_1[11][7]
.sym 40824 r_adc_master_tx_buffer_1[8][2]
.sym 40825 r_adc_master_tx_buffer_1[9][7]
.sym 40826 r_adc_master_tx_buffer_1[10][5]
.sym 40827 r_adc_master_tx_buffer_1[9][3]
.sym 40900 r_adc_master_tx_buffer_2[66][0]
.sym 40901 r_adc_master_tx_buffer_2[70][0]
.sym 40902 r_spi_master_tx_counter[0]
.sym 40903 r_spi_master_tx_counter[2]
.sym 40906 r_adc_master_tx_buffer_2[64][5]
.sym 40907 r_adc_master_tx_buffer_2[68][5]
.sym 40908 r_spi_master_tx_counter[0]
.sym 40909 r_spi_master_tx_counter[2]
.sym 40912 r_adc_master_rx_buffer_1[3]
.sym 40913 $false
.sym 40914 $false
.sym 40915 $false
.sym 40918 r_adc_master_rx_buffer_1[10]
.sym 40919 $false
.sym 40920 $false
.sym 40921 $false
.sym 40924 r_adc_master_rx_buffer_1[18]
.sym 40925 $false
.sym 40926 $false
.sym 40927 $false
.sym 40930 r_adc_master_rx_buffer_1[25]
.sym 40931 $false
.sym 40932 $false
.sym 40933 $false
.sym 40936 r_adc_master_rx_buffer_1[28]
.sym 40937 $false
.sym 40938 $false
.sym 40939 $false
.sym 40940 $abc$42034$n5723
.sym 40941 blink_simple_LED2.i_clk$2
.sym 40942 $false
.sym 40943 $abc$42034$n4549_1
.sym 40944 $abc$42034$n5305_1
.sym 40945 $abc$42034$n3062
.sym 40946 $abc$42034$n3064
.sym 40947 $abc$42034$n4504_1
.sym 40948 $abc$42034$n4550_1
.sym 40949 $abc$42034$n4551_1
.sym 40950 r_adc_master_tx_buffer_2[65][2]
.sym 41041 $abc$42034$n3559
.sym 41042 $abc$42034$n3560
.sym 41043 r_spi_master_tx_counter[1]
.sym 41044 $false
.sym 41053 r_adc_master_tx_buffer_1[114][3]
.sym 41054 r_adc_master_tx_buffer_1[118][3]
.sym 41055 r_spi_master_tx_counter[2]
.sym 41056 r_spi_master_tx_counter[1]
.sym 41059 r_adc_master_rx_buffer_1[9]
.sym 41060 $false
.sym 41061 $false
.sym 41062 $false
.sym 41063 $abc$42034$n5702
.sym 41064 blink_simple_LED2.i_clk$2
.sym 41065 $false
.sym 41066 $abc$42034$n3638
.sym 41067 $abc$42034$n4236_1
.sym 41069 $abc$42034$n4237_1
.sym 41070 $abc$42034$n5154_1
.sym 41071 $abc$42034$n4464_1
.sym 41072 $abc$42034$n3636
.sym 41073 r_adc_master_tx_buffer_1[72][4]
.sym 41140 r_adc_master_tx_buffer_1[66][3]
.sym 41141 r_adc_master_tx_buffer_1[70][3]
.sym 41142 r_spi_master_tx_counter[2]
.sym 41143 $false
.sym 41146 $abc$42034$n4508_1
.sym 41147 $abc$42034$n4507_1
.sym 41148 r_spi_master_tx_counter[0]
.sym 41149 r_spi_master_tx_counter[1]
.sym 41158 r_adc_master_tx_buffer_1[66][7]
.sym 41159 r_adc_master_tx_buffer_1[70][7]
.sym 41160 r_spi_master_tx_counter[2]
.sym 41161 $false
.sym 41164 r_adc_master_tx_buffer_1[1][5]
.sym 41165 r_adc_master_tx_buffer_1[5][5]
.sym 41166 r_spi_master_tx_counter[2]
.sym 41167 r_spi_master_tx_counter[0]
.sym 41170 $abc$42034$n4190
.sym 41171 $abc$42034$n4191
.sym 41172 r_spi_master_tx_counter[1]
.sym 41173 r_spi_master_tx_counter[3]
.sym 41176 r_adc_master_rx_buffer_1[14]
.sym 41177 $false
.sym 41178 $false
.sym 41179 $false
.sym 41182 r_adc_master_rx_buffer_1[11]
.sym 41183 $false
.sym 41184 $false
.sym 41185 $false
.sym 41186 $abc$42034$n5725
.sym 41187 blink_simple_LED2.i_clk$2
.sym 41188 $false
.sym 41189 $abc$42034$n3040
.sym 41191 $abc$42034$n3918
.sym 41192 $abc$42034$n3739
.sym 41193 $abc$42034$n3737
.sym 41194 $abc$42034$n3919
.sym 41195 r_adc_master_tx_buffer_1[120][7]
.sym 41196 r_adc_master_tx_buffer_1[120][3]
.sym 41263 r_adc_master_tx_buffer_1[112][2]
.sym 41264 r_adc_master_tx_buffer_1[116][2]
.sym 41265 r_spi_master_tx_counter[2]
.sym 41266 $false
.sym 41275 $abc$42034$n2989
.sym 41276 $abc$42034$n2988
.sym 41277 r_spi_master_tx_counter[0]
.sym 41278 r_spi_master_tx_counter[1]
.sym 41293 r_adc_master_tx_buffer_1[114][2]
.sym 41294 r_adc_master_tx_buffer_1[118][2]
.sym 41295 r_spi_master_tx_counter[2]
.sym 41296 $false
.sym 41299 r_adc_master_rx_buffer_1[21]
.sym 41300 $false
.sym 41301 $false
.sym 41302 $false
.sym 41305 r_adc_master_rx_buffer_1[0]
.sym 41306 $false
.sym 41307 $false
.sym 41308 $false
.sym 41309 $abc$42034$n5665
.sym 41310 blink_simple_LED2.i_clk$2
.sym 41311 $false
.sym 41312 $abc$42034$n4511_1
.sym 41313 $abc$42034$n4503_1
.sym 41314 $abc$42034$n4437_1
.sym 41315 $abc$42034$n4499_1
.sym 41316 $abc$42034$n4510_1
.sym 41317 $abc$42034$n4509_1
.sym 41318 r_adc_master_tx_buffer_1[68][7]
.sym 41319 r_adc_master_tx_buffer_1[70][4]
.sym 41386 r_adc_master_tx_buffer_1[113][2]
.sym 41387 r_adc_master_tx_buffer_1[117][2]
.sym 41388 r_spi_master_tx_counter[2]
.sym 41389 $false
.sym 41392 $abc$42034$n2984
.sym 41393 $abc$42034$n2987
.sym 41394 $abc$42034$n2823
.sym 41395 $abc$42034$n2983
.sym 41398 $abc$42034$n4501_1
.sym 41399 $abc$42034$n4502_1
.sym 41400 r_spi_master_tx_counter[1]
.sym 41401 $false
.sym 41404 $abc$42034$n2986
.sym 41405 $abc$42034$n2985
.sym 41406 r_spi_master_tx_counter[1]
.sym 41407 r_spi_master_tx_counter[0]
.sym 41410 r_adc_master_tx_buffer_1[81][6]
.sym 41411 r_adc_master_tx_buffer_1[85][6]
.sym 41412 r_spi_master_tx_counter[2]
.sym 41413 r_spi_master_tx_counter[0]
.sym 41416 r_adc_master_tx_buffer_1[73][7]
.sym 41417 r_adc_master_tx_buffer_1[77][7]
.sym 41418 r_spi_master_tx_counter[2]
.sym 41419 r_spi_master_tx_counter[0]
.sym 41422 r_adc_master_rx_buffer_1[22]
.sym 41423 $false
.sym 41424 $false
.sym 41425 $false
.sym 41428 r_adc_master_rx_buffer_1[20]
.sym 41429 $false
.sym 41430 $false
.sym 41431 $false
.sym 41432 $abc$42034$n5702
.sym 41433 blink_simple_LED2.i_clk$2
.sym 41434 $false
.sym 41435 $abc$42034$n4528_1
.sym 41436 $abc$42034$n3908
.sym 41437 $abc$42034$n3912
.sym 41438 r_adc_master_tx_buffer_2[38][4]
.sym 41440 r_adc_master_tx_buffer_2[39][0]
.sym 41442 r_adc_master_tx_buffer_2[36][7]
.sym 41509 r_adc_master_tx_buffer_1[81][0]
.sym 41510 r_adc_master_tx_buffer_1[85][0]
.sym 41511 r_spi_master_tx_counter[2]
.sym 41512 $abc$42034$n2777
.sym 41515 $abc$42034$n3562
.sym 41516 $abc$42034$n3563
.sym 41517 r_spi_master_tx_counter[1]
.sym 41518 r_spi_master_tx_counter[4]
.sym 41521 r_adc_master_tx_buffer_1[75][2]
.sym 41522 r_adc_master_tx_buffer_1[79][2]
.sym 41523 r_spi_master_tx_counter[2]
.sym 41524 $false
.sym 41527 r_adc_master_tx_buffer_2[64][0]
.sym 41528 r_adc_master_tx_buffer_2[68][0]
.sym 41529 r_spi_master_tx_counter[0]
.sym 41530 r_spi_master_tx_counter[2]
.sym 41533 $abc$42034$n3558
.sym 41534 $abc$42034$n3561
.sym 41535 $abc$42034$n3552
.sym 41536 $abc$42034$n3555
.sym 41539 r_adc_master_tx_buffer_2[65][0]
.sym 41540 r_adc_master_tx_buffer_2[69][0]
.sym 41541 r_spi_master_tx_counter[2]
.sym 41542 r_spi_master_tx_counter[0]
.sym 41545 r_adc_master_tx_buffer_1[72][7]
.sym 41546 r_adc_master_tx_buffer_1[76][7]
.sym 41547 r_spi_master_tx_counter[0]
.sym 41548 r_spi_master_tx_counter[2]
.sym 41551 r_adc_master_rx_buffer_1[16]
.sym 41552 $false
.sym 41553 $false
.sym 41554 $false
.sym 41555 $abc$42034$n5702
.sym 41556 blink_simple_LED2.i_clk$2
.sym 41557 $false
.sym 41558 $abc$42034$n2985
.sym 41559 $abc$42034$n3520
.sym 41560 $abc$42034$n3041_1
.sym 41561 $abc$42034$n4238_1
.sym 41562 r_adc_master_tx_buffer_1[115][2]
.sym 41563 r_adc_master_tx_buffer_1[112][7]
.sym 41564 r_adc_master_tx_buffer_1[113][4]
.sym 41632 r_adc_master_tx_buffer_1[2][2]
.sym 41633 r_adc_master_tx_buffer_1[3][2]
.sym 41634 r_spi_master_tx_counter[2]
.sym 41635 r_spi_master_tx_counter[0]
.sym 41638 $abc$42034$n2903
.sym 41639 $abc$42034$n2904
.sym 41640 $abc$42034$n5043_1
.sym 41641 r_spi_master_tx_counter[1]
.sym 41644 r_adc_master_tx_buffer_1[6][2]
.sym 41645 r_adc_master_tx_buffer_1[7][2]
.sym 41646 r_spi_master_tx_counter[0]
.sym 41647 r_spi_master_tx_counter[2]
.sym 41650 r_adc_master_rx_buffer_1[25]
.sym 41651 $false
.sym 41652 $false
.sym 41653 $false
.sym 41656 r_adc_master_rx_buffer_1[11]
.sym 41657 $false
.sym 41658 $false
.sym 41659 $false
.sym 41662 r_adc_master_rx_buffer_1[24]
.sym 41663 $false
.sym 41664 $false
.sym 41665 $false
.sym 41668 r_adc_master_rx_buffer_1[2]
.sym 41669 $false
.sym 41670 $false
.sym 41671 $false
.sym 41674 r_adc_master_rx_buffer_1[10]
.sym 41675 $false
.sym 41676 $false
.sym 41677 $false
.sym 41678 $abc$42034$n5654
.sym 41679 blink_simple_LED2.i_clk$2
.sym 41680 $false
.sym 41683 $abc$42034$n2916
.sym 41684 $abc$42034$n3733
.sym 41686 r_adc_master_tx_buffer_2[66][1]
.sym 41767 r_adc_master_rx_buffer_1[10]
.sym 41768 $false
.sym 41769 $false
.sym 41770 $false
.sym 41791 r_adc_master_rx_buffer_1[20]
.sym 41792 $false
.sym 41793 $false
.sym 41794 $false
.sym 41801 $abc$42034$n5694
.sym 41802 blink_simple_LED2.i_clk$2
.sym 41803 $false
.sym 41804 $abc$42034$n3073
.sym 41805 $abc$42034$n3498
.sym 41806 $abc$42034$n5316_1
.sym 41807 $abc$42034$n5112_1
.sym 41809 r_adc_master_tx_buffer_1[2][3]
.sym 41811 r_adc_master_tx_buffer_1[0][1]
.sym 41878 r_spi_master_tx_counter[1]
.sym 41879 $abc$42034$n4647_1
.sym 41880 $abc$42034$n4648_1
.sym 41881 $abc$42034$n2823
.sym 41890 $abc$42034$n3092
.sym 41891 $abc$42034$n3091
.sym 41892 r_spi_master_tx_counter[0]
.sym 41893 r_spi_master_tx_counter[1]
.sym 41902 r_adc_master_tx_buffer_2[48][7]
.sym 41903 r_adc_master_tx_buffer_2[52][7]
.sym 41904 r_spi_master_tx_counter[0]
.sym 41905 r_spi_master_tx_counter[2]
.sym 41914 r_adc_master_rx_buffer_1[27]
.sym 41915 $false
.sym 41916 $false
.sym 41917 $false
.sym 41920 r_adc_master_rx_buffer_1[6]
.sym 41921 $false
.sym 41922 $false
.sym 41923 $false
.sym 41924 $abc$42034$n5702
.sym 41925 blink_simple_LED2.i_clk$2
.sym 41926 $false
.sym 41927 $abc$42034$n3495
.sym 41928 $abc$42034$n3494
.sym 41929 $abc$42034$n3519
.sym 41930 $abc$42034$n3154
.sym 41931 $abc$42034$n3157
.sym 41932 $abc$42034$n3496
.sym 41933 r_adc_master_tx_buffer_1[112][3]
.sym 41934 r_adc_master_tx_buffer_1[113][5]
.sym 42001 r_adc_master_tx_buffer_1[88][0]
.sym 42002 r_adc_master_tx_buffer_1[92][0]
.sym 42003 r_spi_master_tx_counter[0]
.sym 42004 r_spi_master_tx_counter[2]
.sym 42019 r_spi_master_tx_counter[5]
.sym 42020 r_spi_master_tx_counter[6]
.sym 42021 $false
.sym 42022 $false
.sym 42025 r_adc_master_rx_buffer_1[31]
.sym 42026 $false
.sym 42027 $false
.sym 42028 $false
.sym 42047 $abc$42034$n5742
.sym 42048 blink_simple_LED2.i_clk$2
.sym 42049 $false
.sym 42052 $abc$42034$n3271
.sym 42054 $abc$42034$n4436_1
.sym 42056 $abc$42034$n4440_1
.sym 42057 r_spi_master_adc_tx_data_count[0]
.sym 42124 r_adc_master_tx_buffer_1[42][5]
.sym 42125 r_adc_master_tx_buffer_1[46][5]
.sym 42126 r_spi_master_tx_counter[3]
.sym 42127 r_spi_master_tx_counter[2]
.sym 42130 r_adc_master_rx_buffer_1[13]
.sym 42131 $false
.sym 42132 $false
.sym 42133 $false
.sym 42136 r_adc_master_rx_buffer_1[18]
.sym 42137 $false
.sym 42138 $false
.sym 42139 $false
.sym 42170 $abc$42034$n5676
.sym 42171 blink_simple_LED2.i_clk$2
.sym 42172 $false
.sym 42173 $abc$42034$n5756
.sym 42174 $abc$42034$n3156
.sym 42175 $abc$42034$n5725
.sym 42177 $abc$42034$n5757
.sym 42178 $abc$42034$n5037_1
.sym 42179 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 42247 $abc$42034$n4827_1
.sym 42248 $abc$42034$n4793_1
.sym 42249 $abc$42034$n4811_1
.sym 42250 r_adc_master_rx_reading_counter[0]
.sym 42253 $abc$42034$n4827_1
.sym 42254 $abc$42034$n3202
.sym 42255 $abc$42034$n4811_1
.sym 42256 $false
.sym 42259 r_adc_master_rx_reading_counter[0]
.sym 42260 $abc$42034$n3381
.sym 42261 $abc$42034$n4811_1
.sym 42262 $abc$42034$n4790_1
.sym 42271 $abc$42034$n4790_1
.sym 42272 $abc$42034$n4791_1
.sym 42273 $abc$42034$n4811_1
.sym 42274 $false
.sym 42277 r_adc_master_rx_buffer_1[2]
.sym 42278 $false
.sym 42279 $false
.sym 42280 $false
.sym 42283 r_adc_master_rx_buffer_1[30]
.sym 42284 $false
.sym 42285 $false
.sym 42286 $false
.sym 42289 r_adc_master_rx_buffer_1[31]
.sym 42290 $false
.sym 42291 $false
.sym 42292 $false
.sym 42293 $abc$42034$n5676
.sym 42294 blink_simple_LED2.i_clk$2
.sym 42295 $false
.sym 42296 $abc$42034$n5291_1
.sym 42297 $abc$42034$n5644
.sym 42299 $abc$42034$n5648
.sym 42300 $abc$42034$n5205
.sym 42301 r_adc_master_tx_buffer_1[68][1]
.sym 42302 r_adc_master_tx_buffer_1[69][0]
.sym 42303 r_adc_master_tx_buffer_1[70][1]
.sym 42370 $abc$42034$n4790_1
.sym 42371 $abc$42034$n3381
.sym 42372 $abc$42034$n4811_1
.sym 42373 r_adc_master_rx_reading_counter[0]
.sym 42376 $abc$42034$n4827_1
.sym 42377 $abc$42034$n3382
.sym 42378 $abc$42034$n4793_1
.sym 42379 r_adc_master_rx_reading_counter[0]
.sym 42382 $abc$42034$n4827_1
.sym 42383 $abc$42034$n4791_1
.sym 42384 $abc$42034$n4811_1
.sym 42385 $false
.sym 42388 r_adc_master_rx_reading_counter[0]
.sym 42389 $abc$42034$n3203
.sym 42390 $abc$42034$n4793_1
.sym 42391 $abc$42034$n4827_1
.sym 42394 r_adc_master_rx_reading_counter[0]
.sym 42395 $abc$42034$n3381
.sym 42396 $abc$42034$n4811_1
.sym 42397 $abc$42034$n4827_1
.sym 42400 $abc$42034$n4315_1
.sym 42401 $abc$42034$n4318_1
.sym 42402 $abc$42034$n4309_1
.sym 42403 $abc$42034$n4312_1
.sym 42406 r_adc_master_rx_buffer_1[29]
.sym 42407 $false
.sym 42408 $false
.sym 42409 $false
.sym 42412 r_adc_master_rx_buffer_1[12]
.sym 42413 $false
.sym 42414 $false
.sym 42415 $false
.sym 42416 $abc$42034$n5723
.sym 42417 blink_simple_LED2.i_clk$2
.sym 42418 $false
.sym 42419 $abc$42034$n2889
.sym 42420 $abc$42034$n4208
.sym 42421 r_adc_master_tx_buffer_1[28][1]
.sym 42423 r_adc_master_tx_buffer_1[31][4]
.sym 42424 r_adc_master_tx_buffer_1[28][2]
.sym 42425 r_adc_master_tx_buffer_1[28][7]
.sym 42426 r_adc_master_tx_buffer_1[31][1]
.sym 42493 r_adc_master_rx_reading_counter[0]
.sym 42494 $abc$42034$n3382
.sym 42495 $abc$42034$n4793_1
.sym 42496 $abc$42034$n4827_1
.sym 42499 $abc$42034$n4790_1
.sym 42500 $abc$42034$n3382
.sym 42501 $abc$42034$n4800_1
.sym 42502 $false
.sym 42505 $abc$42034$n4790_1
.sym 42506 $abc$42034$n3203
.sym 42507 $abc$42034$n3381
.sym 42508 r_adc_master_rx_reading_counter[0]
.sym 42511 $abc$42034$n4790_1
.sym 42512 $abc$42034$n4800_1
.sym 42513 $abc$42034$n4811_1
.sym 42514 $false
.sym 42517 spiMasterADC.o_RX_Count[1]
.sym 42518 $abc$42034$n3273
.sym 42519 spiMasterADC.o_RX_Count[0]
.sym 42520 $abc$42034$n3272
.sym 42523 spiMasterADC.o_RX_Count[0]
.sym 42524 spiMasterADC.o_RX_Count[1]
.sym 42525 $abc$42034$n3273
.sym 42526 $abc$42034$n3272
.sym 42529 $abc$42034$n28
.sym 42530 r_spi_master_adc_rx_counter[3]
.sym 42531 r_spi_master_adc_tx_data_count[0]
.sym 42532 r_spi_master_adc_tx_data_count[1]
.sym 42535 r_adc_master_rx_buffer_1[18]
.sym 42536 $false
.sym 42537 $false
.sym 42538 $false
.sym 42539 $abc$42034$n5733
.sym 42540 blink_simple_LED2.i_clk$2
.sym 42541 $false
.sym 42543 $abc$42034$n5734
.sym 42544 $abc$42034$n3548
.sym 42545 $abc$42034$n704
.sym 42546 $abc$42034$n4628_1
.sym 42547 $abc$42034$n727
.sym 42548 r_adc_master_tx_buffer_2[20][7]
.sym 42549 r_adc_master_tx_buffer_2[23][0]
.sym 42616 r_spi_master_adc_rx_counter[0]
.sym 42617 r_spi_master_adc_rx_counter[1]
.sym 42618 $abc$42034$n3297
.sym 42619 r_spi_master_adc_rx_counter[2]
.sym 42622 spiMasterADC.o_RX_Count[0]
.sym 42623 $abc$42034$n3273
.sym 42624 $abc$42034$n3272
.sym 42625 $false
.sym 42628 spiMasterADC.o_RX_Count[0]
.sym 42629 spiMasterADC.o_RX_Count[1]
.sym 42630 $abc$42034$n3273
.sym 42631 $false
.sym 42634 $abc$42034$n3273
.sym 42635 $abc$42034$n3272
.sym 42636 $abc$42034$n2750
.sym 42637 $false
.sym 42640 $abc$42034$n3273
.sym 42641 $abc$42034$n2750
.sym 42642 r_spi_master_adc_rx_counter[2]
.sym 42643 $abc$42034$n3275
.sym 42646 $abc$42034$n3277
.sym 42647 $abc$42034$n3272
.sym 42648 $abc$42034$n3271_1
.sym 42649 r_spi_master_adc_rx_counter[1]
.sym 42652 $abc$42034$n3271_1
.sym 42653 r_spi_master_adc_rx_counter[0]
.sym 42654 $abc$42034$n3279
.sym 42655 $false
.sym 42658 $abc$42034$n3271_1
.sym 42659 r_spi_master_adc_rx_counter[3]
.sym 42660 $false
.sym 42661 $false
.sym 42662 $abc$42034$n527
.sym 42663 blink_simple_LED2.i_clk$2
.sym 42664 $false
.sym 42665 $abc$42034$n5759
.sym 42668 $abc$42034$n3626
.sym 42669 $abc$42034$n3630
.sym 42670 $abc$42034$n4505_1
.sym 42671 r_adc_master_tx_buffer_2[86][2]
.sym 42672 r_adc_master_tx_buffer_2[87][1]
.sym 42739 $abc$42034$n2922
.sym 42740 $abc$42034$n2921
.sym 42741 r_spi_master_tx_counter[0]
.sym 42742 r_spi_master_tx_counter[1]
.sym 42745 r_adc_master_tx_buffer_2[59][0]
.sym 42746 r_adc_master_tx_buffer_2[63][0]
.sym 42747 r_spi_master_tx_counter[2]
.sym 42748 $false
.sym 42751 r_adc_master_tx_buffer_2[8][0]
.sym 42752 r_adc_master_tx_buffer_2[12][0]
.sym 42753 r_spi_master_tx_counter[0]
.sym 42754 r_spi_master_tx_counter[2]
.sym 42757 $abc$42034$n3635
.sym 42758 $abc$42034$n3634
.sym 42759 r_spi_master_tx_counter[0]
.sym 42760 r_spi_master_tx_counter[1]
.sym 42763 r_adc_master_tx_buffer_1[74][2]
.sym 42764 r_adc_master_tx_buffer_1[78][2]
.sym 42765 r_spi_master_tx_counter[2]
.sym 42766 $false
.sym 42769 r_adc_master_rx_buffer_1[15]
.sym 42770 $false
.sym 42771 $false
.sym 42772 $false
.sym 42775 r_adc_master_rx_buffer_1[11]
.sym 42776 $false
.sym 42777 $false
.sym 42778 $false
.sym 42781 r_adc_master_rx_buffer_1[0]
.sym 42782 $false
.sym 42783 $false
.sym 42784 $false
.sym 42785 $abc$42034$n5743
.sym 42786 blink_simple_LED2.i_clk$2
.sym 42787 $false
.sym 42788 $abc$42034$n3155
.sym 42789 $abc$42034$n3153
.sym 42790 $abc$42034$n3146
.sym 42791 r_adc_master_tx_buffer_2[103][3]
.sym 42793 r_adc_master_tx_buffer_2[100][1]
.sym 42795 r_adc_master_tx_buffer_2[101][2]
.sym 42862 $abc$42034$n3628
.sym 42863 $abc$42034$n3629
.sym 42864 r_spi_master_tx_counter[1]
.sym 42865 $false
.sym 42868 r_adc_master_tx_buffer_2[49][0]
.sym 42869 r_adc_master_tx_buffer_2[53][0]
.sym 42870 r_spi_master_tx_counter[2]
.sym 42871 r_spi_master_tx_counter[0]
.sym 42874 r_adc_master_rx_buffer_1[31]
.sym 42875 $false
.sym 42876 $false
.sym 42877 $false
.sym 42880 r_adc_master_rx_buffer_1[10]
.sym 42881 $false
.sym 42882 $false
.sym 42883 $false
.sym 42886 r_adc_master_rx_buffer_1[22]
.sym 42887 $false
.sym 42888 $false
.sym 42889 $false
.sym 42904 r_adc_master_rx_buffer_1[21]
.sym 42905 $false
.sym 42906 $false
.sym 42907 $false
.sym 42908 $abc$42034$n5699
.sym 42909 blink_simple_LED2.i_clk$2
.sym 42910 $false
.sym 42911 $abc$42034$n3549
.sym 42912 $abc$42034$n3501_1
.sym 42913 $abc$42034$n588
.sym 42914 $abc$42034$n3502
.sym 42915 r_adc_master_tx_buffer_1[76][0]
.sym 42918 r_adc_master_tx_buffer_1[77][0]
.sym 42997 $abc$42034$n73
.sym 42998 r_adc_master_state[0]
.sym 42999 r_adc_master_state[1]
.sym 43000 $false
.sym 43015 $abc$42034$n3272
.sym 43016 $abc$42034$n3296
.sym 43017 $false
.sym 43018 $false
.sym 43021 r_adc_master_rx_buffer_1[29]
.sym 43022 $false
.sym 43023 $false
.sym 43024 $false
.sym 43031 $abc$42034$n5750
.sym 43032 blink_simple_LED2.i_clk$2
.sym 43033 $false
.sym 43034 $abc$42034$n2876
.sym 43035 $abc$42034$n4212
.sym 43037 $abc$42034$n2874
.sym 43038 $abc$42034$n3914
.sym 43039 r_adc_master_tx_buffer_2[54][4]
.sym 43041 r_adc_master_tx_buffer_2[53][0]
.sym 43114 $abc$42034$n3149
.sym 43115 $abc$42034$n3148
.sym 43116 r_spi_master_tx_counter[1]
.sym 43117 r_spi_master_tx_counter[2]
.sym 43126 r_adc_master_tx_buffer_2[8][3]
.sym 43127 r_adc_master_tx_buffer_2[9][3]
.sym 43128 r_spi_master_tx_counter[0]
.sym 43129 $false
.sym 43132 r_adc_master_rx_buffer_1[20]
.sym 43133 $false
.sym 43134 $false
.sym 43135 $false
.sym 43144 r_adc_master_rx_buffer_1[24]
.sym 43145 $false
.sym 43146 $false
.sym 43147 $false
.sym 43154 $abc$42034$n5709
.sym 43155 blink_simple_LED2.i_clk$2
.sym 43156 $false
.sym 43157 $abc$42034$n4624_1
.sym 43158 $abc$42034$n5366_1
.sym 43159 r_adc_master_tx_buffer_1[88][5]
.sym 43160 r_adc_master_tx_buffer_1[91][4]
.sym 43162 r_adc_master_tx_buffer_1[89][4]
.sym 43163 r_adc_master_tx_buffer_1[89][5]
.sym 43164 r_adc_master_tx_buffer_1[89][0]
.sym 43237 r_adc_master_tx_buffer_2[8][6]
.sym 43238 r_adc_master_tx_buffer_2[12][6]
.sym 43239 r_spi_master_tx_counter[0]
.sym 43240 r_spi_master_tx_counter[2]
.sym 43243 r_adc_master_tx_buffer_1[67][3]
.sym 43244 r_adc_master_tx_buffer_1[71][3]
.sym 43245 r_spi_master_tx_counter[2]
.sym 43246 $false
.sym 43249 r_adc_master_tx_buffer_1[64][2]
.sym 43250 r_adc_master_tx_buffer_1[68][2]
.sym 43251 r_spi_master_tx_counter[0]
.sym 43252 r_spi_master_tx_counter[2]
.sym 43255 r_adc_master_rx_buffer_1[28]
.sym 43256 $false
.sym 43257 $false
.sym 43258 $false
.sym 43261 r_adc_master_rx_buffer_1[3]
.sym 43262 $false
.sym 43263 $false
.sym 43264 $false
.sym 43267 r_adc_master_rx_buffer_1[2]
.sym 43268 $false
.sym 43269 $false
.sym 43270 $false
.sym 43273 r_adc_master_rx_buffer_1[26]
.sym 43274 $false
.sym 43275 $false
.sym 43276 $false
.sym 43277 $abc$42034$n5694
.sym 43278 blink_simple_LED2.i_clk$2
.sym 43279 $false
.sym 43283 $abc$42034$n4636_1
.sym 43287 r_adc_master_tx_buffer_2[15][7]
.sym 43354 r_adc_master_rx_buffer_1[28]
.sym 43355 $false
.sym 43356 $false
.sym 43357 $false
.sym 43360 r_adc_master_rx_buffer_1[19]
.sym 43361 $false
.sym 43362 $false
.sym 43363 $false
.sym 43366 r_adc_master_rx_buffer_1[7]
.sym 43367 $false
.sym 43368 $false
.sym 43369 $false
.sym 43372 r_adc_master_rx_buffer_1[30]
.sym 43373 $false
.sym 43374 $false
.sym 43375 $false
.sym 43378 r_adc_master_rx_buffer_1[5]
.sym 43379 $false
.sym 43380 $false
.sym 43381 $false
.sym 43384 r_adc_master_rx_buffer_1[24]
.sym 43385 $false
.sym 43386 $false
.sym 43387 $false
.sym 43396 r_adc_master_rx_buffer_1[10]
.sym 43397 $false
.sym 43398 $false
.sym 43399 $false
.sym 43400 $abc$42034$n5731
.sym 43401 blink_simple_LED2.i_clk$2
.sym 43402 $false
.sym 43403 $abc$42034$n5196_1
.sym 43404 $abc$42034$n570
.sym 43405 r_adc_master_tx_buffer_1[9][2]
.sym 43408 r_adc_master_tx_buffer_1[8][7]
.sym 43410 r_adc_master_tx_buffer_1[10][6]
.sym 43477 r_adc_master_state[0]
.sym 43478 r_spi_master_adc_reset
.sym 43479 $abc$42034$n570
.sym 43480 $false
.sym 43489 r_adc_master_tx_buffer_2[48][2]
.sym 43490 r_adc_master_tx_buffer_2[52][2]
.sym 43491 r_spi_master_tx_counter[2]
.sym 43492 $false
.sym 43501 r_spi_master_tx_counter[1]
.sym 43502 $abc$42034$n4319_1
.sym 43503 $abc$42034$n4320_1
.sym 43504 $abc$42034$n2825
.sym 43507 r_adc_master_tx_buffer_2[12][3]
.sym 43508 r_adc_master_tx_buffer_2[13][3]
.sym 43509 r_spi_master_tx_counter[0]
.sym 43510 $false
.sym 43513 r_adc_master_rx_buffer_1[19]
.sym 43514 $false
.sym 43515 $false
.sym 43516 $false
.sym 43523 $abc$42034$n5732
.sym 43524 blink_simple_LED2.i_clk$2
.sym 43525 $false
.sym 43527 $abc$42034$n5163_1
.sym 43528 $abc$42034$n5791
.sym 43530 $abc$42034$n5365
.sym 43532 $abc$42034$n4073
.sym 43533 r_spi_master_adc_rx_data[22]
.sym 43600 r_adc_master_tx_buffer_2[48][5]
.sym 43601 r_adc_master_tx_buffer_2[52][5]
.sym 43602 r_spi_master_tx_counter[0]
.sym 43603 $abc$42034$n5197_1
.sym 43606 r_adc_master_tx_buffer_2[42][5]
.sym 43607 r_adc_master_tx_buffer_2[46][5]
.sym 43608 r_spi_master_tx_counter[0]
.sym 43609 $abc$42034$n5363_1
.sym 43612 $abc$42034$n73
.sym 43613 r_adc_master_state[0]
.sym 43614 r_adc_master_state[1]
.sym 43615 $false
.sym 43618 r_adc_master_tx_buffer_2[49][5]
.sym 43619 r_adc_master_tx_buffer_2[53][5]
.sym 43620 r_spi_master_tx_counter[0]
.sym 43621 r_spi_master_tx_counter[2]
.sym 43624 r_adc_master_rx_buffer_1[29]
.sym 43625 $false
.sym 43626 $false
.sym 43627 $false
.sym 43630 r_adc_master_rx_buffer_1[21]
.sym 43631 $false
.sym 43632 $false
.sym 43633 $false
.sym 43636 r_adc_master_rx_buffer_1[12]
.sym 43637 $false
.sym 43638 $false
.sym 43639 $false
.sym 43642 r_adc_master_rx_buffer_1[14]
.sym 43643 $false
.sym 43644 $false
.sym 43645 $false
.sym 43646 $abc$42034$n5741
.sym 43647 blink_simple_LED2.i_clk$2
.sym 43648 $false
.sym 43649 r_adc_master_rx_buffer_1[16]
.sym 43650 r_adc_master_rx_buffer_1[13]
.sym 43651 r_adc_master_rx_buffer_1[10]
.sym 43652 r_adc_master_rx_buffer_1[11]
.sym 43653 r_adc_master_rx_buffer_1[15]
.sym 43654 r_adc_master_rx_buffer_1[14]
.sym 43655 r_adc_master_rx_buffer_1[0]
.sym 43723 r_adc_master_tx_buffer_2[51][0]
.sym 43724 r_adc_master_tx_buffer_2[55][0]
.sym 43725 r_spi_master_tx_counter[2]
.sym 43726 r_spi_master_tx_counter[0]
.sym 43729 r_adc_master_tx_buffer_2[51][4]
.sym 43730 r_adc_master_tx_buffer_2[55][4]
.sym 43731 r_spi_master_tx_counter[0]
.sym 43732 r_spi_master_tx_counter[2]
.sym 43735 r_adc_master_rx_buffer_1[4]
.sym 43736 $false
.sym 43737 $false
.sym 43738 $false
.sym 43741 r_adc_master_rx_buffer_1[29]
.sym 43742 $false
.sym 43743 $false
.sym 43744 $false
.sym 43747 r_adc_master_rx_buffer_1[26]
.sym 43748 $false
.sym 43749 $false
.sym 43750 $false
.sym 43753 r_adc_master_rx_buffer_1[28]
.sym 43754 $false
.sym 43755 $false
.sym 43756 $false
.sym 43759 r_adc_master_rx_buffer_1[0]
.sym 43760 $false
.sym 43761 $false
.sym 43762 $false
.sym 43765 r_adc_master_rx_buffer_1[3]
.sym 43766 $false
.sym 43767 $false
.sym 43768 $false
.sym 43769 $abc$42034$n5742
.sym 43770 blink_simple_LED2.i_clk$2
.sym 43771 $false
.sym 43772 $abc$42034$n1367
.sym 43776 $abc$42034$n3242
.sym 43777 $abc$42034$n3240_1
.sym 43778 r_spi_master_tx_counter[1]
.sym 43779 r_spi_master_tx_counter[0]
.sym 43882 r_adc_master_rx_buffer_1[3]
.sym 43883 $false
.sym 43884 $false
.sym 43885 $false
.sym 43892 $abc$42034$n5692
.sym 43893 blink_simple_LED2.i_clk$2
.sym 43894 $false
.sym 43896 r_adc_master_tx_buffer_2[22][7]
.sym 43981 $abc$42034$n4694_1
.sym 43982 $abc$42034$n5792
.sym 43983 $abc$42034$n266$2
.sym 43984 r_adc_master_conversion
.sym 44005 $abc$42034$n4760_1
.sym 44006 $abc$42034$n3376
.sym 44007 r_adc_master_rx_buffer_1[26]
.sym 44008 $false
.sym 44015 $true
.sym 44016 blink_simple_LED2.i_clk$2
.sym 44017 $false
.sym 44018 $abc$42034$n997
.sym 44019 r_adc_master_tx_buffer_2[13][6]
.sym 44020 r_adc_master_tx_buffer_2[12][7]
.sym 44022 r_adc_master_tx_buffer_2[15][6]
.sym 44241 r_adc_master_tx_buffer_2[35][1]
.sym 44322 r_adc_master_tx_buffer_1[105][6]
.sym 44323 r_adc_master_tx_buffer_1[109][6]
.sym 44324 r_spi_master_tx_counter[2]
.sym 44325 r_spi_master_tx_counter[0]
.sym 44352 r_adc_master_rx_buffer_1[17]
.sym 44353 $false
.sym 44354 $false
.sym 44355 $false
.sym 44362 $abc$42034$n5720
.sym 44363 blink_simple_LED2.i_clk$2
.sym 44364 $false
.sym 44369 $abc$42034$n4035
.sym 44370 r_adc_master_tx_buffer_2[70][5]
.sym 44372 r_adc_master_tx_buffer_2[71][5]
.sym 44373 r_adc_master_tx_buffer_2[68][2]
.sym 44375 r_adc_master_tx_buffer_2[68][4]
.sym 44491 r_adc_master_rx_buffer_1[22]
.sym 44492 $false
.sym 44493 $false
.sym 44494 $false
.sym 44497 r_adc_master_rx_buffer_1[20]
.sym 44498 $false
.sym 44499 $false
.sym 44500 $false
.sym 44515 r_adc_master_rx_buffer_1[28]
.sym 44516 $false
.sym 44517 $false
.sym 44518 $false
.sym 44525 $abc$42034$n5757$2
.sym 44526 blink_simple_LED2.i_clk$2
.sym 44527 $false
.sym 44528 r_adc_master_tx_buffer_1[116][5]
.sym 44531 r_adc_master_tx_buffer_1[116][3]
.sym 44602 r_adc_master_rx_buffer_1[27]
.sym 44603 $false
.sym 44604 $false
.sym 44605 $false
.sym 44608 r_adc_master_rx_buffer_1[24]
.sym 44609 $false
.sym 44610 $false
.sym 44611 $false
.sym 44614 r_adc_master_rx_buffer_1[10]
.sym 44615 $false
.sym 44616 $false
.sym 44617 $false
.sym 44620 r_adc_master_rx_buffer_1[9]
.sym 44621 $false
.sym 44622 $false
.sym 44623 $false
.sym 44626 r_adc_master_rx_buffer_1[4]
.sym 44627 $false
.sym 44628 $false
.sym 44629 $false
.sym 44632 r_adc_master_rx_buffer_1[11]
.sym 44633 $false
.sym 44634 $false
.sym 44635 $false
.sym 44638 r_adc_master_rx_buffer_1[6]
.sym 44639 $false
.sym 44640 $false
.sym 44641 $false
.sym 44644 r_adc_master_rx_buffer_1[15]
.sym 44645 $false
.sym 44646 $false
.sym 44647 $false
.sym 44648 $abc$42034$n5692
.sym 44649 blink_simple_LED2.i_clk$2
.sym 44650 $false
.sym 44653 $abc$42034$n4153
.sym 44654 r_adc_master_tx_buffer_2[20][4]
.sym 44655 r_adc_master_tx_buffer_2[21][4]
.sym 44725 r_adc_master_tx_buffer_1[42][7]
.sym 44726 r_adc_master_tx_buffer_1[46][7]
.sym 44727 r_spi_master_tx_counter[1]
.sym 44728 r_spi_master_tx_counter[2]
.sym 44737 r_adc_master_rx_buffer_1[15]
.sym 44738 $false
.sym 44739 $false
.sym 44740 $false
.sym 44749 r_adc_master_rx_buffer_1[17]
.sym 44750 $false
.sym 44751 $false
.sym 44752 $false
.sym 44755 r_adc_master_rx_buffer_1[29]
.sym 44756 $false
.sym 44757 $false
.sym 44758 $false
.sym 44761 r_adc_master_rx_buffer_1[21]
.sym 44762 $false
.sym 44763 $false
.sym 44764 $false
.sym 44771 $abc$42034$n5676
.sym 44772 blink_simple_LED2.i_clk$2
.sym 44773 $false
.sym 44775 r_adc_master_tx_buffer_1[79][3]
.sym 44776 r_adc_master_tx_buffer_1[78][1]
.sym 44778 r_adc_master_tx_buffer_1[77][7]
.sym 44781 r_adc_master_tx_buffer_1[76][5]
.sym 44848 r_adc_master_tx_buffer_1[22][1]
.sym 44849 r_adc_master_tx_buffer_1[23][1]
.sym 44850 r_spi_master_tx_counter[0]
.sym 44851 $false
.sym 44854 r_adc_master_tx_buffer_1[3][3]
.sym 44855 r_adc_master_tx_buffer_1[7][3]
.sym 44856 r_spi_master_tx_counter[2]
.sym 44857 r_spi_master_tx_counter[0]
.sym 44866 r_adc_master_rx_buffer_1[18]
.sym 44867 $false
.sym 44868 $false
.sym 44869 $false
.sym 44872 r_adc_master_rx_buffer_1[10]
.sym 44873 $false
.sym 44874 $false
.sym 44875 $false
.sym 44878 r_adc_master_rx_buffer_1[9]
.sym 44879 $false
.sym 44880 $false
.sym 44881 $false
.sym 44884 r_adc_master_rx_buffer_1[1]
.sym 44885 $false
.sym 44886 $false
.sym 44887 $false
.sym 44894 $abc$42034$n5661
.sym 44895 blink_simple_LED2.i_clk$2
.sym 44896 $false
.sym 44897 r_adc_master_tx_buffer_1[95][2]
.sym 44900 r_adc_master_tx_buffer_1[93][2]
.sym 44901 r_adc_master_tx_buffer_1[93][3]
.sym 44904 r_adc_master_tx_buffer_1[93][0]
.sym 44971 r_adc_master_tx_buffer_2[57][0]
.sym 44972 r_adc_master_tx_buffer_2[61][0]
.sym 44973 r_spi_master_tx_counter[2]
.sym 44974 r_spi_master_tx_counter[0]
.sym 44977 r_adc_master_tx_buffer_1[11][7]
.sym 44978 r_adc_master_tx_buffer_1[15][7]
.sym 44979 r_spi_master_tx_counter[2]
.sym 44980 r_spi_master_tx_counter[0]
.sym 44989 r_adc_master_rx_buffer_1[7]
.sym 44990 $false
.sym 44991 $false
.sym 44992 $false
.sym 44995 r_adc_master_rx_buffer_1[26]
.sym 44996 $false
.sym 44997 $false
.sym 44998 $false
.sym 45001 r_adc_master_rx_buffer_1[23]
.sym 45002 $false
.sym 45003 $false
.sym 45004 $false
.sym 45007 r_adc_master_rx_buffer_1[13]
.sym 45008 $false
.sym 45009 $false
.sym 45010 $false
.sym 45013 r_adc_master_rx_buffer_1[19]
.sym 45014 $false
.sym 45015 $false
.sym 45016 $false
.sym 45017 $abc$42034$n5652
.sym 45018 blink_simple_LED2.i_clk$2
.sym 45019 $false
.sym 45020 $abc$42034$n5308_1
.sym 45021 $abc$42034$n4457_1
.sym 45022 $abc$42034$n5306_1
.sym 45023 $abc$42034$n3717
.sym 45024 $abc$42034$n3089
.sym 45025 r_adc_master_tx_buffer_1[104][0]
.sym 45026 r_adc_master_tx_buffer_1[107][2]
.sym 45027 r_adc_master_tx_buffer_1[107][5]
.sym 45094 $abc$42034$n4550_1
.sym 45095 $abc$42034$n4551_1
.sym 45096 r_spi_master_tx_counter[1]
.sym 45097 $false
.sym 45100 r_adc_master_tx_buffer_2[65][2]
.sym 45101 r_adc_master_tx_buffer_2[69][2]
.sym 45102 r_spi_master_tx_counter[0]
.sym 45103 r_spi_master_tx_counter[2]
.sym 45106 $abc$42034$n3064
.sym 45107 $abc$42034$n3063
.sym 45108 r_spi_master_tx_counter[0]
.sym 45109 $false
.sym 45112 r_adc_master_tx_buffer_1[112][3]
.sym 45113 r_adc_master_tx_buffer_1[116][3]
.sym 45114 r_spi_master_tx_counter[1]
.sym 45115 r_spi_master_tx_counter[2]
.sym 45118 r_adc_master_tx_buffer_1[75][7]
.sym 45119 r_adc_master_tx_buffer_1[79][7]
.sym 45120 r_spi_master_tx_counter[2]
.sym 45121 r_spi_master_tx_counter[0]
.sym 45124 r_adc_master_tx_buffer_1[9][7]
.sym 45125 r_adc_master_tx_buffer_1[13][7]
.sym 45126 r_spi_master_tx_counter[2]
.sym 45127 r_spi_master_tx_counter[0]
.sym 45130 r_adc_master_tx_buffer_1[8][7]
.sym 45131 r_adc_master_tx_buffer_1[12][7]
.sym 45132 r_spi_master_tx_counter[0]
.sym 45133 r_spi_master_tx_counter[2]
.sym 45136 r_adc_master_rx_buffer_1[18]
.sym 45137 $false
.sym 45138 $false
.sym 45139 $false
.sym 45140 $abc$42034$n5745
.sym 45141 blink_simple_LED2.i_clk$2
.sym 45142 $false
.sym 45143 $abc$42034$n3067
.sym 45145 $abc$42034$n2966
.sym 45147 $abc$42034$n3443
.sym 45148 $abc$42034$n4669_1
.sym 45149 r_adc_master_tx_buffer_1[43][1]
.sym 45150 r_adc_master_tx_buffer_1[42][2]
.sym 45217 r_adc_master_tx_buffer_2[56][0]
.sym 45218 r_adc_master_tx_buffer_2[60][0]
.sym 45219 r_spi_master_tx_counter[0]
.sym 45220 r_spi_master_tx_counter[2]
.sym 45223 $abc$42034$n4238_1
.sym 45224 $abc$42034$n4237_1
.sym 45225 r_spi_master_tx_counter[0]
.sym 45226 r_spi_master_tx_counter[1]
.sym 45235 r_adc_master_tx_buffer_1[107][5]
.sym 45236 r_adc_master_tx_buffer_1[111][5]
.sym 45237 r_spi_master_tx_counter[2]
.sym 45238 $false
.sym 45241 r_adc_master_tx_buffer_1[67][4]
.sym 45242 r_adc_master_tx_buffer_1[71][4]
.sym 45243 r_spi_master_tx_counter[0]
.sym 45244 r_spi_master_tx_counter[2]
.sym 45247 r_spi_master_tx_counter[1]
.sym 45248 $abc$42034$n4465_1
.sym 45249 $abc$42034$n4466_1
.sym 45250 $abc$42034$n2789
.sym 45253 r_spi_master_tx_counter[1]
.sym 45254 $abc$42034$n3637
.sym 45255 $abc$42034$n3638
.sym 45256 $abc$42034$n2825
.sym 45259 r_adc_master_rx_buffer_1[28]
.sym 45260 $false
.sym 45261 $false
.sym 45262 $false
.sym 45263 $abc$42034$n5697
.sym 45264 blink_simple_LED2.i_clk$2
.sym 45265 $false
.sym 45266 $abc$42034$n3065
.sym 45268 $abc$42034$n4670_1
.sym 45269 $abc$42034$n5372_1
.sym 45270 $abc$42034$n4668_1
.sym 45271 $abc$42034$n5061_1
.sym 45272 r_adc_master_tx_buffer_1[78][6]
.sym 45273 r_adc_master_tx_buffer_1[79][2]
.sym 45340 $abc$42034$n3041_1
.sym 45341 $abc$42034$n3042
.sym 45342 r_spi_master_tx_counter[1]
.sym 45343 $false
.sym 45352 $abc$42034$n3920
.sym 45353 $abc$42034$n3919
.sym 45354 r_spi_master_tx_counter[1]
.sym 45355 r_spi_master_tx_counter[4]
.sym 45358 r_adc_master_tx_buffer_1[66][1]
.sym 45359 r_adc_master_tx_buffer_1[70][1]
.sym 45360 r_spi_master_tx_counter[0]
.sym 45361 r_spi_master_tx_counter[2]
.sym 45364 $abc$42034$n3739
.sym 45365 $abc$42034$n3738
.sym 45366 r_spi_master_tx_counter[1]
.sym 45367 r_spi_master_tx_counter[4]
.sym 45370 r_adc_master_tx_buffer_1[74][4]
.sym 45371 r_adc_master_tx_buffer_1[78][4]
.sym 45372 r_spi_master_tx_counter[0]
.sym 45373 r_spi_master_tx_counter[2]
.sym 45376 r_adc_master_rx_buffer_1[31]
.sym 45377 $false
.sym 45378 $false
.sym 45379 $false
.sym 45382 r_adc_master_rx_buffer_1[27]
.sym 45383 $false
.sym 45384 $false
.sym 45385 $false
.sym 45386 $abc$42034$n5728
.sym 45387 blink_simple_LED2.i_clk$2
.sym 45388 $false
.sym 45390 $abc$42034$n5282_1
.sym 45391 $abc$42034$n3931
.sym 45392 $abc$42034$n3087
.sym 45393 $abc$42034$n4530_1
.sym 45394 $abc$42034$n5155_1
.sym 45395 r_adc_master_tx_buffer_1[65][7]
.sym 45396 r_adc_master_tx_buffer_1[66][4]
.sym 45463 r_adc_master_tx_buffer_1[64][7]
.sym 45464 r_adc_master_tx_buffer_1[68][7]
.sym 45465 r_spi_master_tx_counter[0]
.sym 45466 r_spi_master_tx_counter[2]
.sym 45469 $abc$42034$n4504_1
.sym 45470 $abc$42034$n4505_1
.sym 45471 r_spi_master_tx_counter[1]
.sym 45472 $abc$42034$n2789
.sym 45475 $abc$42034$n4438_1
.sym 45476 $abc$42034$n4439_1
.sym 45477 r_spi_master_tx_counter[1]
.sym 45478 r_spi_master_tx_counter[3]
.sym 45481 $abc$42034$n4506_1
.sym 45482 $abc$42034$n4509_1
.sym 45483 $abc$42034$n4500_1
.sym 45484 $abc$42034$n4503_1
.sym 45487 r_adc_master_tx_buffer_1[65][7]
.sym 45488 r_adc_master_tx_buffer_1[69][7]
.sym 45489 r_spi_master_tx_counter[2]
.sym 45490 r_spi_master_tx_counter[0]
.sym 45493 r_spi_master_tx_counter[1]
.sym 45494 $abc$42034$n4510_1
.sym 45495 $abc$42034$n4511_1
.sym 45496 $abc$42034$n2801
.sym 45499 r_adc_master_rx_buffer_1[31]
.sym 45500 $false
.sym 45501 $false
.sym 45502 $false
.sym 45505 r_adc_master_rx_buffer_1[12]
.sym 45506 $false
.sym 45507 $false
.sym 45508 $false
.sym 45509 $abc$42034$n5694
.sym 45510 blink_simple_LED2.i_clk$2
.sym 45511 $false
.sym 45514 r_adc_master_tx_buffer_1[81][3]
.sym 45518 r_adc_master_tx_buffer_1[82][2]
.sym 45519 r_adc_master_tx_buffer_1[82][4]
.sym 45586 r_adc_master_tx_buffer_1[112][7]
.sym 45587 r_adc_master_tx_buffer_1[116][7]
.sym 45588 r_spi_master_tx_counter[1]
.sym 45589 r_spi_master_tx_counter[2]
.sym 45592 $abc$42034$n3915
.sym 45593 $abc$42034$n3918
.sym 45594 $abc$42034$n3909
.sym 45595 $abc$42034$n3912
.sym 45598 $abc$42034$n3913
.sym 45599 $abc$42034$n3914
.sym 45600 r_spi_master_tx_counter[1]
.sym 45601 r_spi_master_tx_counter[4]
.sym 45604 r_adc_master_rx_buffer_1[12]
.sym 45605 $false
.sym 45606 $false
.sym 45607 $false
.sym 45616 r_adc_master_rx_buffer_1[0]
.sym 45617 $false
.sym 45618 $false
.sym 45619 $false
.sym 45628 r_adc_master_rx_buffer_1[31]
.sym 45629 $false
.sym 45630 $false
.sym 45631 $false
.sym 45632 $abc$42034$n5738
.sym 45633 blink_simple_LED2.i_clk$2
.sym 45634 $false
.sym 45635 $abc$42034$n4209
.sym 45636 $abc$42034$n3072
.sym 45637 $abc$42034$n4514_1
.sym 45638 $abc$42034$n4515_1
.sym 45639 $abc$42034$n5069_1
.sym 45640 $abc$42034$n5371
.sym 45641 r_adc_master_tx_buffer_1[84][3]
.sym 45642 r_adc_master_tx_buffer_1[85][2]
.sym 45709 r_adc_master_tx_buffer_1[115][2]
.sym 45710 r_adc_master_tx_buffer_1[119][2]
.sym 45711 r_spi_master_tx_counter[2]
.sym 45712 $false
.sym 45715 r_adc_master_tx_buffer_1[4][0]
.sym 45716 r_adc_master_tx_buffer_1[5][0]
.sym 45717 r_spi_master_tx_counter[0]
.sym 45718 $false
.sym 45721 r_adc_master_tx_buffer_1[2][3]
.sym 45722 r_adc_master_tx_buffer_1[6][3]
.sym 45723 r_spi_master_tx_counter[0]
.sym 45724 r_spi_master_tx_counter[2]
.sym 45727 r_adc_master_tx_buffer_1[106][5]
.sym 45728 r_adc_master_tx_buffer_1[110][5]
.sym 45729 r_spi_master_tx_counter[2]
.sym 45730 $false
.sym 45733 r_adc_master_rx_buffer_1[2]
.sym 45734 $false
.sym 45735 $false
.sym 45736 $false
.sym 45739 r_adc_master_rx_buffer_1[31]
.sym 45740 $false
.sym 45741 $false
.sym 45742 $false
.sym 45745 r_adc_master_rx_buffer_1[20]
.sym 45746 $false
.sym 45747 $false
.sym 45748 $false
.sym 45755 $abc$42034$n5723
.sym 45756 blink_simple_LED2.i_clk$2
.sym 45757 $false
.sym 45758 $abc$42034$n3745
.sym 45759 $abc$42034$n3659
.sym 45761 $abc$42034$n3743
.sym 45763 r_adc_master_tx_buffer_1[17][5]
.sym 45765 r_adc_master_tx_buffer_1[16][1]
.sym 45844 r_adc_master_tx_buffer_1[66][2]
.sym 45845 r_adc_master_tx_buffer_1[70][2]
.sym 45846 r_spi_master_tx_counter[2]
.sym 45847 $false
.sym 45850 $abc$42034$n3740
.sym 45851 $abc$42034$n3743
.sym 45852 $abc$42034$n3734
.sym 45853 $abc$42034$n3737
.sym 45862 r_adc_master_rx_buffer_1[9]
.sym 45863 $false
.sym 45864 $false
.sym 45865 $false
.sym 45878 $abc$42034$n5745
.sym 45879 blink_simple_LED2.i_clk$2
.sym 45880 $false
.sym 45881 $abc$42034$n3083
.sym 45882 $abc$42034$n5318_1
.sym 45883 $abc$42034$n3084
.sym 45884 $abc$42034$n3095
.sym 45885 $abc$42034$n4495_1
.sym 45886 $abc$42034$n3093
.sym 45887 $abc$42034$n3085
.sym 45888 r_adc_master_tx_buffer_2[86][5]
.sym 45955 r_adc_master_tx_buffer_1[80][3]
.sym 45956 r_adc_master_tx_buffer_1[84][3]
.sym 45957 r_spi_master_tx_counter[0]
.sym 45958 r_spi_master_tx_counter[2]
.sym 45961 $abc$42034$n3499_1
.sym 45962 $abc$42034$n3500
.sym 45963 r_spi_master_tx_counter[1]
.sym 45964 $abc$42034$n2825
.sym 45967 $abc$42034$n3072
.sym 45968 $abc$42034$n3073
.sym 45969 r_spi_master_tx_counter[1]
.sym 45970 $abc$42034$n3074
.sym 45973 r_adc_master_tx_buffer_1[0][1]
.sym 45974 r_adc_master_tx_buffer_1[4][1]
.sym 45975 r_spi_master_tx_counter[1]
.sym 45976 $abc$42034$n5111_1
.sym 45985 r_adc_master_rx_buffer_1[11]
.sym 45986 $false
.sym 45987 $false
.sym 45988 $false
.sym 45997 r_adc_master_rx_buffer_1[25]
.sym 45998 $false
.sym 45999 $false
.sym 46000 $false
.sym 46001 $abc$42034$n5665
.sym 46002 blink_simple_LED2.i_clk$2
.sym 46003 $false
.sym 46004 $abc$42034$n5248_1
.sym 46005 $abc$42034$n5249_1
.sym 46006 $abc$42034$n2870
.sym 46007 $abc$42034$n2871
.sym 46008 $abc$42034$n5035_1
.sym 46009 r_adc_master_tx_buffer_1[31][6]
.sym 46010 r_adc_master_tx_buffer_1[29][6]
.sym 46011 r_adc_master_tx_buffer_1[29][4]
.sym 46078 $abc$42034$n3496
.sym 46079 $abc$42034$n3497_1
.sym 46080 r_spi_master_tx_counter[1]
.sym 46081 $false
.sym 46084 $abc$42034$n3501_1
.sym 46085 $abc$42034$n3504
.sym 46086 $abc$42034$n3495
.sym 46087 $abc$42034$n3498
.sym 46090 $abc$42034$n3521
.sym 46091 $abc$42034$n3520
.sym 46092 r_spi_master_tx_counter[1]
.sym 46093 r_spi_master_tx_counter[2]
.sym 46096 r_adc_master_tx_buffer_2[3][3]
.sym 46097 r_adc_master_tx_buffer_2[7][3]
.sym 46098 r_spi_master_tx_counter[2]
.sym 46099 r_spi_master_tx_counter[0]
.sym 46102 r_adc_master_tx_buffer_2[1][3]
.sym 46103 r_adc_master_tx_buffer_2[5][3]
.sym 46104 r_spi_master_tx_counter[2]
.sym 46105 r_spi_master_tx_counter[0]
.sym 46108 r_adc_master_tx_buffer_1[89][0]
.sym 46109 r_adc_master_tx_buffer_1[93][0]
.sym 46110 r_spi_master_tx_counter[2]
.sym 46111 r_spi_master_tx_counter[0]
.sym 46114 r_adc_master_rx_buffer_1[27]
.sym 46115 $false
.sym 46116 $false
.sym 46117 $false
.sym 46120 r_adc_master_rx_buffer_1[21]
.sym 46121 $false
.sym 46122 $false
.sym 46123 $false
.sym 46124 $abc$42034$n5723
.sym 46125 blink_simple_LED2.i_clk$2
.sym 46126 $false
.sym 46128 $abc$42034$n2963
.sym 46129 $abc$42034$n3269
.sym 46130 $abc$42034$n4177
.sym 46131 r_spi_master_adc_tx_data_count[2]
.sym 46133 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 46134 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 46163 $true
.sym 46200 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]$2
.sym 46201 $false
.sym 46202 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 46203 $false
.sym 46204 $false
.sym 46206 $auto$alumacc.cc:474:replace_alu$1788.C[2]
.sym 46208 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 46209 $true$2
.sym 46213 $false
.sym 46214 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 46215 $false
.sym 46216 $auto$alumacc.cc:474:replace_alu$1788.C[2]
.sym 46225 $abc$42034$n4440_1
.sym 46226 $abc$42034$n4441_1
.sym 46227 r_spi_master_tx_counter[1]
.sym 46228 $abc$42034$n4437_1
.sym 46237 r_adc_master_tx_buffer_1[83][6]
.sym 46238 r_adc_master_tx_buffer_1[87][6]
.sym 46239 r_spi_master_tx_counter[2]
.sym 46240 r_spi_master_tx_counter[0]
.sym 46243 $abc$42034$n2750
.sym 46244 r_spi_master_adc_tx_data_count[0]
.sym 46245 $false
.sym 46246 $false
.sym 46247 $abc$42034$n570
.sym 46248 blink_simple_LED2.i_clk$2
.sym 46249 $false
.sym 46250 $abc$42034$n5033_1
.sym 46251 $abc$42034$n2965
.sym 46252 $abc$42034$n5034_1
.sym 46253 $abc$42034$n2964
.sym 46254 $abc$42034$n850
.sym 46255 $abc$42034$n853
.sym 46256 $abc$42034$n843
.sym 46257 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 46324 $abc$42034$n4827_1
.sym 46325 $abc$42034$n3203
.sym 46326 $abc$42034$n4793_1
.sym 46327 r_adc_master_rx_reading_counter[0]
.sym 46330 $abc$42034$n3157
.sym 46331 $abc$42034$n3158
.sym 46332 r_spi_master_tx_counter[1]
.sym 46333 r_spi_master_tx_counter[3]
.sym 46336 $abc$42034$n4790_1
.sym 46337 $abc$42034$n3202
.sym 46338 $abc$42034$n3203
.sym 46339 $false
.sym 46348 $abc$42034$n4827_1
.sym 46349 $abc$42034$n3203
.sym 46350 $abc$42034$n4791_1
.sym 46351 $false
.sym 46354 r_adc_master_tx_buffer_2[24][2]
.sym 46355 r_adc_master_tx_buffer_2[28][2]
.sym 46356 r_spi_master_tx_counter[1]
.sym 46357 $abc$42034$n5036_1
.sym 46360 r_spi_master_tx_dv
.sym 46361 $false
.sym 46362 $false
.sym 46363 $false
.sym 46370 $true
.sym 46371 blink_simple_LED2.i_clk$2
.sym 46372 $abc$42034$n995$2
.sym 46373 $abc$42034$n5206
.sym 46374 $abc$42034$n4316_1
.sym 46375 $abc$42034$n3618
.sym 46376 $abc$42034$n3617
.sym 46377 $abc$42034$n5207_1
.sym 46378 $abc$42034$n4317_1
.sym 46379 $abc$42034$n4315_1
.sym 46380 r_adc_master_tx_buffer_1[1][3]
.sym 46447 r_adc_master_tx_buffer_1[40][7]
.sym 46448 r_adc_master_tx_buffer_1[44][7]
.sym 46449 r_spi_master_tx_counter[1]
.sym 46450 $abc$42034$n5290_1
.sym 46453 $abc$42034$n4790_1
.sym 46454 $abc$42034$n3382
.sym 46455 $abc$42034$n4791_1
.sym 46456 $false
.sym 46465 $abc$42034$n4790_1
.sym 46466 $abc$42034$n3382
.sym 46467 $abc$42034$n4793_1
.sym 46468 r_adc_master_rx_reading_counter[0]
.sym 46471 $abc$42034$n4211
.sym 46472 $abc$42034$n4212
.sym 46473 $abc$42034$n4208
.sym 46474 r_spi_master_tx_counter[1]
.sym 46477 r_adc_master_rx_buffer_1[25]
.sym 46478 $false
.sym 46479 $false
.sym 46480 $false
.sym 46483 r_adc_master_rx_buffer_1[16]
.sym 46484 $false
.sym 46485 $false
.sym 46486 $false
.sym 46489 r_adc_master_rx_buffer_1[9]
.sym 46490 $false
.sym 46491 $false
.sym 46492 $false
.sym 46493 $abc$42034$n5694
.sym 46494 blink_simple_LED2.i_clk$2
.sym 46495 $false
.sym 46496 $abc$42034$n3045
.sym 46498 r_adc_master_tx_buffer_2[24][5]
.sym 46499 r_adc_master_tx_buffer_2[24][4]
.sym 46500 r_adc_master_tx_buffer_2[25][0]
.sym 46501 r_adc_master_tx_buffer_2[25][2]
.sym 46502 r_adc_master_tx_buffer_2[27][6]
.sym 46570 r_adc_master_tx_buffer_1[24][2]
.sym 46571 r_adc_master_tx_buffer_1[28][2]
.sym 46572 r_spi_master_tx_counter[0]
.sym 46573 r_spi_master_tx_counter[2]
.sym 46576 r_adc_master_tx_buffer_1[73][5]
.sym 46577 r_adc_master_tx_buffer_1[77][5]
.sym 46578 r_spi_master_tx_counter[2]
.sym 46579 r_spi_master_tx_counter[0]
.sym 46582 r_adc_master_rx_buffer_1[25]
.sym 46583 $false
.sym 46584 $false
.sym 46585 $false
.sym 46594 r_adc_master_rx_buffer_1[4]
.sym 46595 $false
.sym 46596 $false
.sym 46597 $false
.sym 46600 r_adc_master_rx_buffer_1[26]
.sym 46601 $false
.sym 46602 $false
.sym 46603 $false
.sym 46606 r_adc_master_rx_buffer_1[31]
.sym 46607 $false
.sym 46608 $false
.sym 46609 $false
.sym 46612 r_adc_master_rx_buffer_1[1]
.sym 46613 $false
.sym 46614 $false
.sym 46615 $false
.sym 46616 $abc$42034$n5667
.sym 46617 blink_simple_LED2.i_clk$2
.sym 46618 $false
.sym 46619 $abc$42034$n4217
.sym 46620 $abc$42034$n4218
.sym 46621 r_adc_master_tx_buffer_1[95][4]
.sym 46622 r_adc_master_tx_buffer_1[92][5]
.sym 46624 r_adc_master_tx_buffer_1[93][5]
.sym 46625 r_adc_master_tx_buffer_1[92][7]
.sym 46626 r_adc_master_tx_buffer_1[93][6]
.sym 46699 $abc$42034$n4827_1
.sym 46700 $abc$42034$n3202
.sym 46701 $abc$42034$n3382
.sym 46702 $false
.sym 46705 $abc$42034$n3549
.sym 46706 $abc$42034$n3550
.sym 46707 r_spi_master_tx_counter[1]
.sym 46708 r_spi_master_tx_counter[4]
.sym 46711 spiMasterADC.o_RX_Count[1]
.sym 46712 $abc$42034$n3279
.sym 46713 $false
.sym 46714 $false
.sym 46717 r_adc_master_tx_buffer_2[16][7]
.sym 46718 r_adc_master_tx_buffer_2[20][7]
.sym 46719 r_spi_master_tx_counter[0]
.sym 46720 r_spi_master_tx_counter[2]
.sym 46723 $abc$42034$n3279
.sym 46724 spiMasterADC.o_RX_Count[1]
.sym 46725 $false
.sym 46726 $false
.sym 46729 r_adc_master_rx_buffer_1[31]
.sym 46730 $false
.sym 46731 $false
.sym 46732 $false
.sym 46735 r_adc_master_rx_buffer_1[0]
.sym 46736 $false
.sym 46737 $false
.sym 46738 $false
.sym 46739 $abc$42034$n5734
.sym 46740 blink_simple_LED2.i_clk$2
.sym 46741 $false
.sym 46743 $abc$42034$n5071_1
.sym 46745 $abc$42034$n5070_1
.sym 46746 $abc$42034$n2961
.sym 46747 $abc$42034$n2954
.sym 46748 r_adc_master_tx_buffer_2[16][7]
.sym 46816 $abc$42034$n4827_1
.sym 46817 $abc$42034$n3203
.sym 46818 $abc$42034$n3384
.sym 46819 $false
.sym 46834 $abc$42034$n3633
.sym 46835 $abc$42034$n3636
.sym 46836 $abc$42034$n3627
.sym 46837 $abc$42034$n3630
.sym 46840 $abc$42034$n3631
.sym 46841 $abc$42034$n3632
.sym 46842 r_spi_master_tx_counter[1]
.sym 46843 $abc$42034$n2823
.sym 46846 r_adc_master_tx_buffer_1[74][7]
.sym 46847 r_adc_master_tx_buffer_1[78][7]
.sym 46848 r_spi_master_tx_counter[0]
.sym 46849 r_spi_master_tx_counter[2]
.sym 46852 r_adc_master_rx_buffer_1[10]
.sym 46853 $false
.sym 46854 $false
.sym 46855 $false
.sym 46858 r_adc_master_rx_buffer_1[1]
.sym 46859 $false
.sym 46860 $false
.sym 46861 $false
.sym 46862 $abc$42034$n5750
.sym 46863 blink_simple_LED2.i_clk$2
.sym 46864 $false
.sym 46865 r_adc_master_tx_buffer_2[89][4]
.sym 46866 r_adc_master_tx_buffer_2[89][1]
.sym 46867 r_adc_master_tx_buffer_2[90][2]
.sym 46868 r_adc_master_tx_buffer_2[90][4]
.sym 46869 r_adc_master_tx_buffer_2[90][0]
.sym 46870 r_adc_master_tx_buffer_2[91][6]
.sym 46871 r_adc_master_tx_buffer_2[90][6]
.sym 46872 r_adc_master_tx_buffer_2[89][3]
.sym 46939 r_adc_master_tx_buffer_2[2][3]
.sym 46940 r_adc_master_tx_buffer_2[6][3]
.sym 46941 r_spi_master_tx_counter[0]
.sym 46942 r_spi_master_tx_counter[2]
.sym 46945 $abc$42034$n3154
.sym 46946 $abc$42034$n3155
.sym 46947 r_spi_master_tx_counter[1]
.sym 46948 $false
.sym 46951 $abc$42034$n3153
.sym 46952 $abc$42034$n3156
.sym 46953 $abc$42034$n3147
.sym 46954 $abc$42034$n3150
.sym 46957 r_adc_master_rx_buffer_1[3]
.sym 46958 $false
.sym 46959 $false
.sym 46960 $false
.sym 46969 r_adc_master_rx_buffer_1[25]
.sym 46970 $false
.sym 46971 $false
.sym 46972 $false
.sym 46981 r_adc_master_rx_buffer_1[18]
.sym 46982 $false
.sym 46983 $false
.sym 46984 $false
.sym 46985 $abc$42034$n5754
.sym 46986 blink_simple_LED2.i_clk$2
.sym 46987 $false
.sym 46988 $abc$42034$n5187_1
.sym 46990 $abc$42034$n3910
.sym 46991 $abc$42034$n5059_1
.sym 46993 $abc$42034$n5058_1
.sym 46994 $abc$42034$n3909
.sym 46995 r_adc_master_tx_buffer_1[44][0]
.sym 47062 r_adc_master_tx_buffer_2[73][0]
.sym 47063 r_adc_master_tx_buffer_2[77][0]
.sym 47064 r_spi_master_tx_counter[2]
.sym 47065 r_spi_master_tx_counter[0]
.sym 47068 $abc$42034$n3503_1
.sym 47069 $abc$42034$n3502
.sym 47070 r_spi_master_tx_counter[1]
.sym 47071 r_spi_master_tx_counter[2]
.sym 47074 $abc$42034$n73
.sym 47075 r_adc_master_state[0]
.sym 47076 r_adc_master_state[1]
.sym 47077 $false
.sym 47080 r_adc_master_tx_buffer_1[76][0]
.sym 47081 r_adc_master_tx_buffer_1[77][0]
.sym 47082 r_spi_master_tx_counter[0]
.sym 47083 $false
.sym 47086 r_adc_master_rx_buffer_1[24]
.sym 47087 $false
.sym 47088 $false
.sym 47089 $false
.sym 47104 r_adc_master_rx_buffer_1[16]
.sym 47105 $false
.sym 47106 $false
.sym 47107 $false
.sym 47108 $abc$42034$n5699
.sym 47109 blink_simple_LED2.i_clk$2
.sym 47110 $false
.sym 47111 $abc$42034$n4380_1
.sym 47113 $abc$42034$n5297_1
.sym 47114 $abc$42034$n4638_1
.sym 47115 $abc$42034$n4637_1
.sym 47116 r_adc_master_tx_buffer_1[4][6]
.sym 47117 r_adc_master_tx_buffer_1[5][3]
.sym 47118 r_adc_master_tx_buffer_1[6][6]
.sym 47185 r_adc_master_tx_buffer_2[8][2]
.sym 47186 r_adc_master_tx_buffer_2[12][2]
.sym 47187 r_spi_master_tx_counter[0]
.sym 47188 r_spi_master_tx_counter[2]
.sym 47191 r_adc_master_tx_buffer_1[75][5]
.sym 47192 r_adc_master_tx_buffer_1[79][5]
.sym 47193 r_spi_master_tx_counter[2]
.sym 47194 r_spi_master_tx_counter[0]
.sym 47203 r_spi_master_tx_counter[1]
.sym 47204 $abc$42034$n2875
.sym 47205 $abc$42034$n2876
.sym 47206 $abc$42034$n2789
.sym 47209 r_adc_master_tx_buffer_1[89][4]
.sym 47210 r_adc_master_tx_buffer_1[93][4]
.sym 47211 r_spi_master_tx_counter[2]
.sym 47212 r_spi_master_tx_counter[0]
.sym 47215 r_adc_master_rx_buffer_1[12]
.sym 47216 $false
.sym 47217 $false
.sym 47218 $false
.sym 47227 r_adc_master_rx_buffer_1[16]
.sym 47228 $false
.sym 47229 $false
.sym 47230 $false
.sym 47231 $abc$42034$n5742
.sym 47232 blink_simple_LED2.i_clk$2
.sym 47233 $false
.sym 47235 $abc$42034$n2823
.sym 47237 $abc$42034$n5094_1
.sym 47238 $abc$42034$n4340_1
.sym 47239 r_adc_master_tx_buffer_1[120][4]
.sym 47241 r_adc_master_tx_buffer_1[120][6]
.sym 47308 r_adc_master_tx_buffer_2[18][7]
.sym 47309 r_adc_master_tx_buffer_2[22][7]
.sym 47310 r_spi_master_tx_counter[0]
.sym 47311 r_spi_master_tx_counter[2]
.sym 47314 $abc$42034$n2789
.sym 47315 $abc$42034$n5365
.sym 47316 $abc$42034$n4062
.sym 47317 $abc$42034$n5196_1
.sym 47320 r_adc_master_rx_buffer_1[29]
.sym 47321 $false
.sym 47322 $false
.sym 47323 $false
.sym 47326 r_adc_master_rx_buffer_1[4]
.sym 47327 $false
.sym 47328 $false
.sym 47329 $false
.sym 47338 r_adc_master_rx_buffer_1[20]
.sym 47339 $false
.sym 47340 $false
.sym 47341 $false
.sym 47344 r_adc_master_rx_buffer_1[21]
.sym 47345 $false
.sym 47346 $false
.sym 47347 $false
.sym 47350 r_adc_master_rx_buffer_1[16]
.sym 47351 $false
.sym 47352 $false
.sym 47353 $false
.sym 47354 $abc$42034$n5707
.sym 47355 blink_simple_LED2.i_clk$2
.sym 47356 $false
.sym 47359 $abc$42034$n3086
.sym 47360 $abc$42034$n3911
.sym 47361 $abc$42034$n2873
.sym 47362 r_adc_master_tx_buffer_1[91][6]
.sym 47363 r_adc_master_tx_buffer_1[90][4]
.sym 47449 r_adc_master_tx_buffer_2[11][7]
.sym 47450 r_adc_master_tx_buffer_2[15][7]
.sym 47451 r_spi_master_tx_counter[2]
.sym 47452 r_spi_master_tx_counter[0]
.sym 47473 r_adc_master_rx_buffer_1[7]
.sym 47474 $false
.sym 47475 $false
.sym 47476 $false
.sym 47477 $abc$42034$n5732
.sym 47478 blink_simple_LED2.i_clk$2
.sym 47479 $false
.sym 47484 r_adc_master_tx_buffer_2[25][1]
.sym 47487 r_adc_master_tx_buffer_2[26][1]
.sym 47554 $abc$42034$n5198
.sym 47555 $abc$42034$n5195
.sym 47556 r_spi_master_tx_counter[1]
.sym 47557 $abc$42034$n2823
.sym 47560 $abc$42034$n73
.sym 47561 r_adc_master_state[1]
.sym 47562 $false
.sym 47563 $false
.sym 47566 r_adc_master_rx_buffer_1[18]
.sym 47567 $false
.sym 47568 $false
.sym 47569 $false
.sym 47584 r_adc_master_rx_buffer_1[31]
.sym 47585 $false
.sym 47586 $false
.sym 47587 $false
.sym 47596 r_adc_master_rx_buffer_1[14]
.sym 47597 $false
.sym 47598 $false
.sym 47599 $false
.sym 47600 $abc$42034$n5652
.sym 47601 blink_simple_LED2.i_clk$2
.sym 47602 $false
.sym 47606 r_adc_master_tx_buffer_1[108][0]
.sym 47607 r_adc_master_tx_buffer_1[109][2]
.sym 47608 r_adc_master_tx_buffer_1[110][5]
.sym 47609 r_adc_master_tx_buffer_1[111][2]
.sym 47683 r_adc_master_tx_buffer_2[50][4]
.sym 47684 r_adc_master_tx_buffer_2[54][4]
.sym 47685 r_spi_master_tx_counter[0]
.sym 47686 $abc$42034$n5162_1
.sym 47689 $abc$42034$n570
.sym 47690 r_adc_master_state[0]
.sym 47691 $false
.sym 47692 $false
.sym 47701 r_spi_master_tx_counter[1]
.sym 47702 $abc$42034$n5364_1
.sym 47703 $abc$42034$n4072
.sym 47704 $abc$42034$n4073
.sym 47713 r_adc_master_tx_buffer_2[41][5]
.sym 47714 r_adc_master_tx_buffer_2[45][5]
.sym 47715 r_spi_master_tx_counter[2]
.sym 47716 $abc$42034$n2777
.sym 47719 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 47720 $false
.sym 47721 $false
.sym 47722 $false
.sym 47723 $abc$42034$n727
.sym 47724 blink_simple_LED2.i_clk$2
.sym 47725 $false
.sym 47726 $abc$42034$n5036_1
.sym 47727 r_spi_master_adc_rx_data[0]
.sym 47728 r_spi_master_adc_rx_data[5]
.sym 47729 r_spi_master_adc_rx_data[3]
.sym 47730 r_spi_master_adc_rx_data[6]
.sym 47731 r_spi_master_adc_rx_data[1]
.sym 47732 r_spi_master_adc_rx_data[4]
.sym 47800 r_adc_master_rx_buffer_1[16]
.sym 47801 r_spi_master_adc_rx_data[6]
.sym 47802 $abc$42034$n4760_1
.sym 47803 $abc$42034$n3376
.sym 47806 r_adc_master_rx_buffer_1[13]
.sym 47807 r_spi_master_adc_rx_data[3]
.sym 47808 $abc$42034$n4760_1
.sym 47809 $abc$42034$n3376
.sym 47812 r_adc_master_rx_buffer_1[10]
.sym 47813 r_spi_master_adc_rx_data[0]
.sym 47814 $abc$42034$n4760_1
.sym 47815 $abc$42034$n3376
.sym 47818 r_adc_master_rx_buffer_1[11]
.sym 47819 r_spi_master_adc_rx_data[1]
.sym 47820 $abc$42034$n4760_1
.sym 47821 $abc$42034$n3376
.sym 47824 r_adc_master_rx_buffer_1[15]
.sym 47825 r_spi_master_adc_rx_data[5]
.sym 47826 $abc$42034$n4760_1
.sym 47827 $abc$42034$n3376
.sym 47830 r_adc_master_rx_buffer_1[14]
.sym 47831 r_spi_master_adc_rx_data[4]
.sym 47832 $abc$42034$n4760_1
.sym 47833 $abc$42034$n3376
.sym 47836 r_adc_master_rx_buffer_1[0]
.sym 47837 r_spi_master_adc_rx_data[22]
.sym 47838 $abc$42034$n4760_1
.sym 47839 $abc$42034$n3376
.sym 47846 $true
.sym 47847 blink_simple_LED2.i_clk$2
.sym 47848 $false
.sym 47849 r_spi_master_tx_counter[3]
.sym 47852 r_spi_master_tx_counter[5]
.sym 47923 $false
.sym 47924 $false
.sym 47925 r_spi_master_tx_counter[0]
.sym 47926 $false
.sym 47947 r_spi_master_tx_counter[0]
.sym 47948 $abc$42034$n1367
.sym 47949 $abc$42034$n3224
.sym 47950 $abc$42034$n3230
.sym 47953 $abc$42034$n3224
.sym 47954 r_spi_master_tx_counter[0]
.sym 47955 $false
.sym 47956 $false
.sym 47959 $abc$42034$n2765
.sym 47960 $abc$42034$n3240_1
.sym 47961 $abc$42034$n3230
.sym 47962 r_spi_master_tx_counter[1]
.sym 47965 $abc$42034$n2765
.sym 47966 r_spi_master_tx_counter[0]
.sym 47967 $abc$42034$n3242
.sym 47968 $false
.sym 47969 $abc$42034$n417
.sym 47970 blink_simple_LED2.i_clk$2
.sym 47971 $false
.sym 47972 $abc$42034$n3503_1
.sym 47973 $abc$42034$n4341_1
.sym 47974 r_adc_master_tx_buffer_1[72][3]
.sym 47976 r_adc_master_tx_buffer_1[72][0]
.sym 47977 r_adc_master_tx_buffer_1[73][0]
.sym 47978 r_adc_master_tx_buffer_1[75][5]
.sym 48052 r_adc_master_rx_buffer_1[15]
.sym 48053 $false
.sym 48054 $false
.sym 48055 $false
.sym 48092 $abc$42034$n5734
.sym 48093 blink_simple_LED2.i_clk$2
.sym 48094 $false
.sym 48097 r_adc_master_tx_buffer_2[9][6]
.sym 48169 r_spi_master_adc_reset
.sym 48170 $false
.sym 48171 $false
.sym 48172 $false
.sym 48175 r_adc_master_rx_buffer_1[22]
.sym 48176 $false
.sym 48177 $false
.sym 48178 $false
.sym 48181 r_adc_master_rx_buffer_1[31]
.sym 48182 $false
.sym 48183 $false
.sym 48184 $false
.sym 48193 r_adc_master_rx_buffer_1[6]
.sym 48194 $false
.sym 48195 $false
.sym 48196 $false
.sym 48215 $abc$42034$n5732
.sym 48216 blink_simple_LED2.i_clk$2
.sym 48217 $false
.sym 48318 $abc$42034$n5279_1
.sym 48320 $abc$42034$n5333_1
.sym 48321 r_adc_master_tx_buffer_1[119][6]
.sym 48323 r_adc_master_tx_buffer_1[117][1]
.sym 48325 r_adc_master_tx_buffer_1[116][4]
.sym 48393 r_adc_master_rx_buffer_1[1]
.sym 48394 $false
.sym 48395 $false
.sym 48396 $false
.sym 48439 $abc$42034$n5737
.sym 48440 blink_simple_LED2.i_clk$2
.sym 48441 $false
.sym 48447 r_adc_master_tx_buffer_1[15][6]
.sym 48450 r_adc_master_tx_buffer_1[13][0]
.sym 48453 r_adc_master_tx_buffer_1[12][2]
.sym 48556 r_adc_master_tx_buffer_2[64][4]
.sym 48557 r_adc_master_tx_buffer_2[68][4]
.sym 48558 r_spi_master_tx_counter[0]
.sym 48559 r_spi_master_tx_counter[2]
.sym 48562 r_adc_master_rx_buffer_1[13]
.sym 48563 $false
.sym 48564 $false
.sym 48565 $false
.sym 48574 r_adc_master_rx_buffer_1[5]
.sym 48575 $false
.sym 48576 $false
.sym 48577 $false
.sym 48580 r_adc_master_rx_buffer_1[26]
.sym 48581 $false
.sym 48582 $false
.sym 48583 $false
.sym 48592 r_adc_master_rx_buffer_1[28]
.sym 48593 $false
.sym 48594 $false
.sym 48595 $false
.sym 48602 $abc$42034$n5746
.sym 48603 blink_simple_LED2.i_clk$2
.sym 48604 $false
.sym 48605 r_adc_master_tx_buffer_1[44][6]
.sym 48606 r_adc_master_tx_buffer_1[46][2]
.sym 48607 r_adc_master_tx_buffer_1[45][2]
.sym 48608 r_adc_master_tx_buffer_1[44][5]
.sym 48610 r_adc_master_tx_buffer_1[46][7]
.sym 48679 r_adc_master_rx_buffer_1[29]
.sym 48680 $false
.sym 48681 $false
.sym 48682 $false
.sym 48697 r_adc_master_rx_buffer_1[27]
.sym 48698 $false
.sym 48699 $false
.sym 48700 $false
.sym 48725 $abc$42034$n5725
.sym 48726 blink_simple_LED2.i_clk$2
.sym 48727 $false
.sym 48728 $abc$42034$n5117_1
.sym 48730 $abc$42034$n5118_1
.sym 48731 r_adc_master_tx_buffer_1[115][1]
.sym 48734 r_adc_master_tx_buffer_1[115][5]
.sym 48735 r_adc_master_tx_buffer_1[113][3]
.sym 48814 r_adc_master_tx_buffer_2[67][5]
.sym 48815 r_adc_master_tx_buffer_2[71][5]
.sym 48816 r_spi_master_tx_counter[2]
.sym 48817 $false
.sym 48820 r_adc_master_rx_buffer_1[28]
.sym 48821 $false
.sym 48822 $false
.sym 48823 $false
.sym 48826 r_adc_master_rx_buffer_1[20]
.sym 48827 $false
.sym 48828 $false
.sym 48829 $false
.sym 48848 $abc$42034$n5734
.sym 48849 blink_simple_LED2.i_clk$2
.sym 48850 $false
.sym 48851 $abc$42034$n4154
.sym 48854 $abc$42034$n4152
.sym 48857 $abc$42034$n4556_1
.sym 48858 r_adc_master_tx_buffer_2[45][2]
.sym 48931 r_adc_master_rx_buffer_1[3]
.sym 48932 $false
.sym 48933 $false
.sym 48934 $false
.sym 48937 r_adc_master_rx_buffer_1[9]
.sym 48938 $false
.sym 48939 $false
.sym 48940 $false
.sym 48949 r_adc_master_rx_buffer_1[23]
.sym 48950 $false
.sym 48951 $false
.sym 48952 $false
.sym 48967 r_adc_master_rx_buffer_1[29]
.sym 48968 $false
.sym 48969 $false
.sym 48970 $false
.sym 48971 $abc$42034$n5699
.sym 48972 blink_simple_LED2.i_clk$2
.sym 48973 $false
.sym 48974 $abc$42034$n4555_1
.sym 48975 $abc$42034$n5335_1
.sym 48976 $abc$42034$n4552_1
.sym 48978 $abc$42034$n2894
.sym 48979 $abc$42034$n5334_1
.sym 48980 r_adc_master_tx_buffer_1[56][6]
.sym 49048 r_adc_master_rx_buffer_1[2]
.sym 49049 $false
.sym 49050 $false
.sym 49051 $false
.sym 49066 r_adc_master_rx_buffer_1[18]
.sym 49067 $false
.sym 49068 $false
.sym 49069 $false
.sym 49072 r_adc_master_rx_buffer_1[19]
.sym 49073 $false
.sym 49074 $false
.sym 49075 $false
.sym 49090 r_adc_master_rx_buffer_1[16]
.sym 49091 $false
.sym 49092 $false
.sym 49093 $false
.sym 49094 $abc$42034$n5709
.sym 49095 blink_simple_LED2.i_clk$2
.sym 49096 $false
.sym 49097 $abc$42034$n4548_1
.sym 49098 $abc$42034$n3738
.sym 49099 $abc$42034$n4458_1
.sym 49100 $abc$42034$n4456_1
.sym 49101 $abc$42034$n5355_1
.sym 49102 r_adc_master_tx_buffer_1[71][6]
.sym 49103 r_adc_master_tx_buffer_1[71][1]
.sym 49104 r_adc_master_tx_buffer_1[70][6]
.sym 49171 $abc$42034$n5307_1
.sym 49172 $abc$42034$n5306_1
.sym 49173 r_spi_master_tx_counter[1]
.sym 49174 $false
.sym 49177 r_adc_master_tx_buffer_1[67][6]
.sym 49178 r_adc_master_tx_buffer_1[71][6]
.sym 49179 r_spi_master_tx_counter[2]
.sym 49180 $false
.sym 49183 r_adc_master_tx_buffer_2[64][2]
.sym 49184 r_adc_master_tx_buffer_2[68][2]
.sym 49185 r_spi_master_tx_counter[0]
.sym 49186 $abc$42034$n5305_1
.sym 49189 r_adc_master_tx_buffer_1[41][1]
.sym 49190 r_adc_master_tx_buffer_1[43][1]
.sym 49191 r_spi_master_tx_counter[2]
.sym 49192 r_spi_master_tx_counter[1]
.sym 49195 r_adc_master_tx_buffer_1[75][3]
.sym 49196 r_adc_master_tx_buffer_1[79][3]
.sym 49197 r_spi_master_tx_counter[2]
.sym 49198 r_spi_master_tx_counter[0]
.sym 49201 r_adc_master_rx_buffer_1[24]
.sym 49202 $false
.sym 49203 $false
.sym 49204 $false
.sym 49207 r_adc_master_rx_buffer_1[2]
.sym 49208 $false
.sym 49209 $false
.sym 49210 $false
.sym 49213 r_adc_master_rx_buffer_1[5]
.sym 49214 $false
.sym 49215 $false
.sym 49216 $false
.sym 49217 $abc$42034$n5718
.sym 49218 blink_simple_LED2.i_clk$2
.sym 49219 $false
.sym 49220 $abc$42034$n4666_1
.sym 49221 $abc$42034$n4417_1
.sym 49222 $abc$42034$n5354_1
.sym 49223 r_adc_master_tx_buffer_2[39][7]
.sym 49224 r_adc_master_tx_buffer_2[36][5]
.sym 49225 r_adc_master_tx_buffer_2[39][3]
.sym 49226 r_adc_master_tx_buffer_2[38][2]
.sym 49227 r_adc_master_tx_buffer_2[37][7]
.sym 49294 r_adc_master_tx_buffer_1[115][3]
.sym 49295 r_adc_master_tx_buffer_1[119][3]
.sym 49296 r_spi_master_tx_counter[2]
.sym 49297 r_spi_master_tx_counter[1]
.sym 49306 r_adc_master_tx_buffer_1[42][2]
.sym 49307 r_adc_master_tx_buffer_1[46][2]
.sym 49308 r_spi_master_tx_counter[0]
.sym 49309 r_spi_master_tx_counter[2]
.sym 49318 r_adc_master_tx_buffer_1[104][0]
.sym 49319 r_adc_master_tx_buffer_1[108][0]
.sym 49320 r_spi_master_tx_counter[2]
.sym 49321 $abc$42034$n2779
.sym 49324 r_adc_master_tx_buffer_2[33][7]
.sym 49325 r_adc_master_tx_buffer_2[37][7]
.sym 49326 r_spi_master_tx_counter[2]
.sym 49327 r_spi_master_tx_counter[0]
.sym 49330 r_adc_master_rx_buffer_1[1]
.sym 49331 $false
.sym 49332 $false
.sym 49333 $false
.sym 49336 r_adc_master_rx_buffer_1[10]
.sym 49337 $false
.sym 49338 $false
.sym 49339 $false
.sym 49340 $abc$42034$n5676
.sym 49341 blink_simple_LED2.i_clk$2
.sym 49342 $false
.sym 49343 $abc$42034$n5361_1
.sym 49345 $abc$42034$n4394_1
.sym 49346 $abc$42034$n4665_1
.sym 49347 $abc$42034$n5360_1
.sym 49348 $abc$42034$n4658_1
.sym 49349 $abc$42034$n3066
.sym 49350 r_adc_master_tx_buffer_1[11][6]
.sym 49417 $abc$42034$n3067
.sym 49418 $abc$42034$n3066
.sym 49419 r_spi_master_tx_counter[0]
.sym 49420 $false
.sym 49429 r_adc_master_tx_buffer_2[32][7]
.sym 49430 r_adc_master_tx_buffer_2[36][7]
.sym 49431 r_spi_master_tx_counter[0]
.sym 49432 r_spi_master_tx_counter[2]
.sym 49435 r_adc_master_tx_buffer_1[116][5]
.sym 49436 r_adc_master_tx_buffer_1[112][5]
.sym 49437 r_spi_master_tx_counter[0]
.sym 49438 $abc$42034$n5371
.sym 49441 r_spi_master_tx_counter[1]
.sym 49442 $abc$42034$n4669_1
.sym 49443 $abc$42034$n4670_1
.sym 49444 $abc$42034$n2801
.sym 49447 $abc$42034$n3062
.sym 49448 $abc$42034$n3065
.sym 49449 r_adc_master_tx_buffer_1[120][3]
.sym 49450 r_spi_master_tx_counter[3]
.sym 49453 r_adc_master_rx_buffer_1[14]
.sym 49454 $false
.sym 49455 $false
.sym 49456 $false
.sym 49459 r_adc_master_rx_buffer_1[2]
.sym 49460 $false
.sym 49461 $false
.sym 49462 $false
.sym 49463 $abc$42034$n5699
.sym 49464 blink_simple_LED2.i_clk$2
.sym 49465 $false
.sym 49466 $abc$42034$n4155
.sym 49467 $abc$42034$n3932
.sym 49468 $abc$42034$n3933
.sym 49469 $abc$42034$n3928
.sym 49471 $abc$42034$n3929
.sym 49472 r_adc_master_tx_buffer_2[46][1]
.sym 49473 r_adc_master_tx_buffer_2[45][4]
.sym 49546 $abc$42034$n4528_1
.sym 49547 $abc$42034$n4530_1
.sym 49548 r_spi_master_tx_counter[0]
.sym 49549 $abc$42034$n2823
.sym 49552 r_adc_master_tx_buffer_1[82][4]
.sym 49553 r_adc_master_tx_buffer_1[83][4]
.sym 49554 r_spi_master_tx_counter[0]
.sym 49555 $false
.sym 49558 $abc$42034$n3088
.sym 49559 $abc$42034$n3089
.sym 49560 r_spi_master_tx_counter[1]
.sym 49561 $abc$42034$n2789
.sym 49564 r_adc_master_tx_buffer_1[113][7]
.sym 49565 r_adc_master_tx_buffer_1[117][7]
.sym 49566 r_spi_master_tx_counter[1]
.sym 49567 r_spi_master_tx_counter[2]
.sym 49570 r_adc_master_tx_buffer_1[66][4]
.sym 49571 r_adc_master_tx_buffer_1[70][4]
.sym 49572 r_spi_master_tx_counter[0]
.sym 49573 $abc$42034$n5154_1
.sym 49576 r_adc_master_rx_buffer_1[23]
.sym 49577 $false
.sym 49578 $false
.sym 49579 $false
.sym 49582 r_adc_master_rx_buffer_1[12]
.sym 49583 $false
.sym 49584 $false
.sym 49585 $false
.sym 49586 $abc$42034$n5692
.sym 49587 blink_simple_LED2.i_clk$2
.sym 49588 $false
.sym 49590 $abc$42034$n4105
.sym 49593 $abc$42034$n5157_1
.sym 49594 $abc$42034$n5353
.sym 49595 r_adc_master_tx_buffer_2[5][5]
.sym 49675 r_adc_master_rx_buffer_1[19]
.sym 49676 $false
.sym 49677 $false
.sym 49678 $false
.sym 49699 r_adc_master_rx_buffer_1[10]
.sym 49700 $false
.sym 49701 $false
.sym 49702 $false
.sym 49705 r_adc_master_rx_buffer_1[12]
.sym 49706 $false
.sym 49707 $false
.sym 49708 $false
.sym 49709 $abc$42034$n5702
.sym 49710 blink_simple_LED2.i_clk$2
.sym 49711 $false
.sym 49712 $abc$42034$n2931
.sym 49713 $abc$42034$n2926
.sym 49714 $abc$42034$n2930
.sym 49715 $abc$42034$n2872
.sym 49716 $abc$42034$n5229
.sym 49717 $abc$42034$n4151
.sym 49718 $abc$42034$n4158
.sym 49719 r_adc_master_tx_buffer_2[11][2]
.sym 49786 r_adc_master_tx_buffer_1[72][5]
.sym 49787 r_adc_master_tx_buffer_1[76][5]
.sym 49788 r_spi_master_tx_counter[0]
.sym 49789 r_spi_master_tx_counter[2]
.sym 49792 r_adc_master_tx_buffer_1[81][3]
.sym 49793 r_adc_master_tx_buffer_1[85][3]
.sym 49794 r_spi_master_tx_counter[2]
.sym 49795 r_spi_master_tx_counter[0]
.sym 49798 $abc$42034$n4516_1
.sym 49799 $abc$42034$n4515_1
.sym 49800 r_spi_master_tx_counter[1]
.sym 49801 r_spi_master_tx_counter[3]
.sym 49804 r_adc_master_tx_buffer_1[107][7]
.sym 49805 r_adc_master_tx_buffer_1[111][7]
.sym 49806 r_spi_master_tx_counter[2]
.sym 49807 r_spi_master_tx_counter[0]
.sym 49810 r_adc_master_tx_buffer_2[59][3]
.sym 49811 r_adc_master_tx_buffer_2[63][3]
.sym 49812 r_spi_master_tx_counter[0]
.sym 49813 r_spi_master_tx_counter[2]
.sym 49816 r_adc_master_tx_buffer_1[113][5]
.sym 49817 r_adc_master_tx_buffer_1[117][5]
.sym 49818 r_spi_master_tx_counter[0]
.sym 49819 r_spi_master_tx_counter[2]
.sym 49822 r_adc_master_rx_buffer_1[27]
.sym 49823 $false
.sym 49824 $false
.sym 49825 $false
.sym 49828 r_adc_master_rx_buffer_1[18]
.sym 49829 $false
.sym 49830 $false
.sym 49831 $false
.sym 49832 $abc$42034$n5704
.sym 49833 blink_simple_LED2.i_clk$2
.sym 49834 $false
.sym 49835 $abc$42034$n3796
.sym 49837 $abc$42034$n5351_1
.sym 49838 $abc$42034$n5352_1
.sym 49840 $abc$42034$n4057
.sym 49842 r_adc_master_tx_buffer_2[100][4]
.sym 49909 r_adc_master_tx_buffer_1[80][1]
.sym 49910 r_adc_master_tx_buffer_1[84][1]
.sym 49911 r_spi_master_tx_counter[0]
.sym 49912 r_spi_master_tx_counter[2]
.sym 49915 r_adc_master_tx_buffer_1[16][1]
.sym 49916 r_adc_master_tx_buffer_1[20][1]
.sym 49917 r_spi_master_tx_counter[2]
.sym 49918 $abc$42034$n2779
.sym 49927 $abc$42034$n3744
.sym 49928 $abc$42034$n3745
.sym 49929 r_spi_master_tx_counter[1]
.sym 49930 r_spi_master_tx_counter[4]
.sym 49939 r_adc_master_rx_buffer_1[21]
.sym 49940 $false
.sym 49941 $false
.sym 49942 $false
.sym 49951 r_adc_master_rx_buffer_1[25]
.sym 49952 $false
.sym 49953 $false
.sym 49954 $false
.sym 49955 $abc$42034$n5644
.sym 49956 blink_simple_LED2.i_clk$2
.sym 49957 $false
.sym 49958 $abc$42034$n2864
.sym 49959 $abc$42034$n2869
.sym 49960 $abc$42034$n4455_1
.sym 49961 $abc$42034$n5193_1
.sym 49964 $abc$42034$n5362
.sym 49965 r_adc_master_tx_buffer_2[21][2]
.sym 50032 $abc$42034$n3090
.sym 50033 $abc$42034$n3093
.sym 50034 $abc$42034$n3084
.sym 50035 $abc$42034$n3087
.sym 50038 $abc$42034$n5316_1
.sym 50039 $abc$42034$n5317_1
.sym 50040 r_spi_master_tx_counter[4]
.sym 50041 $abc$42034$n3083
.sym 50044 $abc$42034$n3085
.sym 50045 $abc$42034$n3086
.sym 50046 r_spi_master_tx_counter[1]
.sym 50047 $false
.sym 50050 r_adc_master_tx_buffer_1[64][3]
.sym 50051 r_adc_master_tx_buffer_1[68][3]
.sym 50052 r_spi_master_tx_counter[0]
.sym 50053 r_spi_master_tx_counter[2]
.sym 50056 r_adc_master_tx_buffer_1[88][7]
.sym 50057 r_adc_master_tx_buffer_1[92][7]
.sym 50058 r_spi_master_tx_counter[0]
.sym 50059 r_spi_master_tx_counter[2]
.sym 50062 r_spi_master_tx_counter[1]
.sym 50063 $abc$42034$n3094
.sym 50064 $abc$42034$n3095
.sym 50065 $abc$42034$n2801
.sym 50068 r_adc_master_tx_buffer_1[73][3]
.sym 50069 r_adc_master_tx_buffer_1[77][3]
.sym 50070 r_spi_master_tx_counter[2]
.sym 50071 r_spi_master_tx_counter[0]
.sym 50074 r_adc_master_rx_buffer_1[13]
.sym 50075 $false
.sym 50076 $false
.sym 50077 $false
.sym 50078 $abc$42034$n5750
.sym 50079 blink_simple_LED2.i_clk$2
.sym 50080 $false
.sym 50081 $abc$42034$n5062_1
.sym 50082 $abc$42034$n5319_1
.sym 50083 $abc$42034$n4740_1
.sym 50085 spiMasterCS.SPI_Master_Inst.r_TX_Byte[1]
.sym 50086 spiMasterCS.SPI_Master_Inst.r_TX_Byte[5]
.sym 50087 spiMasterCS.SPI_Master_Inst.r_TX_Byte[4]
.sym 50088 spiMasterCS.SPI_Master_Inst.r_TX_Byte[6]
.sym 50155 r_adc_master_tx_buffer_1[27][6]
.sym 50156 r_adc_master_tx_buffer_1[31][6]
.sym 50157 r_spi_master_tx_counter[1]
.sym 50158 r_spi_master_tx_counter[2]
.sym 50161 r_adc_master_tx_buffer_1[25][6]
.sym 50162 r_adc_master_tx_buffer_1[29][6]
.sym 50163 r_spi_master_tx_counter[1]
.sym 50164 $abc$42034$n5248_1
.sym 50167 $abc$42034$n2877
.sym 50168 $abc$42034$n2880
.sym 50169 $abc$42034$n2871
.sym 50170 $abc$42034$n2874
.sym 50173 $abc$42034$n2873
.sym 50174 $abc$42034$n2872
.sym 50175 r_spi_master_tx_counter[0]
.sym 50176 r_spi_master_tx_counter[1]
.sym 50179 $abc$42034$n2864
.sym 50180 $abc$42034$n2870
.sym 50181 $abc$42034$n5034_1
.sym 50182 $abc$42034$n2883
.sym 50185 r_adc_master_rx_buffer_1[6]
.sym 50186 $false
.sym 50187 $false
.sym 50188 $false
.sym 50191 r_adc_master_rx_buffer_1[22]
.sym 50192 $false
.sym 50193 $false
.sym 50194 $false
.sym 50197 r_adc_master_rx_buffer_1[20]
.sym 50198 $false
.sym 50199 $false
.sym 50200 $false
.sym 50201 $abc$42034$n5667
.sym 50202 blink_simple_LED2.i_clk$2
.sym 50203 $false
.sym 50206 $abc$42034$n2560
.sym 50207 $abc$42034$n5272_1
.sym 50208 $abc$42034$n4739_1
.sym 50209 $abc$42034$n4741_1
.sym 50210 r_adc_master_tx_buffer_2[98][5]
.sym 50211 r_adc_master_tx_buffer_2[99][2]
.sym 50284 r_adc_master_tx_buffer_1[41][2]
.sym 50285 r_adc_master_tx_buffer_1[45][2]
.sym 50286 r_spi_master_tx_counter[2]
.sym 50287 r_spi_master_tx_counter[0]
.sym 50290 $false
.sym 50291 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 50292 $false
.sym 50293 $false
.sym 50296 r_adc_master_tx_buffer_1[17][5]
.sym 50297 r_adc_master_tx_buffer_1[21][5]
.sym 50298 r_spi_master_tx_counter[2]
.sym 50299 r_spi_master_tx_counter[0]
.sym 50302 $abc$42034$n28
.sym 50303 $false
.sym 50304 $false
.sym 50305 $false
.sym 50314 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 50315 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 50316 $abc$42034$n3271
.sym 50317 $false
.sym 50320 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 50321 $abc$42034$n3269
.sym 50322 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 50323 $false
.sym 50324 $abc$42034$n843
.sym 50325 blink_simple_LED2.i_clk$2
.sym 50326 $abc$42034$n995$2
.sym 50327 $abc$42034$n4742_1
.sym 50328 $abc$42034$n4593_1
.sym 50329 $abc$42034$n3797
.sym 50330 $abc$42034$n5266_1
.sym 50331 $abc$42034$n4743_1
.sym 50332 $abc$42034$n4415_1
.sym 50333 $abc$42034$n4594_1
.sym 50334 spiMasterCS.SPI_Master_Inst.o_SPI_MOSI
.sym 50401 r_adc_master_tx_buffer_2[25][2]
.sym 50402 r_adc_master_tx_buffer_2[29][2]
.sym 50403 r_spi_master_tx_counter[1]
.sym 50404 $abc$42034$n5032_1
.sym 50407 r_adc_master_tx_buffer_1[43][2]
.sym 50408 r_adc_master_tx_buffer_1[47][2]
.sym 50409 r_spi_master_tx_counter[2]
.sym 50410 r_spi_master_tx_counter[0]
.sym 50413 $abc$42034$n5037_1
.sym 50414 $abc$42034$n5033_1
.sym 50415 r_spi_master_tx_counter[0]
.sym 50416 $abc$42034$n2825
.sym 50419 $abc$42034$n2965
.sym 50420 $abc$42034$n2966
.sym 50421 r_spi_master_tx_counter[1]
.sym 50422 $abc$42034$n2789
.sym 50425 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 50426 spiMasterCS.SPI_Master_Inst.r_Trailing_Edge
.sym 50427 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 50428 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 50431 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 50432 $abc$42034$n843
.sym 50433 $false
.sym 50434 $false
.sym 50437 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 50438 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 50439 spiMasterCS.SPI_Master_Inst.r_Trailing_Edge
.sym 50440 $false
.sym 50443 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 50444 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 50445 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 50446 $false
.sym 50447 $abc$42034$n850
.sym 50448 blink_simple_LED2.i_clk$2
.sym 50449 $abc$42034$n995$2
.sym 50450 $abc$42034$n5169_1
.sym 50451 $abc$42034$n4827_1
.sym 50452 $abc$42034$n4460_1
.sym 50453 $abc$42034$n4790_1
.sym 50454 $abc$42034$n5357_1
.sym 50455 $abc$42034$n4744_1
.sym 50456 r_adc_master_tx_buffer_2[88][0]
.sym 50457 r_adc_master_tx_buffer_2[91][4]
.sym 50524 $abc$42034$n4217
.sym 50525 $abc$42034$n4218
.sym 50526 $abc$42034$n4209
.sym 50527 r_spi_master_tx_counter[4]
.sym 50530 r_adc_master_tx_buffer_2[91][6]
.sym 50531 r_adc_master_tx_buffer_2[95][6]
.sym 50532 r_spi_master_tx_counter[2]
.sym 50533 $false
.sym 50536 r_adc_master_tx_buffer_2[41][0]
.sym 50537 r_adc_master_tx_buffer_2[45][0]
.sym 50538 r_spi_master_tx_counter[2]
.sym 50539 r_spi_master_tx_counter[0]
.sym 50542 r_spi_master_tx_counter[1]
.sym 50543 $abc$42034$n3618
.sym 50544 $abc$42034$n3619
.sym 50545 $abc$42034$n2789
.sym 50548 $abc$42034$n5205
.sym 50549 $abc$42034$n5206
.sym 50550 r_spi_master_tx_counter[1]
.sym 50551 r_spi_master_tx_counter[4]
.sym 50554 r_adc_master_tx_buffer_2[90][6]
.sym 50555 r_adc_master_tx_buffer_2[94][6]
.sym 50556 r_spi_master_tx_counter[2]
.sym 50557 $false
.sym 50560 $abc$42034$n4317_1
.sym 50561 $abc$42034$n4316_1
.sym 50562 r_spi_master_tx_counter[0]
.sym 50563 r_spi_master_tx_counter[1]
.sym 50566 r_adc_master_rx_buffer_1[19]
.sym 50567 $false
.sym 50568 $false
.sym 50569 $false
.sym 50570 $abc$42034$n5665
.sym 50571 blink_simple_LED2.i_clk$2
.sym 50572 $false
.sym 50573 $abc$42034$n4137
.sym 50574 $abc$42034$n5183_1
.sym 50575 $abc$42034$n5165_1
.sym 50576 $abc$42034$n700
.sym 50577 spiMasterCS.SPI_Master_Inst.r_TX_Byte[7]
.sym 50578 spiMasterCS.SPI_Master_Inst.r_TX_Byte[3]
.sym 50579 spiMasterCS.SPI_Master_Inst.r_TX_Byte[2]
.sym 50580 spiMasterCS.SPI_Master_Inst.r_TX_Byte[0]
.sym 50647 r_adc_master_tx_buffer_1[1][3]
.sym 50648 r_adc_master_tx_buffer_1[5][3]
.sym 50649 r_spi_master_tx_counter[2]
.sym 50650 r_spi_master_tx_counter[0]
.sym 50659 r_adc_master_rx_buffer_1[29]
.sym 50660 $false
.sym 50661 $false
.sym 50662 $false
.sym 50665 r_adc_master_rx_buffer_1[28]
.sym 50666 $false
.sym 50667 $false
.sym 50668 $false
.sym 50671 r_adc_master_rx_buffer_1[16]
.sym 50672 $false
.sym 50673 $false
.sym 50674 $false
.sym 50677 r_adc_master_rx_buffer_1[18]
.sym 50678 $false
.sym 50679 $false
.sym 50680 $false
.sym 50683 r_adc_master_rx_buffer_1[6]
.sym 50684 $false
.sym 50685 $false
.sym 50686 $false
.sym 50693 $abc$42034$n5735
.sym 50694 blink_simple_LED2.i_clk$2
.sym 50695 $false
.sym 50696 $abc$42034$n5295_1
.sym 50697 $abc$42034$n3540
.sym 50699 $abc$42034$n4446_1
.sym 50700 $abc$42034$n5296_1
.sym 50701 $abc$42034$n3570
.sym 50702 $abc$42034$n5271_1
.sym 50703 r_adc_master_rx_reading_counter[0]
.sym 50770 r_adc_master_tx_buffer_1[89][5]
.sym 50771 r_adc_master_tx_buffer_1[93][5]
.sym 50772 r_spi_master_tx_counter[2]
.sym 50773 r_spi_master_tx_counter[0]
.sym 50776 r_adc_master_tx_buffer_1[88][5]
.sym 50777 r_adc_master_tx_buffer_1[92][5]
.sym 50778 r_spi_master_tx_counter[0]
.sym 50779 r_spi_master_tx_counter[2]
.sym 50782 r_adc_master_rx_buffer_1[4]
.sym 50783 $false
.sym 50784 $false
.sym 50785 $false
.sym 50788 r_adc_master_rx_buffer_1[29]
.sym 50789 $false
.sym 50790 $false
.sym 50791 $false
.sym 50800 r_adc_master_rx_buffer_1[21]
.sym 50801 $false
.sym 50802 $false
.sym 50803 $false
.sym 50806 r_adc_master_rx_buffer_1[31]
.sym 50807 $false
.sym 50808 $false
.sym 50809 $false
.sym 50812 r_adc_master_rx_buffer_1[22]
.sym 50813 $false
.sym 50814 $false
.sym 50815 $false
.sym 50816 $abc$42034$n5709
.sym 50817 blink_simple_LED2.i_clk$2
.sym 50818 $false
.sym 50819 $abc$42034$n5184_1
.sym 50820 $abc$42034$n2914
.sym 50821 $abc$42034$n2913
.sym 50822 r_adc_master_tx_buffer_2[92][1]
.sym 50824 r_adc_master_tx_buffer_2[93][4]
.sym 50825 r_adc_master_tx_buffer_2[92][0]
.sym 50826 r_adc_master_tx_buffer_2[95][7]
.sym 50899 $abc$42034$n5074_1
.sym 50900 $abc$42034$n5070_1
.sym 50901 r_spi_master_tx_counter[1]
.sym 50902 $abc$42034$n2825
.sym 50911 r_adc_master_tx_buffer_2[58][3]
.sym 50912 r_adc_master_tx_buffer_2[62][3]
.sym 50913 r_spi_master_tx_counter[0]
.sym 50914 $abc$42034$n5069_1
.sym 50917 $abc$42034$n2962
.sym 50918 $abc$42034$n2963
.sym 50919 r_spi_master_tx_counter[1]
.sym 50920 $false
.sym 50923 $abc$42034$n2961
.sym 50924 $abc$42034$n2964
.sym 50925 $abc$42034$n2955
.sym 50926 $abc$42034$n2958
.sym 50929 r_adc_master_rx_buffer_1[31]
.sym 50930 $false
.sym 50931 $false
.sym 50932 $false
.sym 50939 $abc$42034$n5733
.sym 50940 blink_simple_LED2.i_clk$2
.sym 50941 $false
.sym 50943 $abc$42034$n3803
.sym 50944 $abc$42034$n3801
.sym 50945 $abc$42034$n3802
.sym 50946 $abc$42034$n4404_1
.sym 50947 r_adc_master_tx_buffer_1[84][4]
.sym 50949 r_adc_master_tx_buffer_1[87][6]
.sym 51016 r_adc_master_rx_buffer_1[20]
.sym 51017 $false
.sym 51018 $false
.sym 51019 $false
.sym 51022 r_adc_master_rx_buffer_1[17]
.sym 51023 $false
.sym 51024 $false
.sym 51025 $false
.sym 51028 r_adc_master_rx_buffer_1[10]
.sym 51029 $false
.sym 51030 $false
.sym 51031 $false
.sym 51034 r_adc_master_rx_buffer_1[12]
.sym 51035 $false
.sym 51036 $false
.sym 51037 $false
.sym 51040 r_adc_master_rx_buffer_1[8]
.sym 51041 $false
.sym 51042 $false
.sym 51043 $false
.sym 51046 r_adc_master_rx_buffer_1[6]
.sym 51047 $false
.sym 51048 $false
.sym 51049 $false
.sym 51052 r_adc_master_rx_buffer_1[14]
.sym 51053 $false
.sym 51054 $false
.sym 51055 $false
.sym 51058 r_adc_master_rx_buffer_1[19]
.sym 51059 $false
.sym 51060 $false
.sym 51061 $false
.sym 51062 $abc$42034$n5751
.sym 51063 blink_simple_LED2.i_clk$2
.sym 51064 $false
.sym 51065 $abc$42034$n2808
.sym 51067 $abc$42034$n2925
.sym 51070 $abc$42034$n2924
.sym 51071 $abc$42034$n2923
.sym 51072 r_adc_master_tx_buffer_2[58][2]
.sym 51139 r_adc_master_tx_buffer_2[90][4]
.sym 51140 r_adc_master_tx_buffer_2[94][4]
.sym 51141 r_spi_master_tx_counter[1]
.sym 51142 r_spi_master_tx_counter[2]
.sym 51151 r_adc_master_tx_buffer_1[91][4]
.sym 51152 r_adc_master_tx_buffer_1[95][4]
.sym 51153 r_spi_master_tx_counter[2]
.sym 51154 r_spi_master_tx_counter[0]
.sym 51157 r_adc_master_tx_buffer_1[105][2]
.sym 51158 r_adc_master_tx_buffer_1[109][2]
.sym 51159 r_spi_master_tx_counter[1]
.sym 51160 $abc$42034$n5058_1
.sym 51169 r_adc_master_tx_buffer_1[107][2]
.sym 51170 r_adc_master_tx_buffer_1[111][2]
.sym 51171 r_spi_master_tx_counter[1]
.sym 51172 r_spi_master_tx_counter[2]
.sym 51175 $abc$42034$n3910
.sym 51176 $abc$42034$n3911
.sym 51177 r_spi_master_tx_counter[1]
.sym 51178 $false
.sym 51181 r_adc_master_rx_buffer_1[24]
.sym 51182 $false
.sym 51183 $false
.sym 51184 $false
.sym 51185 $abc$42034$n5678
.sym 51186 blink_simple_LED2.i_clk$2
.sym 51187 $false
.sym 51188 $abc$42034$n5299_1
.sym 51189 $abc$42034$n4391_1
.sym 51190 $abc$42034$n4328_1
.sym 51191 $abc$42034$n4392_1
.sym 51192 $abc$42034$n5300_1
.sym 51194 r_adc_master_tx_buffer_2[103][2]
.sym 51195 r_adc_master_tx_buffer_2[102][3]
.sym 51262 r_adc_master_tx_buffer_1[6][6]
.sym 51263 r_adc_master_tx_buffer_1[7][6]
.sym 51264 r_spi_master_tx_counter[0]
.sym 51265 $false
.sym 51274 $abc$42034$n4635_1
.sym 51275 $abc$42034$n4636_1
.sym 51276 $abc$42034$n4632_1
.sym 51277 r_spi_master_tx_counter[1]
.sym 51280 r_adc_master_tx_buffer_2[27][7]
.sym 51281 r_adc_master_tx_buffer_2[31][7]
.sym 51282 r_spi_master_tx_counter[2]
.sym 51283 r_spi_master_tx_counter[0]
.sym 51286 $abc$42034$n4638_1
.sym 51287 $abc$42034$n4639_1
.sym 51288 r_spi_master_tx_counter[1]
.sym 51289 $false
.sym 51292 r_adc_master_rx_buffer_1[30]
.sym 51293 $false
.sym 51294 $false
.sym 51295 $false
.sym 51298 r_adc_master_rx_buffer_1[19]
.sym 51299 $false
.sym 51300 $false
.sym 51301 $false
.sym 51304 r_adc_master_rx_buffer_1[14]
.sym 51305 $false
.sym 51306 $false
.sym 51307 $false
.sym 51308 $abc$42034$n5654
.sym 51309 blink_simple_LED2.i_clk$2
.sym 51310 $false
.sym 51311 $abc$42034$n2915
.sym 51312 $abc$42034$n2883
.sym 51313 $abc$42034$n4623_1
.sym 51314 $abc$42034$n2833
.sym 51315 $abc$42034$n2832
.sym 51316 $abc$42034$n2917
.sym 51318 r_adc_master_tx_buffer_1[99][7]
.sym 51391 r_spi_master_tx_counter[3]
.sym 51392 r_spi_master_tx_counter[4]
.sym 51393 $false
.sym 51394 $false
.sym 51403 r_adc_master_tx_buffer_1[40][0]
.sym 51404 r_adc_master_tx_buffer_1[44][0]
.sym 51405 r_spi_master_tx_counter[0]
.sym 51406 $abc$42034$n5093_1
.sym 51409 r_spi_master_tx_counter[1]
.sym 51410 $abc$42034$n4341_1
.sym 51411 $abc$42034$n4342_1
.sym 51412 $abc$42034$n2789
.sym 51415 r_adc_master_rx_buffer_1[28]
.sym 51416 $false
.sym 51417 $false
.sym 51418 $false
.sym 51427 r_adc_master_rx_buffer_1[30]
.sym 51428 $false
.sym 51429 $false
.sym 51430 $false
.sym 51431 $abc$42034$n5728
.sym 51432 blink_simple_LED2.i_clk$2
.sym 51433 $false
.sym 51434 $abc$42034$n4396_1
.sym 51435 $abc$42034$n4448_1
.sym 51436 r_adc_master_tx_buffer_1[12][6]
.sym 51439 r_adc_master_tx_buffer_1[12][0]
.sym 51520 r_adc_master_tx_buffer_1[72][3]
.sym 51521 r_adc_master_tx_buffer_1[76][3]
.sym 51522 r_spi_master_tx_counter[0]
.sym 51523 r_spi_master_tx_counter[2]
.sym 51526 r_adc_master_tx_buffer_1[90][4]
.sym 51527 r_adc_master_tx_buffer_1[94][4]
.sym 51528 r_spi_master_tx_counter[0]
.sym 51529 r_spi_master_tx_counter[2]
.sym 51532 r_adc_master_tx_buffer_2[10][2]
.sym 51533 r_adc_master_tx_buffer_2[14][2]
.sym 51534 r_spi_master_tx_counter[2]
.sym 51535 $false
.sym 51538 r_adc_master_rx_buffer_1[6]
.sym 51539 $false
.sym 51540 $false
.sym 51541 $false
.sym 51544 r_adc_master_rx_buffer_1[12]
.sym 51545 $false
.sym 51546 $false
.sym 51547 $false
.sym 51554 $abc$42034$n5707
.sym 51555 blink_simple_LED2.i_clk$2
.sym 51556 $false
.sym 51557 $abc$42034$n3828
.sym 51558 r_adc_master_tx_buffer_2[120][0]
.sym 51560 r_adc_master_tx_buffer_2[120][1]
.sym 51562 r_adc_master_tx_buffer_2[120][3]
.sym 51563 r_adc_master_tx_buffer_2[120][6]
.sym 51655 r_adc_master_rx_buffer_1[17]
.sym 51656 $false
.sym 51657 $false
.sym 51658 $false
.sym 51673 r_adc_master_rx_buffer_1[9]
.sym 51674 $false
.sym 51675 $false
.sym 51676 $false
.sym 51677 $abc$42034$n5735
.sym 51678 blink_simple_LED2.i_clk$2
.sym 51679 $false
.sym 51680 $abc$42034$n5170_1
.sym 51681 $abc$42034$n5171_1
.sym 51685 $abc$42034$n5164_1
.sym 51687 r_adc_master_tx_buffer_2[14][2]
.sym 51772 r_adc_master_rx_buffer_1[24]
.sym 51773 $false
.sym 51774 $false
.sym 51775 $false
.sym 51778 r_adc_master_rx_buffer_1[18]
.sym 51779 $false
.sym 51780 $false
.sym 51781 $false
.sym 51784 r_adc_master_rx_buffer_1[13]
.sym 51785 $false
.sym 51786 $false
.sym 51787 $false
.sym 51790 r_adc_master_rx_buffer_1[2]
.sym 51791 $false
.sym 51792 $false
.sym 51793 $false
.sym 51800 $abc$42034$n5720
.sym 51801 blink_simple_LED2.i_clk$2
.sym 51802 $false
.sym 51803 $abc$42034$n3830
.sym 51804 $abc$42034$n3121_1
.sym 51805 r_adc_master_tx_buffer_2[30][2]
.sym 51806 r_adc_master_tx_buffer_2[31][6]
.sym 51807 r_adc_master_tx_buffer_2[29][1]
.sym 51808 r_adc_master_tx_buffer_2[29][0]
.sym 51809 r_adc_master_tx_buffer_2[30][1]
.sym 51810 r_adc_master_tx_buffer_2[31][4]
.sym 51877 r_adc_master_tx_buffer_2[26][2]
.sym 51878 r_adc_master_tx_buffer_2[30][2]
.sym 51879 r_spi_master_tx_counter[1]
.sym 51880 r_spi_master_tx_counter[2]
.sym 51883 spiMasterADC.SPI_Master_Inst.o_RX_Byte[0]
.sym 51884 $false
.sym 51885 $false
.sym 51886 $false
.sym 51889 spiMasterADC.SPI_Master_Inst.o_RX_Byte[5]
.sym 51890 $false
.sym 51891 $false
.sym 51892 $false
.sym 51895 spiMasterADC.SPI_Master_Inst.o_RX_Byte[3]
.sym 51896 $false
.sym 51897 $false
.sym 51898 $false
.sym 51901 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 51902 $false
.sym 51903 $false
.sym 51904 $false
.sym 51907 spiMasterADC.SPI_Master_Inst.o_RX_Byte[1]
.sym 51908 $false
.sym 51909 $false
.sym 51910 $false
.sym 51913 spiMasterADC.SPI_Master_Inst.o_RX_Byte[4]
.sym 51914 $false
.sym 51915 $false
.sym 51916 $false
.sym 51923 $abc$42034$n704
.sym 51924 blink_simple_LED2.i_clk$2
.sym 51925 $false
.sym 51926 $abc$42034$n3164
.sym 51929 r_adc_master_tx_buffer_2[31][5]
.sym 51930 r_adc_master_tx_buffer_2[30][3]
.sym 51932 r_adc_master_tx_buffer_2[31][3]
.sym 51933 r_adc_master_tx_buffer_2[29][6]
.sym 52000 $abc$42034$n2765
.sym 52001 r_spi_master_tx_counter[3]
.sym 52002 $abc$42034$n3236
.sym 52003 $false
.sym 52018 $abc$42034$n2765
.sym 52019 r_spi_master_tx_counter[5]
.sym 52020 $abc$42034$n3232
.sym 52021 $false
.sym 52046 $abc$42034$n417
.sym 52047 blink_simple_LED2.i_clk$2
.sym 52048 $false
.sym 52050 r_adc_master_tx_buffer_2[53][5]
.sym 52051 r_adc_master_tx_buffer_2[53][2]
.sym 52055 r_adc_master_tx_buffer_2[54][3]
.sym 52123 r_adc_master_tx_buffer_1[72][0]
.sym 52124 r_adc_master_tx_buffer_1[73][0]
.sym 52125 r_spi_master_tx_counter[0]
.sym 52126 $false
.sym 52129 r_adc_master_tx_buffer_2[9][6]
.sym 52130 r_adc_master_tx_buffer_2[13][6]
.sym 52131 r_spi_master_tx_counter[2]
.sym 52132 r_spi_master_tx_counter[0]
.sym 52135 r_adc_master_rx_buffer_1[27]
.sym 52136 $false
.sym 52137 $false
.sym 52138 $false
.sym 52147 r_adc_master_rx_buffer_1[24]
.sym 52148 $false
.sym 52149 $false
.sym 52150 $false
.sym 52153 r_adc_master_rx_buffer_1[16]
.sym 52154 $false
.sym 52155 $false
.sym 52156 $false
.sym 52159 r_adc_master_rx_buffer_1[5]
.sym 52160 $false
.sym 52161 $false
.sym 52162 $false
.sym 52169 $abc$42034$n5697
.sym 52170 blink_simple_LED2.i_clk$2
.sym 52171 $false
.sym 52175 r_adc_master_tx_buffer_2[27][3]
.sym 52258 r_adc_master_rx_buffer_1[22]
.sym 52259 $false
.sym 52260 $false
.sym 52261 $false
.sym 52292 $abc$42034$n5731
.sym 52293 blink_simple_LED2.i_clk$2
.sym 52294 $false
.sym 52369 CLK$2
.sym 52398 $abc$42034$n5113_1
.sym 52399 r_adc_master_tx_buffer_1[105][6]
.sym 52401 r_adc_master_tx_buffer_1[105][7]
.sym 52402 r_adc_master_tx_buffer_1[105][1]
.sym 52470 r_adc_master_tx_buffer_1[115][6]
.sym 52471 r_adc_master_tx_buffer_1[119][6]
.sym 52472 r_spi_master_tx_counter[0]
.sym 52473 r_spi_master_tx_counter[2]
.sym 52482 r_adc_master_tx_buffer_1[114][1]
.sym 52483 r_adc_master_tx_buffer_1[118][1]
.sym 52484 r_spi_master_tx_counter[1]
.sym 52485 r_spi_master_tx_counter[2]
.sym 52488 r_adc_master_rx_buffer_1[6]
.sym 52489 $false
.sym 52490 $false
.sym 52491 $false
.sym 52500 r_adc_master_rx_buffer_1[17]
.sym 52501 $false
.sym 52502 $false
.sym 52503 $false
.sym 52512 r_adc_master_rx_buffer_1[28]
.sym 52513 $false
.sym 52514 $false
.sym 52515 $false
.sym 52516 $abc$42034$n5725
.sym 52517 blink_simple_LED2.i_clk$2
.sym 52518 $false
.sym 52523 $abc$42034$n4596_1
.sym 52527 $abc$42034$n4043
.sym 52528 r_adc_master_tx_buffer_2[116][4]
.sym 52639 r_adc_master_rx_buffer_1[6]
.sym 52640 $false
.sym 52641 $false
.sym 52642 $false
.sym 52657 r_adc_master_rx_buffer_1[16]
.sym 52658 $false
.sym 52659 $false
.sym 52660 $false
.sym 52675 r_adc_master_rx_buffer_1[26]
.sym 52676 $false
.sym 52677 $false
.sym 52678 $false
.sym 52679 $abc$42034$n5648
.sym 52680 blink_simple_LED2.i_clk$2
.sym 52681 $false
.sym 52683 $abc$42034$n5225_1
.sym 52684 r_adc_master_tx_buffer_1[20][6]
.sym 52756 r_adc_master_rx_buffer_1[30]
.sym 52757 $false
.sym 52758 $false
.sym 52759 $false
.sym 52762 r_adc_master_rx_buffer_1[10]
.sym 52763 $false
.sym 52764 $false
.sym 52765 $false
.sym 52768 r_adc_master_rx_buffer_1[18]
.sym 52769 $false
.sym 52770 $false
.sym 52771 $false
.sym 52774 r_adc_master_rx_buffer_1[29]
.sym 52775 $false
.sym 52776 $false
.sym 52777 $false
.sym 52786 r_adc_master_rx_buffer_1[15]
.sym 52787 $false
.sym 52788 $false
.sym 52789 $false
.sym 52802 $abc$42034$n5678
.sym 52803 blink_simple_LED2.i_clk$2
.sym 52804 $false
.sym 52810 r_adc_master_last_range[3]
.sym 52812 r_adc_master_last_range[2]
.sym 52879 r_adc_master_tx_buffer_1[115][1]
.sym 52880 r_adc_master_tx_buffer_1[119][1]
.sym 52881 r_spi_master_tx_counter[1]
.sym 52882 r_spi_master_tx_counter[2]
.sym 52891 r_adc_master_tx_buffer_1[113][1]
.sym 52892 r_adc_master_tx_buffer_1[117][1]
.sym 52893 r_spi_master_tx_counter[1]
.sym 52894 $abc$42034$n5117_1
.sym 52897 r_adc_master_rx_buffer_1[1]
.sym 52898 $false
.sym 52899 $false
.sym 52900 $false
.sym 52915 r_adc_master_rx_buffer_1[5]
.sym 52916 $false
.sym 52917 $false
.sym 52918 $false
.sym 52921 r_adc_master_rx_buffer_1[19]
.sym 52922 $false
.sym 52923 $false
.sym 52924 $false
.sym 52925 $abc$42034$n5723
.sym 52926 blink_simple_LED2.i_clk$2
.sym 52927 $false
.sym 52929 r_adc_master_tx_buffer_2[35][7]
.sym 52930 r_adc_master_tx_buffer_2[32][2]
.sym 52931 r_adc_master_tx_buffer_2[35][0]
.sym 52932 r_adc_master_tx_buffer_2[34][2]
.sym 52934 r_adc_master_tx_buffer_2[32][7]
.sym 52935 r_adc_master_tx_buffer_2[32][3]
.sym 53002 r_adc_master_tx_buffer_2[66][5]
.sym 53003 r_adc_master_tx_buffer_2[70][5]
.sym 53004 r_spi_master_tx_counter[2]
.sym 53005 $false
.sym 53020 $abc$42034$n4154
.sym 53021 $abc$42034$n4153
.sym 53022 r_spi_master_tx_counter[0]
.sym 53023 r_spi_master_tx_counter[1]
.sym 53038 r_adc_master_tx_buffer_1[3][7]
.sym 53039 r_adc_master_tx_buffer_1[7][7]
.sym 53040 r_spi_master_tx_counter[2]
.sym 53041 $false
.sym 53044 r_adc_master_rx_buffer_1[18]
.sym 53045 $false
.sym 53046 $false
.sym 53047 $false
.sym 53048 $abc$42034$n5740
.sym 53049 blink_simple_LED2.i_clk$2
.sym 53050 $false
.sym 53052 $abc$42034$n3485
.sym 53056 r_adc_master_tx_buffer_1[68][0]
.sym 53058 r_adc_master_tx_buffer_1[70][5]
.sym 53125 $abc$42034$n4557_1
.sym 53126 $abc$42034$n4556_1
.sym 53127 r_spi_master_tx_counter[0]
.sym 53128 r_spi_master_tx_counter[1]
.sym 53131 $abc$42034$n5334_1
.sym 53132 $abc$42034$n5118_1
.sym 53133 r_spi_master_tx_counter[0]
.sym 53134 $abc$42034$n2823
.sym 53137 $abc$42034$n4553_1
.sym 53138 $abc$42034$n4554_1
.sym 53139 r_spi_master_tx_counter[1]
.sym 53140 $abc$42034$n2789
.sym 53149 r_adc_master_tx_buffer_1[8][2]
.sym 53150 r_adc_master_tx_buffer_1[12][2]
.sym 53151 r_spi_master_tx_counter[0]
.sym 53152 r_spi_master_tx_counter[2]
.sym 53155 r_adc_master_tx_buffer_1[112][1]
.sym 53156 r_adc_master_tx_buffer_1[116][1]
.sym 53157 r_spi_master_tx_counter[1]
.sym 53158 $abc$42034$n5333_1
.sym 53161 r_adc_master_rx_buffer_1[30]
.sym 53162 $false
.sym 53163 $false
.sym 53164 $false
.sym 53171 $abc$42034$n5686
.sym 53172 blink_simple_LED2.i_clk$2
.sym 53173 $false
.sym 53174 $abc$42034$n5082_1
.sym 53175 r_adc_master_tx_buffer_2[1][5]
.sym 53178 r_adc_master_tx_buffer_2[3][3]
.sym 53180 r_adc_master_tx_buffer_2[2][1]
.sym 53248 $abc$42034$n4555_1
.sym 53249 $abc$42034$n4558_1
.sym 53250 $abc$42034$n4549_1
.sym 53251 $abc$42034$n4552_1
.sym 53254 r_adc_master_tx_buffer_1[67][1]
.sym 53255 r_adc_master_tx_buffer_1[71][1]
.sym 53256 r_spi_master_tx_counter[2]
.sym 53257 r_spi_master_tx_counter[0]
.sym 53260 r_adc_master_tx_buffer_1[66][6]
.sym 53261 r_adc_master_tx_buffer_1[70][6]
.sym 53262 r_spi_master_tx_counter[2]
.sym 53263 $false
.sym 53266 $abc$42034$n4458_1
.sym 53267 $abc$42034$n4457_1
.sym 53268 r_spi_master_tx_counter[0]
.sym 53269 r_spi_master_tx_counter[1]
.sym 53272 r_adc_master_tx_buffer_1[116][4]
.sym 53273 r_adc_master_tx_buffer_1[112][4]
.sym 53274 r_spi_master_tx_counter[1]
.sym 53275 $abc$42034$n5354_1
.sym 53278 r_adc_master_rx_buffer_1[6]
.sym 53279 $false
.sym 53280 $false
.sym 53281 $false
.sym 53284 r_adc_master_rx_buffer_1[1]
.sym 53285 $false
.sym 53286 $false
.sym 53287 $false
.sym 53290 r_adc_master_rx_buffer_1[14]
.sym 53291 $false
.sym 53292 $false
.sym 53293 $false
.sym 53294 $abc$42034$n5694
.sym 53295 blink_simple_LED2.i_clk$2
.sym 53296 $false
.sym 53298 $abc$42034$n2847
.sym 53299 r_adc_master_tx_buffer_1[118][4]
.sym 53300 r_adc_master_tx_buffer_1[119][4]
.sym 53301 r_adc_master_tx_buffer_1[119][3]
.sym 53303 r_adc_master_tx_buffer_1[118][0]
.sym 53371 r_adc_master_tx_buffer_2[35][7]
.sym 53372 r_adc_master_tx_buffer_2[39][7]
.sym 53373 r_spi_master_tx_counter[2]
.sym 53374 $false
.sym 53377 r_adc_master_tx_buffer_1[56][6]
.sym 53378 r_adc_master_tx_buffer_1[60][6]
.sym 53379 r_spi_master_tx_counter[2]
.sym 53380 $false
.sym 53383 r_adc_master_tx_buffer_1[114][4]
.sym 53384 r_adc_master_tx_buffer_1[118][4]
.sym 53385 r_spi_master_tx_counter[1]
.sym 53386 r_spi_master_tx_counter[2]
.sym 53389 r_adc_master_rx_buffer_1[7]
.sym 53390 $false
.sym 53391 $false
.sym 53392 $false
.sym 53395 r_adc_master_rx_buffer_1[29]
.sym 53396 $false
.sym 53397 $false
.sym 53398 $false
.sym 53401 r_adc_master_rx_buffer_1[3]
.sym 53402 $false
.sym 53403 $false
.sym 53404 $false
.sym 53407 r_adc_master_rx_buffer_1[10]
.sym 53408 $false
.sym 53409 $false
.sym 53410 $false
.sym 53413 r_adc_master_rx_buffer_1[23]
.sym 53414 $false
.sym 53415 $false
.sym 53416 $false
.sym 53417 $abc$42034$n5738
.sym 53418 blink_simple_LED2.i_clk$2
.sym 53419 $false
.sym 53420 $abc$42034$n3135
.sym 53422 $abc$42034$n2839
.sym 53423 $abc$42034$n2828
.sym 53424 $abc$42034$n2835
.sym 53425 $abc$42034$n2838
.sym 53426 r_adc_master_tx_buffer_2[41][2]
.sym 53427 r_adc_master_tx_buffer_2[42][7]
.sym 53494 r_adc_master_tx_buffer_2[36][5]
.sym 53495 r_adc_master_tx_buffer_2[32][5]
.sym 53496 r_spi_master_tx_counter[0]
.sym 53497 $abc$42034$n5360_1
.sym 53506 r_adc_master_tx_buffer_1[11][6]
.sym 53507 r_adc_master_tx_buffer_1[15][6]
.sym 53508 r_spi_master_tx_counter[2]
.sym 53509 r_spi_master_tx_counter[0]
.sym 53512 $abc$42034$n4667_1
.sym 53513 $abc$42034$n4666_1
.sym 53514 r_spi_master_tx_counter[0]
.sym 53515 r_spi_master_tx_counter[1]
.sym 53518 r_adc_master_tx_buffer_2[33][5]
.sym 53519 r_adc_master_tx_buffer_2[37][5]
.sym 53520 r_spi_master_tx_counter[0]
.sym 53521 r_spi_master_tx_counter[2]
.sym 53524 $abc$42034$n4665_1
.sym 53525 $abc$42034$n4668_1
.sym 53526 $abc$42034$n4659_1
.sym 53527 $abc$42034$n4662_1
.sym 53530 r_adc_master_tx_buffer_1[113][3]
.sym 53531 r_adc_master_tx_buffer_1[117][3]
.sym 53532 r_spi_master_tx_counter[1]
.sym 53533 r_spi_master_tx_counter[2]
.sym 53536 r_adc_master_rx_buffer_1[6]
.sym 53537 $false
.sym 53538 $false
.sym 53539 $false
.sym 53540 $abc$42034$n5652
.sym 53541 blink_simple_LED2.i_clk$2
.sym 53542 $false
.sym 53544 $abc$42034$n3768
.sym 53546 $abc$42034$n3621
.sym 53547 $abc$42034$n4439_1
.sym 53548 $abc$42034$n5285_1
.sym 53549 $abc$42034$n4532_1
.sym 53550 r_adc_master_tx_buffer_2[60][1]
.sym 53617 r_spi_master_tx_counter[1]
.sym 53618 $abc$42034$n4156
.sym 53619 $abc$42034$n4157
.sym 53620 $abc$42034$n2801
.sym 53623 r_adc_master_tx_buffer_1[80][4]
.sym 53624 r_adc_master_tx_buffer_1[84][4]
.sym 53625 r_spi_master_tx_counter[2]
.sym 53626 $abc$42034$n2779
.sym 53629 r_adc_master_tx_buffer_1[81][4]
.sym 53630 r_adc_master_tx_buffer_1[85][4]
.sym 53631 r_spi_master_tx_counter[2]
.sym 53632 $abc$42034$n2777
.sym 53635 $abc$42034$n3929
.sym 53636 $abc$42034$n3932
.sym 53637 $abc$42034$n3933
.sym 53638 $abc$42034$n2823
.sym 53647 $abc$42034$n3931
.sym 53648 $abc$42034$n3930
.sym 53649 r_spi_master_tx_counter[2]
.sym 53650 r_spi_master_tx_counter[1]
.sym 53653 r_adc_master_rx_buffer_1[9]
.sym 53654 $false
.sym 53655 $false
.sym 53656 $false
.sym 53659 r_adc_master_rx_buffer_1[20]
.sym 53660 $false
.sym 53661 $false
.sym 53662 $false
.sym 53663 $abc$42034$n5740
.sym 53664 blink_simple_LED2.i_clk$2
.sym 53665 $false
.sym 53666 $abc$42034$n4513_1
.sym 53667 $abc$42034$n4278_1
.sym 53668 $abc$42034$n4274_1
.sym 53669 $abc$42034$n4517_1
.sym 53670 $abc$42034$n2929
.sym 53671 $abc$42034$n4518_1
.sym 53672 $abc$42034$n4279_1
.sym 53673 r_adc_master_tx_buffer_2[56][1]
.sym 53746 r_adc_master_tx_buffer_2[1][5]
.sym 53747 r_adc_master_tx_buffer_2[5][5]
.sym 53748 r_spi_master_tx_counter[2]
.sym 53749 r_spi_master_tx_counter[0]
.sym 53764 $abc$42034$n3908
.sym 53765 r_spi_master_tx_counter[3]
.sym 53766 $abc$42034$n3928
.sym 53767 $abc$42034$n5353
.sym 53770 $abc$42034$n5155_1
.sym 53771 $abc$42034$n5352_1
.sym 53772 r_spi_master_tx_counter[1]
.sym 53773 $abc$42034$n2801
.sym 53776 r_adc_master_rx_buffer_1[21]
.sym 53777 $false
.sym 53778 $false
.sym 53779 $false
.sym 53786 $abc$42034$n5730
.sym 53787 blink_simple_LED2.i_clk$2
.sym 53788 $false
.sym 53789 $abc$42034$n4161
.sym 53790 $abc$42034$n3906
.sym 53791 $abc$42034$n4163
.sym 53792 $abc$42034$n2927
.sym 53793 $abc$42034$n2837
.sym 53794 r_adc_master_tx_buffer_1[117][5]
.sym 53795 r_adc_master_tx_buffer_1[117][0]
.sym 53796 r_adc_master_tx_buffer_1[119][2]
.sym 53863 r_adc_master_tx_buffer_1[81][2]
.sym 53864 r_adc_master_tx_buffer_1[85][2]
.sym 53865 r_spi_master_tx_counter[2]
.sym 53866 $abc$42034$n2777
.sym 53869 $abc$42034$n2927
.sym 53870 $abc$42034$n2930
.sym 53871 $abc$42034$n2931
.sym 53872 $abc$42034$n2823
.sym 53875 r_adc_master_tx_buffer_1[80][2]
.sym 53876 r_adc_master_tx_buffer_1[84][2]
.sym 53877 r_spi_master_tx_counter[2]
.sym 53878 $abc$42034$n2779
.sym 53881 r_adc_master_tx_buffer_2[11][2]
.sym 53882 r_adc_master_tx_buffer_2[15][2]
.sym 53883 r_spi_master_tx_counter[2]
.sym 53884 $false
.sym 53887 r_adc_master_tx_buffer_2[106][6]
.sym 53888 r_adc_master_tx_buffer_2[110][6]
.sym 53889 r_spi_master_tx_counter[0]
.sym 53890 $abc$42034$n5228
.sym 53893 $abc$42034$n4158
.sym 53894 $abc$42034$n4161
.sym 53895 $abc$42034$n4152
.sym 53896 $abc$42034$n4155
.sym 53899 $abc$42034$n4159
.sym 53900 $abc$42034$n4160
.sym 53901 r_spi_master_tx_counter[1]
.sym 53902 $false
.sym 53905 r_adc_master_rx_buffer_1[2]
.sym 53906 $false
.sym 53907 $false
.sym 53908 $false
.sym 53909 $abc$42034$n5731
.sym 53910 blink_simple_LED2.i_clk$2
.sym 53911 $false
.sym 53913 $abc$42034$n4521_1
.sym 53914 $abc$42034$n5114_1
.sym 53915 $abc$42034$n5028_1
.sym 53919 r_adc_master_tx_buffer_1[108][1]
.sym 53986 $abc$42034$n3810
.sym 53987 $abc$42034$n3797
.sym 53988 r_spi_master_tx_counter[3]
.sym 53989 $abc$42034$n2939
.sym 53998 r_adc_master_tx_buffer_1[65][4]
.sym 53999 r_adc_master_tx_buffer_1[69][4]
.sym 54000 r_spi_master_tx_counter[0]
.sym 54001 r_spi_master_tx_counter[2]
.sym 54004 r_adc_master_tx_buffer_1[68][4]
.sym 54005 r_adc_master_tx_buffer_1[64][4]
.sym 54006 r_spi_master_tx_counter[0]
.sym 54007 $abc$42034$n5351_1
.sym 54016 r_adc_master_tx_buffer_2[96][4]
.sym 54017 r_adc_master_tx_buffer_2[100][4]
.sym 54018 r_spi_master_tx_counter[0]
.sym 54019 r_spi_master_tx_counter[2]
.sym 54028 r_adc_master_rx_buffer_1[28]
.sym 54029 $false
.sym 54030 $false
.sym 54031 $false
.sym 54032 $abc$42034$n5754
.sym 54033 blink_simple_LED2.i_clk$2
.sym 54034 $false
.sym 54036 $abc$42034$n4519_1
.sym 54037 $abc$42034$n4484_1
.sym 54038 $abc$42034$n4485_1
.sym 54039 $abc$42034$n4512_1
.sym 54040 $abc$42034$n64
.sym 54042 r_temp_tx[5]
.sym 54109 $abc$42034$n2865
.sym 54110 $abc$42034$n2868
.sym 54111 $abc$42034$n2869
.sym 54112 $abc$42034$n2823
.sym 54115 r_adc_master_tx_buffer_2[17][2]
.sym 54116 r_adc_master_tx_buffer_2[21][2]
.sym 54117 r_spi_master_tx_counter[2]
.sym 54118 $abc$42034$n2777
.sym 54121 $abc$42034$n4459_1
.sym 54122 $abc$42034$n4456_1
.sym 54123 $abc$42034$n4460_1
.sym 54124 $abc$42034$n2939
.sym 54127 $abc$42034$n5366_1
.sym 54128 $abc$42034$n5362
.sym 54129 $abc$42034$n2855
.sym 54130 $false
.sym 54145 $abc$42034$n5190_1
.sym 54146 $abc$42034$n5361_1
.sym 54147 r_spi_master_tx_counter[1]
.sym 54148 $abc$42034$n2801
.sym 54151 r_adc_master_rx_buffer_1[18]
.sym 54152 $false
.sym 54153 $false
.sym 54154 $false
.sym 54155 $abc$42034$n5734
.sym 54156 blink_simple_LED2.i_clk$2
.sym 54157 $false
.sym 54158 $abc$42034$n5208
.sym 54159 $abc$42034$n5312_1
.sym 54160 $abc$42034$n5311_1
.sym 54161 $abc$42034$n5303_1
.sym 54162 $abc$42034$n5209_1
.sym 54163 $abc$42034$n5047_1
.sym 54164 r_adc_master_tx_buffer_2[71][4]
.sym 54232 $abc$42034$n3048_1
.sym 54233 $abc$42034$n5061_1
.sym 54234 r_spi_master_tx_counter[4]
.sym 54235 $abc$42034$n2990
.sym 54238 $abc$42034$n2939
.sym 54239 $abc$42034$n5318_1
.sym 54240 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 54241 $abc$42034$n5062_1
.sym 54244 spiMasterCS.SPI_Master_Inst.r_TX_Byte[5]
.sym 54245 spiMasterCS.SPI_Master_Inst.r_TX_Byte[4]
.sym 54246 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 54247 $false
.sym 54256 r_temp_tx[1]
.sym 54257 $false
.sym 54258 $false
.sym 54259 $false
.sym 54262 r_temp_tx[5]
.sym 54263 $false
.sym 54264 $false
.sym 54265 $false
.sym 54268 r_temp_tx[4]
.sym 54269 $false
.sym 54270 $false
.sym 54271 $false
.sym 54274 r_temp_tx[6]
.sym 54275 $false
.sym 54276 $false
.sym 54277 $false
.sym 54278 r_spi_master_tx_dv
.sym 54279 blink_simple_LED2.i_clk$2
.sym 54280 $abc$42034$n995$2
.sym 54281 $abc$42034$n4174
.sym 54282 $abc$42034$n4198
.sym 54283 $abc$42034$n3483
.sym 54284 $abc$42034$n3484
.sym 54286 r_adc_master_tx_buffer_1[80][2]
.sym 54287 r_adc_master_tx_buffer_1[82][5]
.sym 54288 r_adc_master_tx_buffer_1[80][6]
.sym 54317 $true
.sym 54354 r_spi_master_adc_tx_data_count[0]$2
.sym 54355 $false
.sym 54356 r_spi_master_adc_tx_data_count[0]
.sym 54357 $false
.sym 54358 $false
.sym 54360 $auto$alumacc.cc:474:replace_alu$1752.C[2]
.sym 54362 r_spi_master_adc_tx_data_count[1]
.sym 54363 $true$2
.sym 54367 $false
.sym 54368 r_spi_master_adc_tx_data_count[2]
.sym 54369 $false
.sym 54370 $auto$alumacc.cc:474:replace_alu$1752.C[2]
.sym 54373 $abc$42034$n4436_1
.sym 54374 $abc$42034$n5271_1
.sym 54375 $abc$42034$n4449_1
.sym 54376 $abc$42034$n4455_1
.sym 54379 $abc$42034$n4741_1
.sym 54380 $abc$42034$n4740_1
.sym 54381 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 54382 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 54385 spiMasterCS.SPI_Master_Inst.r_TX_Byte[1]
.sym 54386 spiMasterCS.SPI_Master_Inst.r_TX_Byte[0]
.sym 54387 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 54388 $false
.sym 54391 r_adc_master_rx_buffer_1[13]
.sym 54392 $false
.sym 54393 $false
.sym 54394 $false
.sym 54397 r_adc_master_rx_buffer_1[2]
.sym 54398 $false
.sym 54399 $false
.sym 54400 $false
.sym 54401 $abc$42034$n5753
.sym 54402 blink_simple_LED2.i_clk$2
.sym 54403 $false
.sym 54404 $abc$42034$n5304_1
.sym 54405 $abc$42034$n5051_1
.sym 54406 $abc$42034$n4193
.sym 54407 $abc$42034$n683
.sym 54409 $abc$42034$n4192
.sym 54410 r_adc_master_tx_buffer_1[39][3]
.sym 54411 r_adc_master_tx_buffer_1[38][7]
.sym 54478 $abc$42034$n4744_1
.sym 54479 $abc$42034$n4743_1
.sym 54480 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 54481 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 54484 $abc$42034$n4595_1
.sym 54485 $abc$42034$n4594_1
.sym 54486 r_spi_master_tx_counter[1]
.sym 54487 r_spi_master_tx_counter[4]
.sym 54490 $abc$42034$n3804
.sym 54491 $abc$42034$n3807
.sym 54492 $abc$42034$n3798
.sym 54493 $abc$42034$n3801
.sym 54496 r_adc_master_tx_buffer_1[40][6]
.sym 54497 r_adc_master_tx_buffer_1[44][6]
.sym 54498 r_spi_master_tx_counter[3]
.sym 54499 r_spi_master_tx_counter[2]
.sym 54502 spiMasterCS.SPI_Master_Inst.r_TX_Byte[6]
.sym 54503 spiMasterCS.SPI_Master_Inst.r_TX_Byte[7]
.sym 54504 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 54505 $false
.sym 54508 $abc$42034$n4417_1
.sym 54509 $abc$42034$n4416_1
.sym 54510 r_spi_master_tx_counter[0]
.sym 54511 r_spi_master_tx_counter[3]
.sym 54514 r_adc_master_tx_buffer_2[91][7]
.sym 54515 r_adc_master_tx_buffer_2[95][7]
.sym 54516 r_spi_master_tx_counter[2]
.sym 54517 r_spi_master_tx_counter[0]
.sym 54520 $abc$42034$n4742_1
.sym 54521 $abc$42034$n4739_1
.sym 54522 spiMasterCS.SPI_Master_Inst.r_TX_Byte[7]
.sym 54523 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 54524 $abc$42034$n853
.sym 54525 blink_simple_LED2.i_clk$2
.sym 54526 $abc$42034$n995$2
.sym 54527 $abc$42034$n3977
.sym 54528 $abc$42034$n3055
.sym 54529 $abc$42034$n2855
.sym 54530 $abc$42034$n4588_1
.sym 54531 $abc$42034$n3981
.sym 54532 $abc$42034$n4589_1
.sym 54533 $abc$42034$n3057
.sym 54534 r_adc_master_tx_buffer_1[112][2]
.sym 54601 $abc$42034$n2789
.sym 54602 $abc$42034$n3964
.sym 54603 $abc$42034$n5359
.sym 54604 $abc$42034$n2855
.sym 54607 $abc$42034$n3
.sym 54608 $abc$42034$n3379
.sym 54609 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 54610 $false
.sym 54613 $abc$42034$n4461_1
.sym 54614 $abc$42034$n2779
.sym 54615 $abc$42034$n2801
.sym 54616 $false
.sym 54619 $abc$42034$n3
.sym 54620 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 54621 $abc$42034$n3379
.sym 54622 $false
.sym 54625 r_adc_master_tx_buffer_2[41][4]
.sym 54626 r_adc_master_tx_buffer_2[45][4]
.sym 54627 r_spi_master_tx_counter[0]
.sym 54628 r_spi_master_tx_counter[2]
.sym 54631 spiMasterCS.SPI_Master_Inst.r_TX_Byte[3]
.sym 54632 spiMasterCS.SPI_Master_Inst.r_TX_Byte[2]
.sym 54633 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 54634 $false
.sym 54637 r_adc_master_rx_buffer_1[24]
.sym 54638 $false
.sym 54639 $false
.sym 54640 $false
.sym 54643 r_adc_master_rx_buffer_1[4]
.sym 54644 $false
.sym 54645 $false
.sym 54646 $false
.sym 54647 $abc$42034$n5751
.sym 54648 blink_simple_LED2.i_clk$2
.sym 54649 $false
.sym 54651 $abc$42034$n3537
.sym 54652 r_temp_tx[0]
.sym 54653 r_temp_tx[4]
.sym 54654 r_temp_tx[7]
.sym 54655 r_temp_tx[6]
.sym 54657 $abc$42034$n66
.sym 54724 $abc$42034$n4138
.sym 54725 r_spi_master_tx_counter[4]
.sym 54726 $abc$42034$n4151
.sym 54727 $abc$42034$n2939
.sym 54730 r_adc_master_tx_buffer_2[91][4]
.sym 54731 r_adc_master_tx_buffer_2[95][4]
.sym 54732 r_spi_master_tx_counter[1]
.sym 54733 r_spi_master_tx_counter[2]
.sym 54736 $abc$42034$n3977
.sym 54737 $abc$42034$n5164_1
.sym 54738 r_spi_master_tx_counter[4]
.sym 54739 $abc$42034$n5169_1
.sym 54742 $abc$42034$n71
.sym 54743 $abc$42034$n3379
.sym 54744 $abc$42034$n3
.sym 54745 $false
.sym 54748 r_temp_tx[7]
.sym 54749 $false
.sym 54750 $false
.sym 54751 $false
.sym 54754 $abc$42034$n66
.sym 54755 $false
.sym 54756 $false
.sym 54757 $false
.sym 54760 $abc$42034$n64
.sym 54761 $false
.sym 54762 $false
.sym 54763 $false
.sym 54766 r_temp_tx[0]
.sym 54767 $false
.sym 54768 $false
.sym 54769 $false
.sym 54770 r_spi_master_tx_dv
.sym 54771 blink_simple_LED2.i_clk$2
.sym 54772 $abc$42034$n995$2
.sym 54774 $abc$42034$n3543
.sym 54775 $abc$42034$n3539
.sym 54776 $abc$42034$n3538
.sym 54777 $abc$42034$n3542
.sym 54778 $abc$42034$n4520_1
.sym 54779 r_adc_master_tx_buffer_2[87][7]
.sym 54780 r_adc_master_tx_buffer_2[87][3]
.sym 54847 $abc$42034$n4623_1
.sym 54848 r_spi_master_tx_counter[3]
.sym 54849 r_spi_master_tx_counter[4]
.sym 54850 $abc$42034$n5294_1
.sym 54853 r_adc_master_tx_buffer_2[88][0]
.sym 54854 r_adc_master_tx_buffer_2[92][0]
.sym 54855 r_spi_master_tx_counter[0]
.sym 54856 r_spi_master_tx_counter[2]
.sym 54865 $abc$42034$n4448_1
.sym 54866 $abc$42034$n4447_1
.sym 54867 r_spi_master_tx_counter[1]
.sym 54868 r_spi_master_tx_counter[3]
.sym 54871 $abc$42034$n5300_1
.sym 54872 $abc$42034$n5295_1
.sym 54873 $abc$42034$n2883
.sym 54874 $abc$42034$n4588_1
.sym 54877 r_adc_master_tx_buffer_2[25][0]
.sym 54878 r_adc_master_tx_buffer_2[29][0]
.sym 54879 r_spi_master_tx_counter[2]
.sym 54880 r_spi_master_tx_counter[0]
.sym 54883 r_spi_master_tx_counter[1]
.sym 54884 $abc$42034$n5270_1
.sym 54885 $abc$42034$n4446_1
.sym 54886 r_spi_master_tx_counter[4]
.sym 54889 $false
.sym 54890 $false
.sym 54891 r_adc_master_rx_reading_counter[0]
.sym 54892 $false
.sym 54893 $abc$42034$n700
.sym 54894 blink_simple_LED2.i_clk$2
.sym 54895 $abc$42034$n71
.sym 54896 $abc$42034$n5251_1
.sym 54897 $abc$42034$n5376_1
.sym 54898 $abc$42034$n3117
.sym 54899 $abc$42034$n3172
.sym 54900 $abc$42034$n4376_1
.sym 54901 $abc$42034$n3185
.sym 54903 r_adc_master_tx_buffer_2[75][3]
.sym 54970 r_adc_master_tx_buffer_2[89][4]
.sym 54971 r_adc_master_tx_buffer_2[93][4]
.sym 54972 r_spi_master_tx_counter[1]
.sym 54973 $abc$42034$n5183_1
.sym 54976 $abc$42034$n2916
.sym 54977 $abc$42034$n2915
.sym 54978 r_spi_master_tx_counter[0]
.sym 54979 r_spi_master_tx_counter[1]
.sym 54982 $abc$42034$n2920
.sym 54983 $abc$42034$n2923
.sym 54984 $abc$42034$n2914
.sym 54985 $abc$42034$n2917
.sym 54988 r_adc_master_rx_buffer_1[25]
.sym 54989 $false
.sym 54990 $false
.sym 54991 $false
.sym 55000 r_adc_master_rx_buffer_1[20]
.sym 55001 $false
.sym 55002 $false
.sym 55003 $false
.sym 55006 r_adc_master_rx_buffer_1[24]
.sym 55007 $false
.sym 55008 $false
.sym 55009 $false
.sym 55012 r_adc_master_rx_buffer_1[7]
.sym 55013 $false
.sym 55014 $false
.sym 55015 $false
.sym 55016 $abc$42034$n5752
.sym 55017 blink_simple_LED2.i_clk$2
.sym 55018 $false
.sym 55019 $abc$42034$n3178
.sym 55020 $abc$42034$n3145
.sym 55021 $abc$42034$n4203
.sym 55022 $abc$42034$n3177
.sym 55023 $abc$42034$n3544
.sym 55024 r_adc_master_tx_buffer_1[86][5]
.sym 55025 r_adc_master_tx_buffer_1[86][0]
.sym 55026 r_adc_master_tx_buffer_1[86][7]
.sym 55099 r_adc_master_tx_buffer_2[88][1]
.sym 55100 r_adc_master_tx_buffer_2[92][1]
.sym 55101 r_spi_master_tx_counter[0]
.sym 55102 r_spi_master_tx_counter[2]
.sym 55105 $abc$42034$n3802
.sym 55106 $abc$42034$n3803
.sym 55107 r_spi_master_tx_counter[1]
.sym 55108 r_spi_master_tx_counter[4]
.sym 55111 r_adc_master_tx_buffer_2[89][1]
.sym 55112 r_adc_master_tx_buffer_2[93][1]
.sym 55113 r_spi_master_tx_counter[2]
.sym 55114 r_spi_master_tx_counter[0]
.sym 55117 $abc$42034$n2825
.sym 55118 $abc$42034$n2990
.sym 55119 r_adc_master_tx_buffer_1[120][6]
.sym 55120 $false
.sym 55123 r_adc_master_rx_buffer_1[28]
.sym 55124 $false
.sym 55125 $false
.sym 55126 $false
.sym 55135 r_adc_master_rx_buffer_1[6]
.sym 55136 $false
.sym 55137 $false
.sym 55138 $false
.sym 55139 $abc$42034$n5704
.sym 55140 blink_simple_LED2.i_clk$2
.sym 55141 $false
.sym 55142 $abc$42034$n3982
.sym 55143 r_adc_master_tx_buffer_2[93][1]
.sym 55144 r_adc_master_tx_buffer_2[92][2]
.sym 55145 r_adc_master_tx_buffer_2[94][0]
.sym 55147 r_adc_master_tx_buffer_2[93][3]
.sym 55148 r_adc_master_tx_buffer_2[94][3]
.sym 55216 r_adc_master_tx_buffer_2[99][2]
.sym 55217 r_adc_master_tx_buffer_2[103][2]
.sym 55218 r_spi_master_tx_counter[2]
.sym 55219 r_spi_master_tx_counter[0]
.sym 55228 r_adc_master_tx_buffer_1[72][2]
.sym 55229 r_adc_master_tx_buffer_1[76][2]
.sym 55230 r_spi_master_tx_counter[0]
.sym 55231 r_spi_master_tx_counter[2]
.sym 55246 r_adc_master_tx_buffer_1[73][2]
.sym 55247 r_adc_master_tx_buffer_1[77][2]
.sym 55248 r_spi_master_tx_counter[2]
.sym 55249 r_spi_master_tx_counter[0]
.sym 55252 r_spi_master_tx_counter[1]
.sym 55253 $abc$42034$n2924
.sym 55254 $abc$42034$n2925
.sym 55255 $abc$42034$n2789
.sym 55258 r_adc_master_rx_buffer_1[10]
.sym 55259 $false
.sym 55260 $false
.sym 55261 $false
.sym 55262 $abc$42034$n5743
.sym 55263 blink_simple_LED2.i_clk$2
.sym 55264 $false
.sym 55265 $abc$42034$n4379_1
.sym 55267 $abc$42034$n4378_1
.sym 55268 $abc$42034$n4382_1
.sym 55270 $abc$42034$n4199
.sym 55271 r_adc_master_tx_buffer_2[22][0]
.sym 55339 $abc$42034$n5297_1
.sym 55340 $abc$42034$n5298_1
.sym 55341 r_spi_master_tx_counter[1]
.sym 55342 r_spi_master_tx_counter[4]
.sym 55345 r_spi_master_tx_counter[1]
.sym 55346 $abc$42034$n4395_1
.sym 55347 $abc$42034$n4396_1
.sym 55348 $abc$42034$n4392_1
.sym 55351 r_adc_master_tx_buffer_2[27][6]
.sym 55352 r_adc_master_tx_buffer_2[31][6]
.sym 55353 r_spi_master_tx_counter[2]
.sym 55354 r_spi_master_tx_counter[0]
.sym 55357 $abc$42034$n4393_1
.sym 55358 $abc$42034$n4394_1
.sym 55359 r_spi_master_tx_counter[1]
.sym 55360 $abc$42034$n2789
.sym 55363 $abc$42034$n4637_1
.sym 55364 $abc$42034$n5299_1
.sym 55365 r_spi_master_tx_counter[4]
.sym 55366 r_spi_master_tx_counter[3]
.sym 55375 r_adc_master_rx_buffer_1[2]
.sym 55376 $false
.sym 55377 $false
.sym 55378 $false
.sym 55381 r_adc_master_rx_buffer_1[11]
.sym 55382 $false
.sym 55383 $false
.sym 55384 $false
.sym 55385 $abc$42034$n5754
.sym 55386 blink_simple_LED2.i_clk$2
.sym 55387 $false
.sym 55389 $abc$42034$n4202
.sym 55390 $abc$42034$n4200
.sym 55391 $abc$42034$n3599
.sym 55392 r_adc_master_tx_buffer_1[58][6]
.sym 55393 r_adc_master_tx_buffer_1[56][5]
.sym 55462 r_adc_master_tx_buffer_1[67][2]
.sym 55463 r_adc_master_tx_buffer_1[71][2]
.sym 55464 r_spi_master_tx_counter[2]
.sym 55465 $false
.sym 55468 r_spi_master_tx_counter[5]
.sym 55469 r_spi_master_tx_counter[6]
.sym 55470 $false
.sym 55471 $false
.sym 55474 $abc$42034$n4624_1
.sym 55475 $abc$42034$n4625_1
.sym 55476 r_spi_master_tx_counter[1]
.sym 55477 $false
.sym 55480 r_adc_master_tx_buffer_2[49][2]
.sym 55481 r_adc_master_tx_buffer_2[53][2]
.sym 55482 r_spi_master_tx_counter[2]
.sym 55483 $false
.sym 55486 $abc$42034$n2834
.sym 55487 $abc$42034$n2833
.sym 55488 r_spi_master_tx_counter[0]
.sym 55489 $abc$42034$n2823
.sym 55492 r_spi_master_tx_counter[1]
.sym 55493 $abc$42034$n2918
.sym 55494 $abc$42034$n2919
.sym 55495 $abc$42034$n2801
.sym 55504 r_adc_master_rx_buffer_1[7]
.sym 55505 $false
.sym 55506 $false
.sym 55507 $false
.sym 55508 $abc$42034$n5713
.sym 55509 blink_simple_LED2.i_clk$2
.sym 55510 $false
.sym 55512 r_adc_master_tx_buffer_1[76][3]
.sym 55513 r_adc_master_tx_buffer_1[78][7]
.sym 55514 r_adc_master_tx_buffer_1[79][1]
.sym 55517 r_adc_master_tx_buffer_1[77][1]
.sym 55518 r_adc_master_tx_buffer_1[77][2]
.sym 55585 r_adc_master_tx_buffer_1[8][6]
.sym 55586 r_adc_master_tx_buffer_1[12][6]
.sym 55587 r_spi_master_tx_counter[0]
.sym 55588 r_spi_master_tx_counter[2]
.sym 55591 r_adc_master_tx_buffer_1[91][6]
.sym 55592 r_adc_master_tx_buffer_1[95][6]
.sym 55593 r_spi_master_tx_counter[2]
.sym 55594 r_spi_master_tx_counter[0]
.sym 55597 r_adc_master_rx_buffer_1[30]
.sym 55598 $false
.sym 55599 $false
.sym 55600 $false
.sym 55615 r_adc_master_rx_buffer_1[24]
.sym 55616 $false
.sym 55617 $false
.sym 55618 $false
.sym 55631 $abc$42034$n5648
.sym 55632 blink_simple_LED2.i_clk$2
.sym 55633 $false
.sym 55634 $abc$42034$n5203
.sym 55635 $abc$42034$n4641_1
.sym 55636 $abc$42034$n5204_1
.sym 55637 $abc$42034$n5298_1
.sym 55638 $abc$42034$n4633_1
.sym 55639 r_adc_master_tx_buffer_2[28][5]
.sym 55640 r_adc_master_tx_buffer_2[31][7]
.sym 55641 r_adc_master_tx_buffer_2[29][7]
.sym 55708 r_adc_master_tx_buffer_2[26][1]
.sym 55709 r_adc_master_tx_buffer_2[30][1]
.sym 55710 r_spi_master_tx_counter[0]
.sym 55711 r_spi_master_tx_counter[2]
.sym 55714 r_adc_master_rx_buffer_1[24]
.sym 55715 $false
.sym 55716 $false
.sym 55717 $false
.sym 55726 r_adc_master_rx_buffer_1[25]
.sym 55727 $false
.sym 55728 $false
.sym 55729 $false
.sym 55738 r_adc_master_rx_buffer_1[27]
.sym 55739 $false
.sym 55740 $false
.sym 55741 $false
.sym 55744 r_adc_master_rx_buffer_1[30]
.sym 55745 $false
.sym 55746 $false
.sym 55747 $false
.sym 55754 $abc$42034$n5759
.sym 55755 blink_simple_LED2.i_clk$2
.sym 55756 $false
.sym 55757 r_adc_master_tx_buffer_2[61][5]
.sym 55760 r_adc_master_tx_buffer_2[61][4]
.sym 55761 r_adc_master_tx_buffer_2[60][0]
.sym 55762 r_adc_master_tx_buffer_2[60][2]
.sym 55763 r_adc_master_tx_buffer_2[62][3]
.sym 55764 r_adc_master_tx_buffer_2[60][4]
.sym 55831 r_adc_master_tx_buffer_2[49][4]
.sym 55832 r_adc_master_tx_buffer_2[53][4]
.sym 55833 r_spi_master_tx_counter[0]
.sym 55834 r_spi_master_tx_counter[2]
.sym 55837 r_adc_master_tx_buffer_2[48][4]
.sym 55838 r_adc_master_tx_buffer_2[52][4]
.sym 55839 r_spi_master_tx_counter[0]
.sym 55840 $abc$42034$n5170_1
.sym 55861 $abc$42034$n5171_1
.sym 55862 $abc$42034$n5163_1
.sym 55863 r_spi_master_tx_counter[3]
.sym 55864 r_spi_master_tx_counter[1]
.sym 55873 r_adc_master_rx_buffer_1[10]
.sym 55874 $false
.sym 55875 $false
.sym 55876 $false
.sym 55877 $abc$42034$n5732
.sym 55878 blink_simple_LED2.i_clk$2
.sym 55879 $false
.sym 55881 $abc$42034$n4642_1
.sym 55883 r_adc_master_tx_buffer_2[26][2]
.sym 55884 r_adc_master_tx_buffer_2[25][5]
.sym 55886 r_adc_master_tx_buffer_2[25][7]
.sym 55887 r_adc_master_tx_buffer_2[24][7]
.sym 55954 r_adc_master_tx_buffer_2[25][1]
.sym 55955 r_adc_master_tx_buffer_2[29][1]
.sym 55956 r_spi_master_tx_counter[2]
.sym 55957 r_spi_master_tx_counter[0]
.sym 55960 r_adc_master_tx_buffer_2[54][3]
.sym 55961 r_adc_master_tx_buffer_2[55][3]
.sym 55962 r_spi_master_tx_counter[0]
.sym 55963 $false
.sym 55966 r_adc_master_rx_buffer_1[10]
.sym 55967 $false
.sym 55968 $false
.sym 55969 $false
.sym 55972 r_adc_master_rx_buffer_1[6]
.sym 55973 $false
.sym 55974 $false
.sym 55975 $false
.sym 55978 r_adc_master_rx_buffer_1[17]
.sym 55979 $false
.sym 55980 $false
.sym 55981 $false
.sym 55984 r_adc_master_rx_buffer_1[16]
.sym 55985 $false
.sym 55986 $false
.sym 55987 $false
.sym 55990 r_adc_master_rx_buffer_1[9]
.sym 55991 $false
.sym 55992 $false
.sym 55993 $false
.sym 55996 r_adc_master_rx_buffer_1[4]
.sym 55997 $false
.sym 55998 $false
.sym 55999 $false
.sym 56000 $abc$42034$n5736
.sym 56001 blink_simple_LED2.i_clk$2
.sym 56002 $false
.sym 56003 $abc$42034$n3165
.sym 56004 $abc$42034$n2918
.sym 56005 $abc$42034$n3163
.sym 56006 $abc$42034$n4461_1
.sym 56007 $abc$42034$n3232
.sym 56008 $abc$42034$n4119
.sym 56009 r_adc_master_tx_buffer_1[19][5]
.sym 56010 r_adc_master_tx_buffer_1[17][7]
.sym 56077 r_adc_master_tx_buffer_2[27][3]
.sym 56078 r_adc_master_tx_buffer_2[31][3]
.sym 56079 r_spi_master_tx_counter[2]
.sym 56080 r_spi_master_tx_counter[0]
.sym 56095 r_adc_master_rx_buffer_1[5]
.sym 56096 $false
.sym 56097 $false
.sym 56098 $false
.sym 56101 r_adc_master_rx_buffer_1[11]
.sym 56102 $false
.sym 56103 $false
.sym 56104 $false
.sym 56113 r_adc_master_rx_buffer_1[3]
.sym 56114 $false
.sym 56115 $false
.sym 56116 $false
.sym 56119 r_adc_master_rx_buffer_1[22]
.sym 56120 $false
.sym 56121 $false
.sym 56122 $false
.sym 56123 $abc$42034$n5736
.sym 56124 blink_simple_LED2.i_clk$2
.sym 56125 $false
.sym 56127 r_adc_master_tx_buffer_1[65][2]
.sym 56130 r_adc_master_tx_buffer_1[67][0]
.sym 56131 r_adc_master_tx_buffer_1[66][0]
.sym 56132 r_adc_master_tx_buffer_1[64][6]
.sym 56206 r_adc_master_rx_buffer_1[21]
.sym 56207 $false
.sym 56208 $false
.sym 56209 $false
.sym 56212 r_adc_master_rx_buffer_1[18]
.sym 56213 $false
.sym 56214 $false
.sym 56215 $false
.sym 56236 r_adc_master_rx_buffer_1[11]
.sym 56237 $false
.sym 56238 $false
.sym 56239 $false
.sym 56246 $abc$42034$n5742
.sym 56247 blink_simple_LED2.i_clk$2
.sym 56248 $false
.sym 56253 r_adc_master_tx_buffer_2[108][5]
.sym 56341 r_adc_master_rx_buffer_1[3]
.sym 56342 $false
.sym 56343 $false
.sym 56344 $false
.sym 56369 $abc$42034$n5735
.sym 56370 blink_simple_LED2.i_clk$2
.sym 56371 $false
.sym 56565 r_adc_master_tx_buffer_1[105][1]
.sym 56566 r_adc_master_tx_buffer_1[109][1]
.sym 56567 r_spi_master_tx_counter[0]
.sym 56568 r_spi_master_tx_counter[2]
.sym 56571 r_adc_master_rx_buffer_1[22]
.sym 56572 $false
.sym 56573 $false
.sym 56574 $false
.sym 56583 r_adc_master_rx_buffer_1[23]
.sym 56584 $false
.sym 56585 $false
.sym 56586 $false
.sym 56589 r_adc_master_rx_buffer_1[17]
.sym 56590 $false
.sym 56591 $false
.sym 56592 $false
.sym 56593 $abc$42034$n5718
.sym 56594 blink_simple_LED2.i_clk$2
.sym 56595 $false
.sym 56600 r_adc_master_tx_buffer_1[84][0]
.sym 56603 r_adc_master_tx_buffer_1[84][6]
.sym 56606 r_adc_master_tx_buffer_1[85][4]
.sym 56607 r_adc_master_tx_buffer_1[84][1]
.sym 56710 $abc$42034$n4597_1
.sym 56711 $abc$42034$n4598_1
.sym 56712 r_spi_master_tx_counter[1]
.sym 56713 $false
.sym 56734 r_adc_master_tx_buffer_2[112][4]
.sym 56735 r_adc_master_tx_buffer_2[116][4]
.sym 56736 r_spi_master_tx_counter[1]
.sym 56737 r_spi_master_tx_counter[2]
.sym 56740 r_adc_master_rx_buffer_1[28]
.sym 56741 $false
.sym 56742 $false
.sym 56743 $false
.sym 56756 $abc$42034$n5758$2
.sym 56757 blink_simple_LED2.i_clk$2
.sym 56758 $false
.sym 56761 r_adc_master_tx_buffer_2[18][2]
.sym 56762 r_adc_master_tx_buffer_2[17][4]
.sym 56763 r_adc_master_tx_buffer_2[17][7]
.sym 56839 r_adc_master_tx_buffer_1[40][5]
.sym 56840 r_adc_master_tx_buffer_1[44][5]
.sym 56841 r_spi_master_tx_counter[3]
.sym 56842 r_spi_master_tx_counter[2]
.sym 56845 r_adc_master_rx_buffer_1[30]
.sym 56846 $false
.sym 56847 $false
.sym 56848 $false
.sym 56879 $abc$42034$n5661
.sym 56880 blink_simple_LED2.i_clk$2
.sym 56881 $false
.sym 56882 $abc$42034$n3990
.sym 56883 r_adc_master_tx_buffer_1[7][4]
.sym 56884 r_adc_master_tx_buffer_1[7][3]
.sym 56886 r_adc_master_tx_buffer_1[5][1]
.sym 56887 r_adc_master_tx_buffer_1[4][4]
.sym 56888 r_adc_master_tx_buffer_1[7][7]
.sym 56889 r_adc_master_tx_buffer_1[5][0]
.sym 56986 r_adc_master_range[3]
.sym 56987 $false
.sym 56988 $false
.sym 56989 $false
.sym 56998 r_adc_master_range[2]
.sym 56999 $false
.sym 57000 $false
.sym 57001 $false
.sym 57002 $abc$42034$n5790
.sym 57003 blink_simple_LED2.i_clk$2
.sym 57004 $false
.sym 57006 $abc$42034$n2731
.sym 57008 r_adc_master_range[3]
.sym 57010 w_adc_master_range_na
.sym 57012 r_adc_master_range[2]
.sym 57085 r_adc_master_rx_buffer_1[7]
.sym 57086 $false
.sym 57087 $false
.sym 57088 $false
.sym 57091 r_adc_master_rx_buffer_1[26]
.sym 57092 $false
.sym 57093 $false
.sym 57094 $false
.sym 57097 r_adc_master_rx_buffer_1[0]
.sym 57098 $false
.sym 57099 $false
.sym 57100 $false
.sym 57103 r_adc_master_rx_buffer_1[10]
.sym 57104 $false
.sym 57105 $false
.sym 57106 $false
.sym 57115 r_adc_master_rx_buffer_1[31]
.sym 57116 $false
.sym 57117 $false
.sym 57118 $false
.sym 57121 r_adc_master_rx_buffer_1[27]
.sym 57122 $false
.sym 57123 $false
.sym 57124 $false
.sym 57125 $abc$42034$n5737
.sym 57126 blink_simple_LED2.i_clk$2
.sym 57127 $false
.sym 57129 $abc$42034$n5256_1
.sym 57131 r_adc_master_tx_buffer_1[16][6]
.sym 57133 r_adc_master_tx_buffer_1[18][0]
.sym 57208 r_adc_master_tx_buffer_1[64][0]
.sym 57209 r_adc_master_tx_buffer_1[68][0]
.sym 57210 r_spi_master_tx_counter[0]
.sym 57211 r_spi_master_tx_counter[2]
.sym 57232 r_adc_master_rx_buffer_1[24]
.sym 57233 $false
.sym 57234 $false
.sym 57235 $false
.sym 57244 r_adc_master_rx_buffer_1[13]
.sym 57245 $false
.sym 57246 $false
.sym 57247 $false
.sym 57248 $abc$42034$n5694
.sym 57249 blink_simple_LED2.i_clk$2
.sym 57250 $false
.sym 57253 $abc$42034$n5254_1
.sym 57257 r_adc_master_tx_buffer_2[64][2]
.sym 57258 r_adc_master_tx_buffer_2[67][6]
.sym 57325 $abc$42034$n5081_1
.sym 57326 r_spi_master_tx_counter[4]
.sym 57327 $abc$42034$n5080_1
.sym 57328 $abc$42034$n2990
.sym 57331 r_adc_master_rx_buffer_1[21]
.sym 57332 $false
.sym 57333 $false
.sym 57334 $false
.sym 57349 r_adc_master_rx_buffer_1[3]
.sym 57350 $false
.sym 57351 $false
.sym 57352 $false
.sym 57361 r_adc_master_rx_buffer_1[9]
.sym 57362 $false
.sym 57363 $false
.sym 57364 $false
.sym 57371 $abc$42034$n5729
.sym 57372 blink_simple_LED2.i_clk$2
.sym 57373 $false
.sym 57374 $abc$42034$n5048_1
.sym 57375 $abc$42034$n3446
.sym 57376 $abc$42034$n5219_1
.sym 57377 $abc$42034$n5052_1
.sym 57378 $abc$42034$n5158_1
.sym 57379 $abc$42034$n4027
.sym 57380 r_adc_master_tx_buffer_1[89][2]
.sym 57381 r_adc_master_tx_buffer_1[91][2]
.sym 57454 r_adc_master_tx_buffer_2[34][2]
.sym 57455 r_adc_master_tx_buffer_2[38][2]
.sym 57456 r_spi_master_tx_counter[2]
.sym 57457 $false
.sym 57460 r_adc_master_rx_buffer_1[12]
.sym 57461 $false
.sym 57462 $false
.sym 57463 $false
.sym 57466 r_adc_master_rx_buffer_1[4]
.sym 57467 $false
.sym 57468 $false
.sym 57469 $false
.sym 57472 r_adc_master_rx_buffer_1[3]
.sym 57473 $false
.sym 57474 $false
.sym 57475 $false
.sym 57484 r_adc_master_rx_buffer_1[8]
.sym 57485 $false
.sym 57486 $false
.sym 57487 $false
.sym 57494 $abc$42034$n5725
.sym 57495 blink_simple_LED2.i_clk$2
.sym 57496 $false
.sym 57497 $abc$42034$n5024_1
.sym 57498 $abc$42034$n5373_1
.sym 57499 $abc$42034$n2787
.sym 57500 $abc$42034$n3623
.sym 57501 $abc$42034$n2793
.sym 57502 $abc$42034$n2792
.sym 57503 r_adc_master_tx_buffer_1[81][2]
.sym 57504 r_adc_master_tx_buffer_1[83][2]
.sym 57571 r_adc_master_tx_buffer_2[32][3]
.sym 57572 r_adc_master_tx_buffer_2[36][3]
.sym 57573 r_spi_master_tx_counter[0]
.sym 57574 r_spi_master_tx_counter[2]
.sym 57583 r_adc_master_tx_buffer_2[41][2]
.sym 57584 r_adc_master_tx_buffer_2[45][2]
.sym 57585 r_spi_master_tx_counter[2]
.sym 57586 $false
.sym 57589 $abc$42034$n2832
.sym 57590 $abc$42034$n2835
.sym 57591 $abc$42034$n2838
.sym 57592 $abc$42034$n2829
.sym 57595 $abc$42034$n2837
.sym 57596 $abc$42034$n2836
.sym 57597 r_spi_master_tx_counter[0]
.sym 57598 $abc$42034$n2825
.sym 57601 $abc$42034$n2840
.sym 57602 $abc$42034$n2839
.sym 57603 r_spi_master_tx_counter[0]
.sym 57604 $abc$42034$n2789
.sym 57607 r_adc_master_rx_buffer_1[18]
.sym 57608 $false
.sym 57609 $false
.sym 57610 $false
.sym 57613 r_adc_master_rx_buffer_1[15]
.sym 57614 $false
.sym 57615 $false
.sym 57616 $false
.sym 57617 $abc$42034$n5739
.sym 57618 blink_simple_LED2.i_clk$2
.sym 57619 $false
.sym 57620 $abc$42034$n3620
.sym 57621 r_adc_master_tx_buffer_2[102][1]
.sym 57622 r_adc_master_tx_buffer_2[101][1]
.sym 57624 r_adc_master_tx_buffer_2[100][6]
.sym 57627 r_adc_master_tx_buffer_2[103][7]
.sym 57700 r_adc_master_tx_buffer_2[56][1]
.sym 57701 r_adc_master_tx_buffer_2[60][1]
.sym 57702 r_spi_master_tx_counter[0]
.sym 57703 r_spi_master_tx_counter[2]
.sym 57712 r_adc_master_tx_buffer_2[35][0]
.sym 57713 r_adc_master_tx_buffer_2[39][0]
.sym 57714 r_spi_master_tx_counter[2]
.sym 57715 $false
.sym 57718 r_adc_master_tx_buffer_1[80][6]
.sym 57719 r_adc_master_tx_buffer_1[84][6]
.sym 57720 r_spi_master_tx_counter[0]
.sym 57721 r_spi_master_tx_counter[2]
.sym 57724 $abc$42034$n5284_1
.sym 57725 r_spi_master_tx_counter[1]
.sym 57726 $abc$42034$n5282_1
.sym 57727 $abc$42034$n4532_1
.sym 57730 r_adc_master_tx_buffer_1[120][7]
.sym 57731 $abc$42034$n2825
.sym 57732 r_spi_master_tx_counter[5]
.sym 57733 $false
.sym 57736 r_adc_master_rx_buffer_1[25]
.sym 57737 $false
.sym 57738 $false
.sym 57739 $false
.sym 57740 $abc$42034$n5744
.sym 57741 blink_simple_LED2.i_clk$2
.sym 57742 $false
.sym 57743 $abc$42034$n5336_1
.sym 57744 $abc$42034$n5159_1
.sym 57745 $abc$42034$n5356
.sym 57746 r_adc_master_tx_buffer_2[107][2]
.sym 57747 r_adc_master_tx_buffer_2[107][7]
.sym 57748 r_adc_master_tx_buffer_2[104][6]
.sym 57750 r_adc_master_tx_buffer_2[107][1]
.sym 57817 r_spi_master_tx_counter[1]
.sym 57818 $abc$42034$n4517_1
.sym 57819 $abc$42034$n4518_1
.sym 57820 $abc$42034$n4514_1
.sym 57823 r_adc_master_tx_buffer_2[96][6]
.sym 57824 r_adc_master_tx_buffer_2[98][6]
.sym 57825 r_spi_master_tx_counter[2]
.sym 57826 r_spi_master_tx_counter[1]
.sym 57829 r_spi_master_tx_counter[0]
.sym 57830 $abc$42034$n4278_1
.sym 57831 $abc$42034$n4279_1
.sym 57832 $abc$42034$n4275_1
.sym 57835 r_adc_master_tx_buffer_1[105][7]
.sym 57836 r_adc_master_tx_buffer_1[109][7]
.sym 57837 r_spi_master_tx_counter[2]
.sym 57838 r_spi_master_tx_counter[0]
.sym 57841 r_adc_master_tx_buffer_1[82][2]
.sym 57842 r_adc_master_tx_buffer_1[83][2]
.sym 57843 r_spi_master_tx_counter[0]
.sym 57844 $false
.sym 57847 r_adc_master_tx_buffer_1[104][7]
.sym 57848 r_adc_master_tx_buffer_1[108][7]
.sym 57849 r_spi_master_tx_counter[0]
.sym 57850 r_spi_master_tx_counter[2]
.sym 57853 r_adc_master_tx_buffer_2[100][6]
.sym 57854 r_adc_master_tx_buffer_2[102][6]
.sym 57855 r_spi_master_tx_counter[1]
.sym 57856 r_spi_master_tx_counter[2]
.sym 57859 r_adc_master_rx_buffer_1[25]
.sym 57860 $false
.sym 57861 $false
.sym 57862 $false
.sym 57863 $abc$42034$n5743
.sym 57864 blink_simple_LED2.i_clk$2
.sym 57865 $false
.sym 57866 $abc$42034$n5215_1
.sym 57867 $abc$42034$n5332_1
.sym 57868 $abc$42034$n3448
.sym 57869 $abc$42034$n5331_1
.sym 57870 $abc$42034$n5330_1
.sym 57871 $abc$42034$n5161_1
.sym 57872 r_adc_master_tx_buffer_1[72][5]
.sym 57873 r_adc_master_tx_buffer_1[74][4]
.sym 57940 $abc$42034$n4162
.sym 57941 $abc$42034$n4163
.sym 57942 r_spi_master_tx_counter[1]
.sym 57943 $abc$42034$n2789
.sym 57946 $abc$42034$n2939
.sym 57947 $abc$42034$n5157_1
.sym 57948 $abc$42034$n5161_1
.sym 57949 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 57952 r_adc_master_tx_buffer_2[75][5]
.sym 57953 r_adc_master_tx_buffer_2[79][5]
.sym 57954 r_spi_master_tx_counter[2]
.sym 57955 r_spi_master_tx_counter[0]
.sym 57958 $abc$42034$n2929
.sym 57959 $abc$42034$n2928
.sym 57960 r_spi_master_tx_counter[2]
.sym 57961 r_spi_master_tx_counter[1]
.sym 57964 r_adc_master_tx_buffer_2[56][2]
.sym 57965 r_adc_master_tx_buffer_2[60][2]
.sym 57966 r_spi_master_tx_counter[2]
.sym 57967 $false
.sym 57970 r_adc_master_rx_buffer_1[21]
.sym 57971 $false
.sym 57972 $false
.sym 57973 $false
.sym 57976 r_adc_master_rx_buffer_1[16]
.sym 57977 $false
.sym 57978 $false
.sym 57979 $false
.sym 57982 r_adc_master_rx_buffer_1[2]
.sym 57983 $false
.sym 57984 $false
.sym 57985 $false
.sym 57986 $abc$42034$n5725
.sym 57987 blink_simple_LED2.i_clk$2
.sym 57988 $false
.sym 57989 $abc$42034$n5340_1
.sym 57990 $abc$42034$n4033
.sym 57991 $abc$42034$n5123_1
.sym 57992 $abc$42034$n4026
.sym 57994 $abc$42034$n3719
.sym 57995 $abc$42034$n3640
.sym 57996 r_temp_tx[1]
.sym 58069 r_adc_master_tx_buffer_1[96][7]
.sym 58070 r_adc_master_tx_buffer_1[100][7]
.sym 58071 r_spi_master_tx_counter[0]
.sym 58072 r_spi_master_tx_counter[2]
.sym 58075 r_adc_master_tx_buffer_1[104][1]
.sym 58076 r_adc_master_tx_buffer_1[108][1]
.sym 58077 r_spi_master_tx_counter[0]
.sym 58078 $abc$42034$n5113_1
.sym 58081 $abc$42034$n2828
.sym 58082 $abc$42034$n5027_1
.sym 58083 $abc$42034$n5035_1
.sym 58084 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 58105 r_adc_master_rx_buffer_1[25]
.sym 58106 $false
.sym 58107 $false
.sym 58108 $false
.sym 58109 $abc$42034$n5720
.sym 58110 blink_simple_LED2.i_clk$2
.sym 58111 $false
.sym 58113 $abc$42034$n3794
.sym 58114 $abc$42034$n4036
.sym 58115 $abc$42034$n5013_1
.sym 58116 $abc$42034$n4038
.sym 58117 $abc$42034$n4654_1
.sym 58118 $abc$42034$n5310_1
.sym 58119 r_adc_master_tx_buffer_2[46][7]
.sym 58192 $abc$42034$n4520_1
.sym 58193 $abc$42034$n4521_1
.sym 58194 r_spi_master_tx_counter[1]
.sym 58195 $false
.sym 58198 $abc$42034$n5285_1
.sym 58199 $abc$42034$n4512_1
.sym 58200 $abc$42034$n4485_1
.sym 58201 r_spi_master_tx_counter[6]
.sym 58204 r_spi_master_tx_counter[4]
.sym 58205 $abc$42034$n4486_1
.sym 58206 r_spi_master_tx_counter[5]
.sym 58207 $abc$42034$n4499_1
.sym 58210 $abc$42034$n4519_1
.sym 58211 $abc$42034$n4522_1
.sym 58212 $abc$42034$n4513_1
.sym 58213 r_spi_master_tx_counter[4]
.sym 58216 $abc$42034$n2884
.sym 58217 $abc$42034$n5047_1
.sym 58218 $abc$42034$n5013_1
.sym 58219 $abc$42034$n5028_1
.sym 58228 $abc$42034$n5209_1
.sym 58229 $abc$42034$n5215_1
.sym 58230 $abc$42034$n5193_1
.sym 58231 $abc$42034$n4088
.sym 58232 $abc$42034$n746
.sym 58233 blink_simple_LED2.i_clk$2
.sym 58234 $false
.sym 58235 $abc$42034$n5057_1
.sym 58236 $abc$42034$n4037
.sym 58238 $abc$42034$n5017_1
.sym 58239 $abc$42034$n5015_1
.sym 58240 $abc$42034$n5016_1
.sym 58241 $abc$42034$n2778
.sym 58242 r_adc_master_tx_buffer_2[82][2]
.sym 58309 $abc$42034$n4213
.sym 58310 r_spi_master_tx_counter[3]
.sym 58311 r_spi_master_tx_counter[4]
.sym 58312 $abc$42034$n5207_1
.sym 58315 $abc$42034$n2982
.sym 58316 $abc$42034$n5311_1
.sym 58317 $abc$42034$n5045_1
.sym 58318 $abc$42034$n2990
.sym 58321 $abc$42034$n5310_1
.sym 58322 $abc$42034$n5059_1
.sym 58323 r_spi_master_tx_counter[0]
.sym 58324 $abc$42034$n2789
.sym 58327 $abc$42034$n2789
.sym 58328 $abc$42034$n5302_1
.sym 58329 $abc$42034$n4645_1
.sym 58330 $abc$42034$n4658_1
.sym 58333 $abc$42034$n4192
.sym 58334 $abc$42034$n5208
.sym 58335 $abc$42034$n2939
.sym 58336 $abc$42034$n4165
.sym 58339 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 58340 $abc$42034$n5051_1
.sym 58341 $abc$42034$n5057_1
.sym 58342 $abc$42034$n5312_1
.sym 58345 r_adc_master_rx_buffer_1[4]
.sym 58346 $false
.sym 58347 $false
.sym 58348 $false
.sym 58355 $abc$42034$n5746
.sym 58356 blink_simple_LED2.i_clk$2
.sym 58357 $false
.sym 58360 $abc$42034$n1740
.sym 58361 $abc$42034$n1742
.sym 58362 $abc$42034$n3283
.sym 58363 r_adc_master_tx_buffer_1[65][0]
.sym 58364 r_adc_master_tx_buffer_1[64][4]
.sym 58365 r_adc_master_tx_buffer_1[66][5]
.sym 58432 r_adc_master_tx_buffer_1[19][5]
.sym 58433 r_adc_master_tx_buffer_1[23][5]
.sym 58434 r_spi_master_tx_counter[2]
.sym 58435 r_spi_master_tx_counter[0]
.sym 58438 r_adc_master_tx_buffer_1[66][5]
.sym 58439 r_adc_master_tx_buffer_1[70][5]
.sym 58440 r_spi_master_tx_counter[0]
.sym 58441 r_spi_master_tx_counter[2]
.sym 58444 r_spi_master_tx_counter[1]
.sym 58445 $abc$42034$n3484
.sym 58446 $abc$42034$n3485
.sym 58447 $abc$42034$n2801
.sym 58450 r_adc_master_tx_buffer_1[65][0]
.sym 58451 r_adc_master_tx_buffer_1[69][0]
.sym 58452 r_spi_master_tx_counter[2]
.sym 58453 r_spi_master_tx_counter[0]
.sym 58462 r_adc_master_rx_buffer_1[26]
.sym 58463 $false
.sym 58464 $false
.sym 58465 $false
.sym 58468 r_adc_master_rx_buffer_1[13]
.sym 58469 $false
.sym 58470 $false
.sym 58471 $false
.sym 58474 r_adc_master_rx_buffer_1[30]
.sym 58475 $false
.sym 58476 $false
.sym 58477 $false
.sym 58478 $abc$42034$n5702
.sym 58479 blink_simple_LED2.i_clk$2
.sym 58480 $false
.sym 58481 $abc$42034$n4126
.sym 58482 $abc$42034$n4627_1
.sym 58483 $abc$42034$n3488
.sym 58484 $abc$42034$n3492
.sym 58485 $abc$42034$n3288
.sym 58486 $abc$42034$n77
.sym 58487 $abc$42034$n3481
.sym 58488 r_adc_master_tx_buffer_2[67][4]
.sym 58555 $abc$42034$n2855
.sym 58556 $abc$42034$n5303_1
.sym 58557 $abc$42034$n4671_1
.sym 58558 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 58561 $abc$42034$n2926
.sym 58562 $abc$42034$n2913
.sym 58563 $abc$42034$n5050_1
.sym 58564 $abc$42034$n2939
.sym 58567 $abc$42034$n4197
.sym 58568 $abc$42034$n4198
.sym 58569 $abc$42034$n5211_1
.sym 58570 r_spi_master_tx_counter[1]
.sym 58573 $abc$42034$n3
.sym 58574 $abc$42034$n71
.sym 58575 $false
.sym 58576 $false
.sym 58585 r_spi_master_tx_counter[4]
.sym 58586 $abc$42034$n4193
.sym 58587 r_spi_master_tx_counter[3]
.sym 58588 $abc$42034$n4199
.sym 58591 r_adc_master_rx_buffer_1[3]
.sym 58592 $false
.sym 58593 $false
.sym 58594 $false
.sym 58597 r_adc_master_rx_buffer_1[15]
.sym 58598 $false
.sym 58599 $false
.sym 58600 $false
.sym 58601 $abc$42034$n5673
.sym 58602 blink_simple_LED2.i_clk$2
.sym 58603 $false
.sym 58604 $abc$42034$n4020
.sym 58605 $abc$42034$n3613
.sym 58606 $abc$42034$n3058
.sym 58608 $abc$42034$n3482
.sym 58609 $abc$42034$n3048_1
.sym 58611 r_adc_master_configured
.sym 58678 r_spi_master_tx_counter[1]
.sym 58679 $abc$42034$n3981
.sym 58680 $abc$42034$n3982
.sym 58681 $abc$42034$n3978
.sym 58684 $abc$42034$n3056
.sym 58685 $abc$42034$n3057
.sym 58686 r_spi_master_tx_counter[1]
.sym 58687 $false
.sym 58690 r_spi_master_tx_counter[6]
.sym 58691 r_spi_master_tx_counter[5]
.sym 58692 $false
.sym 58693 $false
.sym 58696 $abc$42034$n4589_1
.sym 58697 r_spi_master_tx_counter[3]
.sym 58698 $abc$42034$n4602_1
.sym 58699 $abc$42034$n2939
.sym 58702 r_adc_master_tx_buffer_2[57][4]
.sym 58703 r_adc_master_tx_buffer_2[61][4]
.sym 58704 r_spi_master_tx_counter[2]
.sym 58705 r_spi_master_tx_counter[0]
.sym 58708 $abc$42034$n4596_1
.sym 58709 $abc$42034$n4599_1
.sym 58710 $abc$42034$n4590_1
.sym 58711 $abc$42034$n4593_1
.sym 58714 r_adc_master_tx_buffer_1[104][3]
.sym 58715 r_adc_master_tx_buffer_1[108][3]
.sym 58716 r_spi_master_tx_counter[0]
.sym 58717 r_spi_master_tx_counter[2]
.sym 58720 r_adc_master_rx_buffer_1[26]
.sym 58721 $false
.sym 58722 $false
.sym 58723 $false
.sym 58724 $abc$42034$n5723
.sym 58725 blink_simple_LED2.i_clk$2
.sym 58726 $false
.sym 58727 $abc$42034$n3612
.sym 58728 $abc$42034$n4088
.sym 58729 $abc$42034$n4116
.sym 58730 $abc$42034$n5068_1
.sym 58732 $abc$42034$n3536
.sym 58733 $abc$42034$n4492_1
.sym 58734 r_adc_master_tx_buffer_1[82][7]
.sym 58807 $abc$42034$n3551
.sym 58808 $abc$42034$n3538
.sym 58809 r_spi_master_tx_counter[3]
.sym 58810 $abc$42034$n2939
.sym 58813 $abc$42034$n5088_1
.sym 58814 $abc$42034$n5098_1
.sym 58815 $abc$42034$n5082_1
.sym 58816 $abc$42034$n3536
.sym 58819 $abc$42034$n5165_1
.sym 58820 $abc$42034$n3983
.sym 58821 $abc$42034$n5153_1
.sym 58822 $abc$42034$n3906
.sym 58825 $abc$42034$n5296_1
.sym 58826 $abc$42034$n5304_1
.sym 58827 $abc$42034$n4484_1
.sym 58828 $abc$42034$n4533_1
.sym 58831 $abc$42034$n4376_1
.sym 58832 $abc$42034$n5260_1
.sym 58833 $abc$42034$n4272_1
.sym 58834 $abc$42034$n5241_1
.sym 58843 $abc$42034$n5068_1
.sym 58844 $abc$42034$n3117
.sym 58845 $abc$42034$n2992
.sym 58846 $abc$42034$n5319_1
.sym 58847 $abc$42034$n746
.sym 58848 blink_simple_LED2.i_clk$2
.sym 58849 $false
.sym 58850 $abc$42034$n5186_1
.sym 58851 $abc$42034$n5269_1
.sym 58852 $abc$42034$n3983
.sym 58853 $abc$42034$n3545
.sym 58854 $abc$42034$n3111
.sym 58855 $abc$42034$n5270_1
.sym 58856 $abc$42034$n3116
.sym 58857 r_adc_master_tx_buffer_2[107][3]
.sym 58930 r_adc_master_tx_buffer_2[91][0]
.sym 58931 r_adc_master_tx_buffer_2[95][0]
.sym 58932 r_spi_master_tx_counter[2]
.sym 58933 r_spi_master_tx_counter[0]
.sym 58936 $abc$42034$n3541
.sym 58937 $abc$42034$n3540
.sym 58938 r_spi_master_tx_counter[1]
.sym 58939 $false
.sym 58942 $abc$42034$n3545
.sym 58943 $abc$42034$n3548
.sym 58944 $abc$42034$n3539
.sym 58945 $abc$42034$n3542
.sym 58948 $abc$42034$n3544
.sym 58949 $abc$42034$n3543
.sym 58950 r_spi_master_tx_counter[1]
.sym 58951 r_spi_master_tx_counter[4]
.sym 58954 r_adc_master_tx_buffer_1[97][7]
.sym 58955 r_adc_master_tx_buffer_1[101][7]
.sym 58956 r_spi_master_tx_counter[2]
.sym 58957 r_spi_master_tx_counter[0]
.sym 58960 r_adc_master_rx_buffer_1[7]
.sym 58961 $false
.sym 58962 $false
.sym 58963 $false
.sym 58966 r_adc_master_rx_buffer_1[3]
.sym 58967 $false
.sym 58968 $false
.sym 58969 $false
.sym 58970 $abc$42034$n5750
.sym 58971 blink_simple_LED2.i_clk$2
.sym 58972 $false
.sym 58973 $abc$42034$n3487
.sym 58974 $abc$42034$n4124
.sym 58975 $abc$42034$n746
.sym 58976 $abc$42034$n4117
.sym 58977 $abc$42034$n5185_1
.sym 58978 $abc$42034$n5072_1
.sym 58979 r_adc_master_tx_buffer_2[111][3]
.sym 59047 $abc$42034$n4378_1
.sym 59048 $abc$42034$n5254_1
.sym 59049 $abc$42034$n4391_1
.sym 59050 $abc$42034$n5376_1
.sym 59053 $abc$42034$n5375_1
.sym 59054 $abc$42034$n5249_1
.sym 59055 r_spi_master_tx_counter[0]
.sym 59056 $abc$42034$n2825
.sym 59059 $abc$42034$n5072_1
.sym 59060 $abc$42034$n3145
.sym 59061 $abc$42034$n3172
.sym 59062 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 59065 $abc$42034$n3186
.sym 59066 $abc$42034$n3173
.sym 59067 r_spi_master_tx_counter[3]
.sym 59068 $abc$42034$n2939
.sym 59071 $abc$42034$n2883
.sym 59072 $abc$42034$n5251_1
.sym 59073 $abc$42034$n4404_1
.sym 59074 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 59077 r_adc_master_tx_buffer_2[75][3]
.sym 59078 r_adc_master_tx_buffer_2[79][3]
.sym 59079 r_spi_master_tx_counter[2]
.sym 59080 r_spi_master_tx_counter[0]
.sym 59089 r_adc_master_rx_buffer_1[3]
.sym 59090 $false
.sym 59091 $false
.sym 59092 $false
.sym 59093 $abc$42034$n5747
.sym 59094 blink_simple_LED2.i_clk$2
.sym 59095 $false
.sym 59096 $abc$42034$n2784
.sym 59097 $abc$42034$n3110
.sym 59098 $abc$42034$n3105
.sym 59099 $abc$42034$n5202_1
.sym 59100 $abc$42034$n5067_1
.sym 59102 $abc$42034$n2780
.sym 59103 r_adc_master_tx_buffer_2[100][3]
.sym 59170 r_adc_master_tx_buffer_2[89][3]
.sym 59171 r_adc_master_tx_buffer_2[93][3]
.sym 59172 r_spi_master_tx_counter[2]
.sym 59173 r_spi_master_tx_counter[0]
.sym 59176 $abc$42034$n3159
.sym 59177 $abc$42034$n3146
.sym 59178 r_spi_master_tx_counter[4]
.sym 59179 $abc$42034$n2883
.sym 59182 r_adc_master_tx_buffer_1[82][5]
.sym 59183 r_adc_master_tx_buffer_1[86][5]
.sym 59184 r_spi_master_tx_counter[0]
.sym 59185 r_spi_master_tx_counter[2]
.sym 59188 $abc$42034$n3178
.sym 59189 $abc$42034$n3179
.sym 59190 r_spi_master_tx_counter[1]
.sym 59191 r_spi_master_tx_counter[4]
.sym 59194 r_adc_master_tx_buffer_2[90][0]
.sym 59195 r_adc_master_tx_buffer_2[94][0]
.sym 59196 r_spi_master_tx_counter[0]
.sym 59197 r_spi_master_tx_counter[2]
.sym 59200 r_adc_master_rx_buffer_1[13]
.sym 59201 $false
.sym 59202 $false
.sym 59203 $false
.sym 59206 r_adc_master_rx_buffer_1[8]
.sym 59207 $false
.sym 59208 $false
.sym 59209 $false
.sym 59212 r_adc_master_rx_buffer_1[15]
.sym 59213 $false
.sym 59214 $false
.sym 59215 $false
.sym 59216 $abc$42034$n5704
.sym 59217 blink_simple_LED2.i_clk$2
.sym 59218 $false
.sym 59219 $abc$42034$n3547
.sym 59220 $abc$42034$n5018_1
.sym 59221 $abc$42034$n4049
.sym 59222 $abc$42034$n5019_1
.sym 59223 r_adc_master_tx_buffer_2[106][4]
.sym 59224 r_adc_master_tx_buffer_2[107][4]
.sym 59226 r_adc_master_tx_buffer_2[105][0]
.sym 59293 r_adc_master_tx_buffer_2[56][4]
.sym 59294 r_adc_master_tx_buffer_2[60][4]
.sym 59295 r_spi_master_tx_counter[0]
.sym 59296 r_spi_master_tx_counter[2]
.sym 59299 r_adc_master_rx_buffer_1[17]
.sym 59300 $false
.sym 59301 $false
.sym 59302 $false
.sym 59305 r_adc_master_rx_buffer_1[26]
.sym 59306 $false
.sym 59307 $false
.sym 59308 $false
.sym 59311 r_adc_master_rx_buffer_1[8]
.sym 59312 $false
.sym 59313 $false
.sym 59314 $false
.sym 59323 r_adc_master_rx_buffer_1[19]
.sym 59324 $false
.sym 59325 $false
.sym 59326 $false
.sym 59329 r_adc_master_rx_buffer_1[11]
.sym 59330 $false
.sym 59331 $false
.sym 59332 $false
.sym 59339 $abc$42034$n5752
.sym 59340 blink_simple_LED2.i_clk$2
.sym 59341 $false
.sym 59342 $abc$42034$n3324
.sym 59343 $abc$42034$n3322
.sym 59344 $abc$42034$n5050_1
.sym 59345 $abc$42034$n2546
.sym 59346 $abc$42034$n5053_1
.sym 59347 spiMasterADC.r_CS_Inactive_Count[1]
.sym 59348 spiMasterADC.r_CS_Inactive_Count[0]
.sym 59349 spiMasterADC.r_CS_Inactive_Count[2]
.sym 59416 $abc$42034$n4381_1
.sym 59417 $abc$42034$n4380_1
.sym 59418 r_spi_master_tx_counter[2]
.sym 59419 r_spi_master_tx_counter[1]
.sym 59428 $abc$42034$n4379_1
.sym 59429 $abc$42034$n4382_1
.sym 59430 $abc$42034$n4383_1
.sym 59431 $abc$42034$n2801
.sym 59434 r_adc_master_tx_buffer_1[0][6]
.sym 59435 r_adc_master_tx_buffer_1[4][6]
.sym 59436 r_spi_master_tx_counter[2]
.sym 59437 $abc$42034$n2779
.sym 59446 $abc$42034$n4203
.sym 59447 $abc$42034$n4204
.sym 59448 r_spi_master_tx_counter[1]
.sym 59449 $abc$42034$n4200
.sym 59452 r_adc_master_rx_buffer_1[8]
.sym 59453 $false
.sym 59454 $false
.sym 59455 $false
.sym 59462 $abc$42034$n5734
.sym 59463 blink_simple_LED2.i_clk$2
.sym 59464 $false
.sym 59467 $abc$42034$n2551
.sym 59468 $abc$42034$n3595
.sym 59469 r_adc_master_tx_buffer_1[109][4]
.sym 59471 r_adc_master_tx_buffer_1[110][1]
.sym 59472 r_adc_master_tx_buffer_1[108][2]
.sym 59545 r_adc_master_tx_buffer_1[80][5]
.sym 59546 r_adc_master_tx_buffer_1[84][5]
.sym 59547 r_spi_master_tx_counter[0]
.sym 59548 r_spi_master_tx_counter[2]
.sym 59551 $abc$42034$n4201
.sym 59552 $abc$42034$n4202
.sym 59553 r_spi_master_tx_counter[1]
.sym 59554 r_spi_master_tx_counter[4]
.sym 59557 $abc$42034$n2825
.sym 59558 r_adc_master_tx_buffer_2[120][0]
.sym 59559 $false
.sym 59560 $false
.sym 59563 r_adc_master_rx_buffer_1[14]
.sym 59564 $false
.sym 59565 $false
.sym 59566 $false
.sym 59569 r_adc_master_rx_buffer_1[29]
.sym 59570 $false
.sym 59571 $false
.sym 59572 $false
.sym 59585 $abc$42034$n5686
.sym 59586 blink_simple_LED2.i_clk$2
.sym 59587 $false
.sym 59588 $abc$42034$n4590_1
.sym 59589 $abc$42034$n5527
.sym 59590 $abc$42034$n5623
.sym 59591 $abc$42034$n4118
.sym 59592 $abc$42034$n2776
.sym 59593 $abc$42034$n3744
.sym 59594 r_adc_master_tx_buffer_1[84][5]
.sym 59595 r_adc_master_tx_buffer_1[85][1]
.sym 59668 r_adc_master_rx_buffer_1[27]
.sym 59669 $false
.sym 59670 $false
.sym 59671 $false
.sym 59674 r_adc_master_rx_buffer_1[15]
.sym 59675 $false
.sym 59676 $false
.sym 59677 $false
.sym 59680 r_adc_master_rx_buffer_1[1]
.sym 59681 $false
.sym 59682 $false
.sym 59683 $false
.sym 59698 r_adc_master_rx_buffer_1[17]
.sym 59699 $false
.sym 59700 $false
.sym 59701 $false
.sym 59704 r_adc_master_rx_buffer_1[18]
.sym 59705 $false
.sym 59706 $false
.sym 59707 $false
.sym 59708 $abc$42034$n5699
.sym 59709 blink_simple_LED2.i_clk$2
.sym 59710 $false
.sym 59712 $abc$42034$n4320_1
.sym 59714 $abc$42034$n5188_1
.sym 59716 $abc$42034$n5201
.sym 59717 r_adc_master_tx_buffer_1[40][0]
.sym 59785 r_adc_master_tx_buffer_2[25][5]
.sym 59786 r_adc_master_tx_buffer_2[29][5]
.sym 59787 r_spi_master_tx_counter[0]
.sym 59788 r_spi_master_tx_counter[2]
.sym 59791 r_adc_master_tx_buffer_2[25][7]
.sym 59792 r_adc_master_tx_buffer_2[29][7]
.sym 59793 r_spi_master_tx_counter[2]
.sym 59794 r_spi_master_tx_counter[0]
.sym 59797 r_adc_master_tx_buffer_2[24][5]
.sym 59798 r_adc_master_tx_buffer_2[28][5]
.sym 59799 r_spi_master_tx_counter[0]
.sym 59800 $abc$42034$n5203
.sym 59803 $abc$42034$n4641_1
.sym 59804 $abc$42034$n4642_1
.sym 59805 $abc$42034$n4633_1
.sym 59806 r_spi_master_tx_counter[4]
.sym 59809 r_adc_master_tx_buffer_2[8][7]
.sym 59810 r_adc_master_tx_buffer_2[12][7]
.sym 59811 r_spi_master_tx_counter[0]
.sym 59812 r_spi_master_tx_counter[2]
.sym 59815 r_adc_master_rx_buffer_1[29]
.sym 59816 $false
.sym 59817 $false
.sym 59818 $false
.sym 59821 r_adc_master_rx_buffer_1[7]
.sym 59822 $false
.sym 59823 $false
.sym 59824 $false
.sym 59827 r_adc_master_rx_buffer_1[23]
.sym 59828 $false
.sym 59829 $false
.sym 59830 $false
.sym 59831 $abc$42034$n5736
.sym 59832 blink_simple_LED2.i_clk$2
.sym 59833 $false
.sym 59834 $abc$42034$n4591_1
.sym 59835 $abc$42034$n3614
.sym 59836 $abc$42034$n3615
.sym 59837 r_adc_master_tx_buffer_2[88][4]
.sym 59838 r_adc_master_tx_buffer_2[88][7]
.sym 59839 r_adc_master_tx_buffer_2[88][6]
.sym 59840 r_adc_master_tx_buffer_2[89][2]
.sym 59908 r_adc_master_rx_buffer_1[21]
.sym 59909 $false
.sym 59910 $false
.sym 59911 $false
.sym 59926 r_adc_master_rx_buffer_1[20]
.sym 59927 $false
.sym 59928 $false
.sym 59929 $false
.sym 59932 r_adc_master_rx_buffer_1[24]
.sym 59933 $false
.sym 59934 $false
.sym 59935 $false
.sym 59938 r_adc_master_rx_buffer_1[26]
.sym 59939 $false
.sym 59940 $false
.sym 59941 $false
.sym 59944 r_adc_master_rx_buffer_1[11]
.sym 59945 $false
.sym 59946 $false
.sym 59947 $false
.sym 59950 r_adc_master_rx_buffer_1[28]
.sym 59951 $false
.sym 59952 $false
.sym 59953 $false
.sym 59954 $abc$42034$n5744
.sym 59955 blink_simple_LED2.i_clk$2
.sym 59956 $false
.sym 59959 $abc$42034$n5141_1
.sym 59963 r_adc_master_tx_buffer_2[94][2]
.sym 59964 r_adc_master_tx_buffer_2[92][4]
.sym 60037 r_adc_master_tx_buffer_2[24][7]
.sym 60038 r_adc_master_tx_buffer_2[28][7]
.sym 60039 r_spi_master_tx_counter[0]
.sym 60040 r_spi_master_tx_counter[2]
.sym 60049 r_adc_master_rx_buffer_1[10]
.sym 60050 $false
.sym 60051 $false
.sym 60052 $false
.sym 60055 r_adc_master_rx_buffer_1[21]
.sym 60056 $false
.sym 60057 $false
.sym 60058 $false
.sym 60067 r_adc_master_rx_buffer_1[23]
.sym 60068 $false
.sym 60069 $false
.sym 60070 $false
.sym 60073 r_adc_master_rx_buffer_1[31]
.sym 60074 $false
.sym 60075 $false
.sym 60076 $false
.sym 60077 $abc$42034$n5735
.sym 60078 blink_simple_LED2.i_clk$2
.sym 60079 $false
.sym 60080 $abc$42034$n3236
.sym 60081 $abc$42034$n3486
.sym 60082 r_adc_master_tx_buffer_1[92][2]
.sym 60083 r_adc_master_tx_buffer_1[93][1]
.sym 60084 r_adc_master_tx_buffer_1[92][6]
.sym 60086 r_adc_master_tx_buffer_1[95][6]
.sym 60154 r_adc_master_tx_buffer_2[26][3]
.sym 60155 r_adc_master_tx_buffer_2[30][3]
.sym 60156 r_spi_master_tx_counter[0]
.sym 60157 r_spi_master_tx_counter[2]
.sym 60160 r_adc_master_tx_buffer_1[65][2]
.sym 60161 r_adc_master_tx_buffer_1[69][2]
.sym 60162 r_spi_master_tx_counter[2]
.sym 60163 r_spi_master_tx_counter[0]
.sym 60166 $abc$42034$n3165
.sym 60167 $abc$42034$n3164
.sym 60168 r_spi_master_tx_counter[1]
.sym 60169 r_spi_master_tx_counter[3]
.sym 60172 r_adc_master_tx_buffer_1[64][6]
.sym 60173 r_adc_master_tx_buffer_1[68][6]
.sym 60174 r_spi_master_tx_counter[2]
.sym 60175 $false
.sym 60178 r_spi_master_tx_counter[5]
.sym 60179 $abc$42034$n1382
.sym 60180 $abc$42034$n3224
.sym 60181 $abc$42034$n3230
.sym 60184 r_adc_master_tx_buffer_2[104][5]
.sym 60185 r_adc_master_tx_buffer_2[108][5]
.sym 60186 r_spi_master_tx_counter[0]
.sym 60187 r_spi_master_tx_counter[2]
.sym 60190 r_adc_master_rx_buffer_1[5]
.sym 60191 $false
.sym 60192 $false
.sym 60193 $false
.sym 60196 r_adc_master_rx_buffer_1[23]
.sym 60197 $false
.sym 60198 $false
.sym 60199 $false
.sym 60200 $abc$42034$n5644
.sym 60201 blink_simple_LED2.i_clk$2
.sym 60202 $false
.sym 60205 $abc$42034$n3833
.sym 60206 r_adc_master_tx_buffer_2[21][5]
.sym 60207 r_adc_master_tx_buffer_2[21][1]
.sym 60283 r_adc_master_rx_buffer_1[18]
.sym 60284 $false
.sym 60285 $false
.sym 60286 $false
.sym 60301 r_adc_master_rx_buffer_1[0]
.sym 60302 $false
.sym 60303 $false
.sym 60304 $false
.sym 60307 r_adc_master_rx_buffer_1[8]
.sym 60308 $false
.sym 60309 $false
.sym 60310 $false
.sym 60313 r_adc_master_rx_buffer_1[30]
.sym 60314 $false
.sym 60315 $false
.sym 60316 $false
.sym 60323 $abc$42034$n5692
.sym 60324 blink_simple_LED2.i_clk$2
.sym 60325 $false
.sym 60326 r_adc_master_tx_buffer_2[92][7]
.sym 60424 r_adc_master_rx_buffer_1[29]
.sym 60425 $false
.sym 60426 $false
.sym 60427 $false
.sym 60446 $abc$42034$n5756$2
.sym 60447 blink_simple_LED2.i_clk$2
.sym 60448 $false
.sym 60551 $abc$42034$n3758
.sym 60553 r_adc_master_tx_buffer_2[33][1]
.sym 60675 blink_simple_LED2.i_clk
.sym 60679 r_adc_master_tx_buffer_2[77][6]
.sym 60680 r_adc_master_tx_buffer_2[78][6]
.sym 60683 r_adc_master_tx_buffer_2[76][6]
.sym 60787 r_adc_master_rx_buffer_1[24]
.sym 60788 $false
.sym 60789 $false
.sym 60790 $false
.sym 60805 r_adc_master_rx_buffer_1[30]
.sym 60806 $false
.sym 60807 $false
.sym 60808 $false
.sym 60823 r_adc_master_rx_buffer_1[20]
.sym 60824 $false
.sym 60825 $false
.sym 60826 $false
.sym 60829 r_adc_master_rx_buffer_1[25]
.sym 60830 $false
.sym 60831 $false
.sym 60832 $false
.sym 60833 $abc$42034$n5704
.sym 60834 blink_simple_LED2.i_clk$2
.sym 60835 $false
.sym 60836 r_adc_master_tx_buffer_1[67][1]
.sym 60922 r_adc_master_rx_buffer_1[10]
.sym 60923 $false
.sym 60924 $false
.sym 60925 $false
.sym 60928 r_adc_master_rx_buffer_1[20]
.sym 60929 $false
.sym 60930 $false
.sym 60931 $false
.sym 60934 r_adc_master_rx_buffer_1[23]
.sym 60935 $false
.sym 60936 $false
.sym 60937 $false
.sym 60956 $abc$42034$n5733
.sym 60957 blink_simple_LED2.i_clk$2
.sym 60958 $false
.sym 60959 r_adc_master_tx_buffer_2[35][6]
.sym 60963 r_adc_master_tx_buffer_2[35][2]
.sym 60964 r_adc_master_tx_buffer_2[34][3]
.sym 60965 r_adc_master_tx_buffer_2[33][2]
.sym 61033 r_adc_master_tx_buffer_2[17][4]
.sym 61034 r_adc_master_tx_buffer_2[21][4]
.sym 61035 r_spi_master_tx_counter[2]
.sym 61036 r_spi_master_tx_counter[0]
.sym 61039 r_adc_master_rx_buffer_1[4]
.sym 61040 $false
.sym 61041 $false
.sym 61042 $false
.sym 61045 r_adc_master_rx_buffer_1[3]
.sym 61046 $false
.sym 61047 $false
.sym 61048 $false
.sym 61057 r_adc_master_rx_buffer_1[17]
.sym 61058 $false
.sym 61059 $false
.sym 61060 $false
.sym 61063 r_adc_master_rx_buffer_1[28]
.sym 61064 $false
.sym 61065 $false
.sym 61066 $false
.sym 61069 r_adc_master_rx_buffer_1[7]
.sym 61070 $false
.sym 61071 $false
.sym 61072 $false
.sym 61075 r_adc_master_rx_buffer_1[16]
.sym 61076 $false
.sym 61077 $false
.sym 61078 $false
.sym 61079 $abc$42034$n5654
.sym 61080 blink_simple_LED2.i_clk$2
.sym 61081 $false
.sym 61082 $abc$42034$n2830
.sym 61083 $abc$42034$n4307_1
.sym 61086 $abc$42034$n3656
.sym 61088 r_adc_master_tx_buffer_1[53][1]
.sym 61089 r_adc_master_tx_buffer_1[55][6]
.sym 61162 r_adc_master_last_range[2]
.sym 61163 r_adc_master_last_range[3]
.sym 61164 $false
.sym 61165 $false
.sym 61174 $abc$42034$n2744
.sym 61175 r_adc_master_range[3]
.sym 61176 $abc$42034$n5790
.sym 61177 r_adc_master_last_range[3]
.sym 61186 $abc$42034$n2744
.sym 61187 w_adc_master_range_na
.sym 61188 $abc$42034$n3308
.sym 61189 $abc$42034$n3316
.sym 61198 $abc$42034$n2744
.sym 61199 r_adc_master_range[2]
.sym 61200 $abc$42034$n5790
.sym 61201 r_adc_master_last_range[2]
.sym 61202 $true
.sym 61203 blink_simple_LED2.i_clk$2
.sym 61204 $abc$42034$n69
.sym 61205 $abc$42034$n2865
.sym 61207 $abc$42034$n4305_1
.sym 61208 $abc$42034$n4306_1
.sym 61209 $abc$42034$n2867
.sym 61210 $abc$42034$n4557_1
.sym 61211 r_adc_master_tx_buffer_2[19][2]
.sym 61212 r_adc_master_tx_buffer_2[16][6]
.sym 61285 r_adc_master_tx_buffer_1[16][6]
.sym 61286 r_adc_master_tx_buffer_1[20][6]
.sym 61287 r_spi_master_tx_counter[1]
.sym 61288 $abc$42034$n5255_1
.sym 61297 r_adc_master_rx_buffer_1[30]
.sym 61298 $false
.sym 61299 $false
.sym 61300 $false
.sym 61309 r_adc_master_rx_buffer_1[8]
.sym 61310 $false
.sym 61311 $false
.sym 61312 $false
.sym 61325 $abc$42034$n5644
.sym 61326 blink_simple_LED2.i_clk$2
.sym 61327 $false
.sym 61328 $abc$42034$n2801
.sym 61329 r_adc_master_tx_buffer_1[24][3]
.sym 61331 r_adc_master_tx_buffer_1[27][4]
.sym 61332 r_adc_master_tx_buffer_1[27][5]
.sym 61333 r_adc_master_tx_buffer_1[24][6]
.sym 61334 r_adc_master_tx_buffer_1[25][5]
.sym 61335 r_adc_master_tx_buffer_1[25][4]
.sym 61414 $abc$42034$n5256_1
.sym 61415 $abc$42034$n5253_1
.sym 61416 r_spi_master_tx_counter[0]
.sym 61417 $abc$42034$n2823
.sym 61438 r_adc_master_rx_buffer_1[26]
.sym 61439 $false
.sym 61440 $false
.sym 61441 $false
.sym 61444 r_adc_master_rx_buffer_1[6]
.sym 61445 $false
.sym 61446 $false
.sym 61447 $false
.sym 61448 $abc$42034$n5745
.sym 61449 blink_simple_LED2.i_clk$2
.sym 61450 $false
.sym 61452 $abc$42034$n5384_1
.sym 61453 $abc$42034$n4463_1
.sym 61454 $abc$42034$n2831
.sym 61455 $abc$42034$n2829
.sym 61456 r_adc_master_tx_buffer_2[97][6]
.sym 61525 r_adc_master_tx_buffer_1[91][2]
.sym 61526 r_adc_master_tx_buffer_1[95][2]
.sym 61527 r_spi_master_tx_counter[0]
.sym 61528 r_spi_master_tx_counter[2]
.sym 61531 $abc$42034$n3448
.sym 61532 $abc$42034$n3447
.sym 61533 r_spi_master_tx_counter[1]
.sym 61534 r_spi_master_tx_counter[0]
.sym 61537 $abc$42034$n4228
.sym 61538 $abc$42034$n5373_1
.sym 61539 $abc$42034$n4234_1
.sym 61540 $abc$42034$n2990
.sym 61543 r_adc_master_tx_buffer_1[89][2]
.sym 61544 r_adc_master_tx_buffer_1[93][2]
.sym 61545 r_spi_master_tx_counter[0]
.sym 61546 r_spi_master_tx_counter[2]
.sym 61549 r_adc_master_tx_buffer_1[115][4]
.sym 61550 r_adc_master_tx_buffer_1[119][4]
.sym 61551 r_spi_master_tx_counter[1]
.sym 61552 r_spi_master_tx_counter[2]
.sym 61555 $abc$42034$n4028
.sym 61556 $abc$42034$n4029
.sym 61557 r_spi_master_tx_counter[1]
.sym 61558 $false
.sym 61561 r_adc_master_rx_buffer_1[18]
.sym 61562 $false
.sym 61563 $false
.sym 61564 $false
.sym 61567 r_adc_master_rx_buffer_1[2]
.sym 61568 $false
.sym 61569 $false
.sym 61570 $false
.sym 61571 $abc$42034$n5707
.sym 61572 blink_simple_LED2.i_clk$2
.sym 61573 $false
.sym 61577 $abc$42034$n5216_1
.sym 61578 $abc$42034$n4276_1
.sym 61579 r_adc_master_tx_buffer_1[66][6]
.sym 61580 r_adc_master_tx_buffer_1[65][4]
.sym 61648 $abc$42034$n2801
.sym 61649 $abc$42034$n5308_1
.sym 61650 $abc$42034$n2787
.sym 61651 r_spi_master_tx_counter[5]
.sym 61654 $abc$42034$n5217_1
.sym 61655 $abc$42034$n5372_1
.sym 61656 r_spi_master_tx_counter[1]
.sym 61657 $abc$42034$n2823
.sym 61660 $abc$42034$n2792
.sym 61661 $abc$42034$n2793
.sym 61662 r_spi_master_tx_counter[1]
.sym 61663 $abc$42034$n2788
.sym 61666 r_spi_master_tx_counter[1]
.sym 61667 $abc$42034$n3624
.sym 61668 $abc$42034$n3625
.sym 61669 $abc$42034$n2801
.sym 61672 r_adc_master_tx_buffer_2[75][2]
.sym 61673 r_adc_master_tx_buffer_2[79][2]
.sym 61674 r_spi_master_tx_counter[2]
.sym 61675 r_spi_master_tx_counter[0]
.sym 61678 r_adc_master_tx_buffer_2[74][2]
.sym 61679 r_adc_master_tx_buffer_2[78][2]
.sym 61680 r_spi_master_tx_counter[0]
.sym 61681 r_spi_master_tx_counter[2]
.sym 61684 r_adc_master_rx_buffer_1[18]
.sym 61685 $false
.sym 61686 $false
.sym 61687 $false
.sym 61690 r_adc_master_rx_buffer_1[2]
.sym 61691 $false
.sym 61692 $false
.sym 61693 $false
.sym 61694 $abc$42034$n5702
.sym 61695 blink_simple_LED2.i_clk$2
.sym 61696 $false
.sym 61697 $abc$42034$n3766
.sym 61698 $abc$42034$n4410_1
.sym 61699 r_adc_master_tx_buffer_1[118][7]
.sym 61700 r_adc_master_tx_buffer_1[119][5]
.sym 61701 r_adc_master_tx_buffer_1[116][1]
.sym 61702 r_adc_master_tx_buffer_1[119][7]
.sym 61703 r_adc_master_tx_buffer_1[117][7]
.sym 61704 r_adc_master_tx_buffer_1[118][2]
.sym 61771 $abc$42034$n3622
.sym 61772 $abc$42034$n3621
.sym 61773 r_spi_master_tx_counter[0]
.sym 61774 r_spi_master_tx_counter[1]
.sym 61777 r_adc_master_rx_buffer_1[9]
.sym 61778 $false
.sym 61779 $false
.sym 61780 $false
.sym 61783 r_adc_master_rx_buffer_1[17]
.sym 61784 $false
.sym 61785 $false
.sym 61786 $false
.sym 61795 r_adc_master_rx_buffer_1[30]
.sym 61796 $false
.sym 61797 $false
.sym 61798 $false
.sym 61813 r_adc_master_rx_buffer_1[7]
.sym 61814 $false
.sym 61815 $false
.sym 61816 $false
.sym 61817 $abc$42034$n5754
.sym 61818 blink_simple_LED2.i_clk$2
.sym 61819 $false
.sym 61820 $abc$42034$n4285_1
.sym 61821 $abc$42034$n4467_1
.sym 61822 r_adc_master_tx_buffer_1[109][7]
.sym 61823 r_adc_master_tx_buffer_1[108][7]
.sym 61824 r_adc_master_tx_buffer_1[111][0]
.sym 61825 r_adc_master_tx_buffer_1[111][6]
.sym 61826 r_adc_master_tx_buffer_1[110][3]
.sym 61827 r_adc_master_tx_buffer_1[110][2]
.sym 61894 $abc$42034$n5335_1
.sym 61895 $abc$42034$n3669
.sym 61896 $abc$42034$n5332_1
.sym 61897 $abc$42034$n2990
.sym 61900 r_adc_master_tx_buffer_1[113][4]
.sym 61901 r_adc_master_tx_buffer_1[117][4]
.sym 61902 r_spi_master_tx_counter[1]
.sym 61903 $abc$42034$n5158_1
.sym 61906 $abc$42034$n5355_1
.sym 61907 $abc$42034$n5159_1
.sym 61908 r_spi_master_tx_counter[0]
.sym 61909 $abc$42034$n2823
.sym 61912 r_adc_master_rx_buffer_1[2]
.sym 61913 $false
.sym 61914 $false
.sym 61915 $false
.sym 61918 r_adc_master_rx_buffer_1[7]
.sym 61919 $false
.sym 61920 $false
.sym 61921 $false
.sym 61924 r_adc_master_rx_buffer_1[30]
.sym 61925 $false
.sym 61926 $false
.sym 61927 $false
.sym 61936 r_adc_master_rx_buffer_1[1]
.sym 61937 $false
.sym 61938 $false
.sym 61939 $false
.sym 61940 $abc$42034$n5755
.sym 61941 blink_simple_LED2.i_clk$2
.sym 61942 $false
.sym 61943 $abc$42034$n3772
.sym 61944 $abc$42034$n3816
.sym 61945 $abc$42034$n3060
.sym 61946 $abc$42034$n4301_1
.sym 61947 $abc$42034$n5231_1
.sym 61948 $abc$42034$n5230
.sym 61949 r_adc_master_tx_buffer_2[85][4]
.sym 61950 r_adc_master_tx_buffer_2[84][1]
.sym 62017 $abc$42034$n2855
.sym 62018 $abc$42034$n5370_1
.sym 62019 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 62020 $abc$42034$n5219_1
.sym 62023 $abc$42034$n5114_1
.sym 62024 $abc$42034$n5331_1
.sym 62025 r_spi_master_tx_counter[1]
.sym 62026 $abc$42034$n2789
.sym 62029 r_adc_master_tx_buffer_1[113][0]
.sym 62030 r_adc_master_tx_buffer_1[117][0]
.sym 62031 r_spi_master_tx_counter[2]
.sym 62032 $false
.sym 62035 r_adc_master_tx_buffer_1[110][1]
.sym 62036 r_adc_master_tx_buffer_1[106][1]
.sym 62037 r_spi_master_tx_counter[0]
.sym 62038 $abc$42034$n5330_1
.sym 62041 r_adc_master_tx_buffer_1[107][1]
.sym 62042 r_adc_master_tx_buffer_1[111][1]
.sym 62043 r_spi_master_tx_counter[0]
.sym 62044 r_spi_master_tx_counter[2]
.sym 62047 $abc$42034$n3942
.sym 62048 $abc$42034$n5356
.sym 62049 $abc$42034$n3948
.sym 62050 $abc$42034$n2990
.sym 62053 r_adc_master_rx_buffer_1[29]
.sym 62054 $false
.sym 62055 $false
.sym 62056 $false
.sym 62059 r_adc_master_rx_buffer_1[12]
.sym 62060 $false
.sym 62061 $false
.sym 62062 $false
.sym 62063 $abc$42034$n5697
.sym 62064 blink_simple_LED2.i_clk$2
.sym 62065 $false
.sym 62066 $abc$42034$n3850
.sym 62067 $abc$42034$n5107_1
.sym 62068 $abc$42034$n3655
.sym 62069 $abc$42034$n3762
.sym 62070 $abc$42034$n4245_1
.sym 62071 $abc$42034$n5132_1
.sym 62072 r_adc_master_tx_buffer_2[6][1]
.sym 62140 $abc$42034$n5121_1
.sym 62141 $abc$42034$n5339_1
.sym 62142 r_spi_master_tx_counter[3]
.sym 62143 r_spi_master_tx_counter[4]
.sym 62146 $abc$42034$n4034
.sym 62147 $abc$42034$n4035
.sym 62148 r_spi_master_tx_counter[1]
.sym 62149 $false
.sym 62152 $abc$42034$n5126_1
.sym 62153 $abc$42034$n2855
.sym 62154 $abc$42034$n5340_1
.sym 62155 $abc$42034$n3719
.sym 62158 $abc$42034$n4033
.sym 62159 $abc$42034$n4036
.sym 62160 $abc$42034$n4027
.sym 62161 $abc$42034$n4030
.sym 62170 $abc$42034$n3733
.sym 62171 $abc$42034$n3720
.sym 62172 r_spi_master_tx_counter[3]
.sym 62173 $abc$42034$n2939
.sym 62176 $abc$42034$n2883
.sym 62177 $abc$42034$n5107_1
.sym 62178 $abc$42034$n5336_1
.sym 62179 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 62182 $abc$42034$n5132_1
.sym 62183 $abc$42034$n5145_1
.sym 62184 $abc$42034$n3640
.sym 62185 $abc$42034$n5123_1
.sym 62186 $abc$42034$n746
.sym 62187 blink_simple_LED2.i_clk$2
.sym 62188 $false
.sym 62189 $abc$42034$n5110_1
.sym 62190 $abc$42034$n5109_1
.sym 62191 $abc$42034$n3518
.sym 62192 r_adc_master_tx_buffer_1[2][2]
.sym 62193 r_adc_master_tx_buffer_1[1][1]
.sym 62194 r_adc_master_tx_buffer_1[2][7]
.sym 62195 r_adc_master_tx_buffer_1[2][0]
.sym 62196 r_adc_master_tx_buffer_1[3][5]
.sym 62269 r_adc_master_tx_buffer_2[97][1]
.sym 62270 r_adc_master_tx_buffer_2[101][1]
.sym 62271 r_spi_master_tx_counter[2]
.sym 62272 r_spi_master_tx_counter[0]
.sym 62275 $abc$42034$n4037
.sym 62276 $abc$42034$n4038
.sym 62277 r_spi_master_tx_counter[1]
.sym 62278 $abc$42034$n2801
.sym 62281 $abc$42034$n5024_1
.sym 62282 $abc$42034$n5017_1
.sym 62283 $abc$42034$n5012_1
.sym 62284 r_spi_master_tx_counter[6]
.sym 62287 r_adc_master_tx_buffer_2[66][4]
.sym 62288 r_adc_master_tx_buffer_2[70][4]
.sym 62289 r_spi_master_tx_counter[0]
.sym 62290 r_spi_master_tx_counter[2]
.sym 62293 r_adc_master_tx_buffer_2[42][7]
.sym 62294 r_adc_master_tx_buffer_2[46][7]
.sym 62295 r_spi_master_tx_counter[2]
.sym 62296 $false
.sym 62299 r_adc_master_tx_buffer_1[108][2]
.sym 62300 r_adc_master_tx_buffer_1[104][2]
.sym 62301 r_spi_master_tx_counter[1]
.sym 62302 $abc$42034$n5309_1
.sym 62305 r_adc_master_rx_buffer_1[15]
.sym 62306 $false
.sym 62307 $false
.sym 62308 $false
.sym 62309 $abc$42034$n5740
.sym 62310 blink_simple_LED2.i_clk$2
.sym 62311 $false
.sym 62312 $abc$42034$n3883
.sym 62313 $abc$42034$n3887
.sym 62314 $abc$42034$n3893
.sym 62315 $abc$42034$n3890
.sym 62316 r_adc_master_tx_buffer_1[3][4]
.sym 62317 r_adc_master_tx_buffer_1[0][6]
.sym 62319 r_adc_master_tx_buffer_1[0][4]
.sym 62386 $abc$42034$n2941
.sym 62387 $abc$42034$n5315_1
.sym 62388 $abc$42034$n2954
.sym 62389 $abc$42034$n2855
.sym 62392 r_adc_master_tx_buffer_2[67][4]
.sym 62393 r_adc_master_tx_buffer_2[71][4]
.sym 62394 r_spi_master_tx_counter[2]
.sym 62395 r_spi_master_tx_counter[0]
.sym 62404 $abc$42034$n2780
.sym 62405 $abc$42034$n5016_1
.sym 62406 r_spi_master_tx_counter[3]
.sym 62407 r_spi_master_tx_counter[4]
.sym 62410 r_adc_master_tx_buffer_2[82][2]
.sym 62411 r_adc_master_tx_buffer_2[86][2]
.sym 62412 r_spi_master_tx_counter[0]
.sym 62413 $abc$42034$n5014_1
.sym 62416 r_spi_master_tx_counter[1]
.sym 62417 $abc$42034$n5015_1
.sym 62418 $abc$42034$n2776
.sym 62419 $abc$42034$n2778
.sym 62422 r_adc_master_tx_buffer_2[80][2]
.sym 62423 r_adc_master_tx_buffer_2[84][2]
.sym 62424 r_spi_master_tx_counter[2]
.sym 62425 $abc$42034$n2779
.sym 62428 r_adc_master_rx_buffer_1[10]
.sym 62429 $false
.sym 62430 $false
.sym 62431 $false
.sym 62432 $abc$42034$n5749
.sym 62433 blink_simple_LED2.i_clk$2
.sym 62434 $false
.sym 62435 $abc$42034$n2999
.sym 62436 $abc$42034$n2939
.sym 62437 $abc$42034$n3763
.sym 62438 $abc$42034$n5315_1
.sym 62439 $abc$42034$n4272_1
.sym 62440 $abc$42034$n5235_1
.sym 62441 $abc$42034$n3698
.sym 62442 r_adc_master_tx_buffer_1[40][3]
.sym 62471 $true
.sym 62508 r_spi_master_adc_tx_counter[0]$2
.sym 62509 $false
.sym 62510 r_spi_master_adc_tx_counter[0]
.sym 62511 $false
.sym 62512 $false
.sym 62514 $auto$alumacc.cc:474:replace_alu$1731.C[2]
.sym 62516 $false
.sym 62517 r_spi_master_adc_tx_counter[1]
.sym 62520 $auto$alumacc.cc:474:replace_alu$1731.C[3]
.sym 62521 $false
.sym 62522 $false
.sym 62523 r_spi_master_adc_tx_counter[2]
.sym 62524 $auto$alumacc.cc:474:replace_alu$1731.C[2]
.sym 62527 $false
.sym 62528 $false
.sym 62529 r_spi_master_adc_tx_counter[3]
.sym 62530 $auto$alumacc.cc:474:replace_alu$1731.C[3]
.sym 62533 r_spi_master_adc_tx_counter[2]
.sym 62534 $abc$42034$n737
.sym 62535 $abc$42034$n1742
.sym 62536 $false
.sym 62539 r_adc_master_rx_buffer_1[16]
.sym 62540 $false
.sym 62541 $false
.sym 62542 $false
.sym 62545 r_adc_master_rx_buffer_1[28]
.sym 62546 $false
.sym 62547 $false
.sym 62548 $false
.sym 62551 r_adc_master_rx_buffer_1[13]
.sym 62552 $false
.sym 62553 $false
.sym 62554 $false
.sym 62555 $abc$42034$n5692
.sym 62556 blink_simple_LED2.i_clk$2
.sym 62557 $false
.sym 62558 $abc$42034$n3642
.sym 62559 $abc$42034$n3646
.sym 62560 $abc$42034$n5097_1
.sym 62561 $abc$42034$n5095_1
.sym 62562 $abc$42034$n4286_1
.sym 62563 $abc$42034$n5098_1
.sym 62564 $abc$42034$n3643
.sym 62565 r_adc_master_tx_buffer_1[44][3]
.sym 62632 r_adc_master_tx_buffer_2[98][5]
.sym 62633 r_adc_master_tx_buffer_2[102][5]
.sym 62634 r_spi_master_tx_counter[0]
.sym 62635 r_spi_master_tx_counter[2]
.sym 62638 r_adc_master_tx_buffer_2[17][7]
.sym 62639 r_adc_master_tx_buffer_2[21][7]
.sym 62640 r_spi_master_tx_counter[2]
.sym 62641 r_spi_master_tx_counter[0]
.sym 62644 $abc$42034$n3489
.sym 62645 $abc$42034$n3492
.sym 62646 $abc$42034$n3493
.sym 62647 $abc$42034$n2823
.sym 62650 r_adc_master_tx_buffer_1[80][0]
.sym 62651 r_adc_master_tx_buffer_1[84][0]
.sym 62652 r_spi_master_tx_counter[2]
.sym 62653 $abc$42034$n2779
.sym 62656 $abc$42034$n77
.sym 62657 $abc$42034$n737
.sym 62658 $false
.sym 62659 $false
.sym 62662 r_spi_master_adc_tx_counter[2]
.sym 62663 r_spi_master_adc_tx_counter[3]
.sym 62664 $false
.sym 62665 $false
.sym 62668 $abc$42034$n3488
.sym 62669 $abc$42034$n3482
.sym 62670 $abc$42034$n3494
.sym 62671 $abc$42034$n2939
.sym 62674 r_adc_master_rx_buffer_1[4]
.sym 62675 $false
.sym 62676 $false
.sym 62677 $false
.sym 62678 $abc$42034$n5745
.sym 62679 blink_simple_LED2.i_clk$2
.sym 62680 $false
.sym 62681 $abc$42034$n3571
.sym 62682 $abc$42034$n5260_1
.sym 62683 $abc$42034$n5150_1
.sym 62684 $abc$42034$n3001
.sym 62685 $abc$42034$n3769
.sym 62686 $abc$42034$n3771
.sym 62687 $abc$42034$n4025
.sym 62688 r_adc_master_tx_buffer_2[24][0]
.sym 62755 $abc$42034$n4021
.sym 62756 $abc$42034$n4024
.sym 62757 $abc$42034$n4025
.sym 62758 $abc$42034$n2823
.sym 62761 $abc$42034$n3620
.sym 62762 $abc$42034$n3623
.sym 62763 $abc$42034$n3614
.sym 62764 $abc$42034$n3617
.sym 62767 $abc$42034$n3060
.sym 62768 $abc$42034$n3059
.sym 62769 r_spi_master_tx_counter[1]
.sym 62770 r_spi_master_tx_counter[3]
.sym 62779 $abc$42034$n3486
.sym 62780 $abc$42034$n3487
.sym 62781 r_spi_master_tx_counter[1]
.sym 62782 $abc$42034$n3483
.sym 62785 $abc$42034$n3055
.sym 62786 $abc$42034$n3058
.sym 62787 $abc$42034$n3049_1
.sym 62788 $abc$42034$n3052_1
.sym 62797 $abc$42034$n3291
.sym 62798 $abc$42034$n2750
.sym 62799 r_adc_master_configured
.sym 62800 $abc$42034$n3272
.sym 62801 $abc$42034$n588
.sym 62802 blink_simple_LED2.i_clk$2
.sym 62803 $false
.sym 62804 $abc$42034$n3722
.sym 62805 $abc$42034$n3721
.sym 62806 $abc$42034$n3645
.sym 62807 $abc$42034$n3647
.sym 62808 $abc$42034$n5151_1
.sym 62809 $abc$42034$n3770
.sym 62810 $abc$42034$n3043_1
.sym 62811 r_adc_master_tx_buffer_2[49][1]
.sym 62878 $abc$42034$n3626
.sym 62879 $abc$42034$n3613
.sym 62880 $abc$42034$n2855
.sym 62881 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 62884 $abc$42034$n5202_1
.sym 62885 $abc$42034$n4116
.sym 62886 $abc$42034$n4137
.sym 62887 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 62890 $abc$42034$n4117
.sym 62891 r_spi_master_tx_counter[4]
.sym 62892 $abc$42034$n4130
.sym 62893 $abc$42034$n2990
.sym 62896 $abc$42034$n5066_1
.sym 62897 $abc$42034$n2823
.sym 62898 $abc$42034$n5067_1
.sym 62899 $abc$42034$n2990
.sym 62908 $abc$42034$n3537
.sym 62909 $abc$42034$n3564
.sym 62910 $abc$42034$n3591
.sym 62911 $abc$42034$n3612
.sym 62914 r_adc_master_tx_buffer_1[82][7]
.sym 62915 r_adc_master_tx_buffer_1[86][7]
.sym 62916 r_spi_master_tx_counter[0]
.sym 62917 r_spi_master_tx_counter[2]
.sym 62920 r_adc_master_rx_buffer_1[15]
.sym 62921 $false
.sym 62922 $false
.sym 62923 $false
.sym 62924 $abc$42034$n5702
.sym 62925 blink_simple_LED2.i_clk$2
.sym 62926 $false
.sym 62927 $abc$42034$n3509_1
.sym 62928 $abc$42034$n3569
.sym 62929 $abc$42034$n4052
.sym 62930 $abc$42034$n3510
.sym 62931 $abc$42034$n4053
.sym 62932 r_adc_master_tx_buffer_1[32][6]
.sym 62933 r_adc_master_tx_buffer_1[35][3]
.sym 63001 $abc$42034$n4020
.sym 63002 $abc$42034$n5185_1
.sym 63003 $abc$42034$n4026
.sym 63004 $abc$42034$n2939
.sym 63007 r_adc_master_tx_buffer_1[89][6]
.sym 63008 r_adc_master_tx_buffer_1[93][6]
.sym 63009 r_spi_master_tx_counter[0]
.sym 63010 r_spi_master_tx_counter[2]
.sym 63013 $abc$42034$n5175_1
.sym 63014 $abc$42034$n5186_1
.sym 63015 $abc$42034$n4039
.sym 63016 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 63019 $abc$42034$n3546
.sym 63020 $abc$42034$n3547
.sym 63021 r_spi_master_tx_counter[1]
.sym 63022 $false
.sym 63025 $abc$42034$n3115
.sym 63026 $abc$42034$n3116
.sym 63027 r_spi_master_tx_counter[1]
.sym 63028 $abc$42034$n3112
.sym 63031 r_adc_master_tx_buffer_1[88][6]
.sym 63032 r_adc_master_tx_buffer_1[92][6]
.sym 63033 r_spi_master_tx_counter[0]
.sym 63034 $abc$42034$n5269_1
.sym 63037 r_adc_master_tx_buffer_2[107][3]
.sym 63038 r_adc_master_tx_buffer_2[111][3]
.sym 63039 r_spi_master_tx_counter[2]
.sym 63040 r_spi_master_tx_counter[0]
.sym 63043 r_adc_master_rx_buffer_1[3]
.sym 63044 $false
.sym 63045 $false
.sym 63046 $false
.sym 63047 $abc$42034$n5755
.sym 63048 blink_simple_LED2.i_clk$2
.sym 63049 $false
.sym 63051 $abc$42034$n5313_1
.sym 63052 $abc$42034$n3858
.sym 63053 $abc$42034$n3860
.sym 63054 r_adc_master_tx_buffer_1[62][4]
.sym 63055 r_adc_master_tx_buffer_1[61][2]
.sym 63056 r_adc_master_tx_buffer_1[61][0]
.sym 63124 r_adc_master_tx_buffer_1[66][0]
.sym 63125 r_adc_master_tx_buffer_1[70][0]
.sym 63126 r_spi_master_tx_counter[0]
.sym 63127 r_spi_master_tx_counter[2]
.sym 63130 $abc$42034$n4125
.sym 63131 $abc$42034$n4126
.sym 63132 r_spi_master_tx_counter[1]
.sym 63133 $false
.sym 63136 $abc$42034$n3224
.sym 63137 $abc$42034$n3230
.sym 63138 $false
.sym 63139 $false
.sym 63142 $abc$42034$n4124
.sym 63143 $abc$42034$n4127
.sym 63144 $abc$42034$n4118
.sym 63145 $abc$42034$n4121
.sym 63148 $abc$42034$n5188_1
.sym 63149 $abc$42034$n5184_1
.sym 63150 r_spi_master_tx_counter[0]
.sym 63151 $abc$42034$n2825
.sym 63154 $abc$42034$n3119_1
.sym 63155 $abc$42034$n5071_1
.sym 63156 $abc$42034$n3132
.sym 63157 $abc$42034$n2855
.sym 63160 r_adc_master_rx_buffer_1[3]
.sym 63161 $false
.sym 63162 $false
.sym 63163 $false
.sym 63170 $abc$42034$n5756$2
.sym 63171 blink_simple_LED2.i_clk$2
.sym 63172 $false
.sym 63173 $abc$42034$n3773
.sym 63174 $abc$42034$n3108
.sym 63175 $abc$42034$n3106
.sym 63176 $abc$42034$n5314_1
.sym 63177 $abc$42034$n3107
.sym 63178 r_adc_master_tx_buffer_1[27][1]
.sym 63179 r_adc_master_tx_buffer_1[27][3]
.sym 63180 r_adc_master_tx_buffer_1[25][1]
.sym 63247 r_adc_master_tx_buffer_2[90][2]
.sym 63248 r_adc_master_tx_buffer_2[94][2]
.sym 63249 r_spi_master_tx_counter[0]
.sym 63250 r_spi_master_tx_counter[2]
.sym 63253 r_adc_master_tx_buffer_2[96][3]
.sym 63254 r_adc_master_tx_buffer_2[100][3]
.sym 63255 r_spi_master_tx_counter[0]
.sym 63256 r_spi_master_tx_counter[2]
.sym 63259 r_spi_master_tx_counter[1]
.sym 63260 $abc$42034$n3109
.sym 63261 $abc$42034$n3110
.sym 63262 $abc$42034$n3106
.sym 63265 $abc$42034$n4090
.sym 63266 $abc$42034$n5201
.sym 63267 $abc$42034$n4103
.sym 63268 $abc$42034$n2883
.sym 63271 $abc$42034$n2825
.sym 63272 r_adc_master_tx_buffer_2[120][3]
.sym 63273 $abc$42034$n3105
.sym 63274 $abc$42034$n3111
.sym 63283 $abc$42034$n2784
.sym 63284 $abc$42034$n2785
.sym 63285 $abc$42034$n5019_1
.sym 63286 r_spi_master_tx_counter[1]
.sym 63289 r_adc_master_rx_buffer_1[27]
.sym 63290 $false
.sym 63291 $false
.sym 63292 $false
.sym 63293 $abc$42034$n5754
.sym 63294 blink_simple_LED2.i_clk$2
.sym 63295 $false
.sym 63296 $abc$42034$n5142_1
.sym 63297 $abc$42034$n2803
.sym 63298 $abc$42034$n2807
.sym 63299 $abc$42034$n5012_1
.sym 63301 r_adc_master_tx_buffer_1[61][1]
.sym 63302 r_adc_master_tx_buffer_1[60][7]
.sym 63303 r_adc_master_tx_buffer_1[60][2]
.sym 63370 r_adc_master_tx_buffer_2[75][0]
.sym 63371 r_adc_master_tx_buffer_2[79][0]
.sym 63372 r_spi_master_tx_counter[2]
.sym 63373 r_spi_master_tx_counter[0]
.sym 63376 r_adc_master_tx_buffer_2[89][2]
.sym 63377 r_adc_master_tx_buffer_2[93][2]
.sym 63378 r_spi_master_tx_counter[0]
.sym 63379 r_spi_master_tx_counter[2]
.sym 63382 r_adc_master_tx_buffer_2[106][4]
.sym 63383 r_adc_master_tx_buffer_2[107][4]
.sym 63384 r_spi_master_tx_counter[0]
.sym 63385 $false
.sym 63388 r_adc_master_tx_buffer_2[88][2]
.sym 63389 r_adc_master_tx_buffer_2[92][2]
.sym 63390 r_spi_master_tx_counter[0]
.sym 63391 $abc$42034$n5018_1
.sym 63394 r_adc_master_rx_buffer_1[12]
.sym 63395 $false
.sym 63396 $false
.sym 63397 $false
.sym 63400 r_adc_master_rx_buffer_1[4]
.sym 63401 $false
.sym 63402 $false
.sym 63403 $false
.sym 63412 r_adc_master_rx_buffer_1[16]
.sym 63413 $false
.sym 63414 $false
.sym 63415 $false
.sym 63416 $abc$42034$n5755
.sym 63417 blink_simple_LED2.i_clk$2
.sym 63418 $false
.sym 63420 $abc$42034$n4056
.sym 63421 $abc$42034$n2809
.sym 63423 r_adc_master_tx_buffer_2[102][2]
.sym 63425 r_adc_master_tx_buffer_2[100][7]
.sym 63426 r_adc_master_tx_buffer_2[101][4]
.sym 63493 spiMasterADC.r_CS_Inactive_Count[0]
.sym 63494 $abc$42034$n2547
.sym 63495 $false
.sym 63496 $false
.sym 63499 $abc$42034$n2547
.sym 63500 spiMasterADC.r_SM_CS[1]
.sym 63501 $abc$42034$n3217
.sym 63502 $false
.sym 63505 $abc$42034$n5053_1
.sym 63506 $abc$42034$n5049_1
.sym 63507 r_spi_master_tx_counter[1]
.sym 63508 $abc$42034$n2825
.sym 63511 $false
.sym 63512 spiMasterADC.r_CS_Inactive_Count[0]
.sym 63513 $false
.sym 63514 $false
.sym 63517 r_adc_master_tx_buffer_1[88][2]
.sym 63518 r_adc_master_tx_buffer_1[92][2]
.sym 63519 r_spi_master_tx_counter[0]
.sym 63520 $abc$42034$n5052_1
.sym 63523 $abc$42034$n3217
.sym 63524 $abc$42034$n3324
.sym 63525 spiMasterADC.r_SM_CS[1]
.sym 63526 spiMasterADC.r_CS_Inactive_Count[1]
.sym 63529 $abc$42034$n3220
.sym 63530 $abc$42034$n2546
.sym 63531 $abc$42034$n3322
.sym 63532 spiMasterADC.r_CS_Inactive_Count[0]
.sym 63535 $abc$42034$n3220
.sym 63536 $abc$42034$n2551
.sym 63537 $abc$42034$n3322
.sym 63538 spiMasterADC.r_CS_Inactive_Count[2]
.sym 63539 $abc$42034$n605
.sym 63540 blink_simple_LED2.i_clk$2
.sym 63541 $abc$42034$n997$2
.sym 63544 $abc$42034$n5624
.sym 63545 r_adc_master_tx_buffer_1[51][6]
.sym 63546 r_adc_master_tx_buffer_1[50][5]
.sym 63548 r_adc_master_tx_buffer_1[49][3]
.sym 63578 $true
.sym 63615 spiMasterADC.r_CS_Inactive_Count[0]$2
.sym 63616 $false
.sym 63617 spiMasterADC.r_CS_Inactive_Count[0]
.sym 63618 $false
.sym 63619 $false
.sym 63621 $auto$alumacc.cc:474:replace_alu$1758.C[2]
.sym 63623 spiMasterADC.r_CS_Inactive_Count[1]
.sym 63624 $true$2
.sym 63628 $false
.sym 63629 spiMasterADC.r_CS_Inactive_Count[2]
.sym 63630 $false
.sym 63631 $auto$alumacc.cc:474:replace_alu$1758.C[2]
.sym 63634 r_adc_master_tx_buffer_2[104][0]
.sym 63635 r_adc_master_tx_buffer_2[105][0]
.sym 63636 r_spi_master_tx_counter[0]
.sym 63637 $false
.sym 63640 r_adc_master_rx_buffer_1[20]
.sym 63641 $false
.sym 63642 $false
.sym 63643 $false
.sym 63652 r_adc_master_rx_buffer_1[9]
.sym 63653 $false
.sym 63654 $false
.sym 63655 $false
.sym 63658 r_adc_master_rx_buffer_1[26]
.sym 63659 $false
.sym 63660 $false
.sym 63661 $false
.sym 63662 $abc$42034$n5720
.sym 63663 blink_simple_LED2.i_clk$2
.sym 63664 $false
.sym 63668 $abc$42034$n2547
.sym 63669 $abc$42034$n3511_1
.sym 63670 r_adc_master_tx_buffer_1[9][0]
.sym 63671 r_adc_master_tx_buffer_1[8][0]
.sym 63672 r_adc_master_tx_buffer_1[8][6]
.sym 63739 $abc$42034$n4591_1
.sym 63740 $abc$42034$n4592_1
.sym 63741 r_spi_master_tx_counter[1]
.sym 63742 $false
.sym 63745 spiMasterADC.r_CS_Inactive_Count[1]
.sym 63746 $false
.sym 63747 $false
.sym 63748 $false
.sym 63751 spiMasterADC.r_CS_Inactive_Count[0]
.sym 63752 $false
.sym 63753 $false
.sym 63754 $false
.sym 63757 $abc$42034$n4119
.sym 63758 $abc$42034$n4120
.sym 63759 r_spi_master_tx_counter[1]
.sym 63760 $false
.sym 63763 r_adc_master_tx_buffer_2[81][2]
.sym 63764 r_adc_master_tx_buffer_2[85][2]
.sym 63765 r_spi_master_tx_counter[2]
.sym 63766 $abc$42034$n2777
.sym 63769 r_adc_master_tx_buffer_1[81][1]
.sym 63770 r_adc_master_tx_buffer_1[85][1]
.sym 63771 r_spi_master_tx_counter[2]
.sym 63772 r_spi_master_tx_counter[0]
.sym 63775 r_adc_master_rx_buffer_1[29]
.sym 63776 $false
.sym 63777 $false
.sym 63778 $false
.sym 63781 r_adc_master_rx_buffer_1[17]
.sym 63782 $false
.sym 63783 $false
.sym 63784 $false
.sym 63785 $abc$42034$n5704
.sym 63786 blink_simple_LED2.i_clk$2
.sym 63787 $false
.sym 63788 $abc$42034$n5195
.sym 63789 r_adc_master_tx_buffer_2[52][3]
.sym 63790 r_adc_master_tx_buffer_2[55][1]
.sym 63792 r_adc_master_tx_buffer_2[53][1]
.sym 63793 r_adc_master_tx_buffer_2[54][5]
.sym 63795 r_adc_master_tx_buffer_2[53][4]
.sym 63868 r_adc_master_tx_buffer_2[88][6]
.sym 63869 r_adc_master_tx_buffer_2[92][6]
.sym 63870 r_spi_master_tx_counter[0]
.sym 63871 r_spi_master_tx_counter[2]
.sym 63880 r_adc_master_tx_buffer_2[88][4]
.sym 63881 r_adc_master_tx_buffer_2[92][4]
.sym 63882 r_spi_master_tx_counter[1]
.sym 63883 $abc$42034$n5187_1
.sym 63892 $abc$42034$n5204_1
.sym 63893 $abc$42034$n5200_1
.sym 63894 r_spi_master_tx_counter[1]
.sym 63895 $abc$42034$n2825
.sym 63898 r_adc_master_rx_buffer_1[24]
.sym 63899 $false
.sym 63900 $false
.sym 63901 $false
.sym 63908 $abc$42034$n5676
.sym 63909 blink_simple_LED2.i_clk$2
.sym 63910 $false
.sym 63912 $abc$42034$n3119_1
.sym 63914 $abc$42034$n3123_1
.sym 63915 $abc$42034$n3120
.sym 63916 $abc$42034$n4072
.sym 63917 r_adc_master_tx_buffer_2[45][5]
.sym 63985 r_adc_master_tx_buffer_2[88][7]
.sym 63986 r_adc_master_tx_buffer_2[92][7]
.sym 63987 r_spi_master_tx_counter[0]
.sym 63988 r_spi_master_tx_counter[2]
.sym 63991 $abc$42034$n3616
.sym 63992 $abc$42034$n3615
.sym 63993 r_spi_master_tx_counter[0]
.sym 63994 r_spi_master_tx_counter[1]
.sym 63997 r_adc_master_tx_buffer_2[43][0]
.sym 63998 r_adc_master_tx_buffer_2[47][0]
.sym 63999 r_spi_master_tx_counter[2]
.sym 64000 $false
.sym 64003 r_adc_master_rx_buffer_1[28]
.sym 64004 $false
.sym 64005 $false
.sym 64006 $false
.sym 64009 r_adc_master_rx_buffer_1[31]
.sym 64010 $false
.sym 64011 $false
.sym 64012 $false
.sym 64015 r_adc_master_rx_buffer_1[30]
.sym 64016 $false
.sym 64017 $false
.sym 64018 $false
.sym 64021 r_adc_master_rx_buffer_1[18]
.sym 64022 $false
.sym 64023 $false
.sym 64024 $false
.sym 64031 $abc$42034$n5751
.sym 64032 blink_simple_LED2.i_clk$2
.sym 64033 $false
.sym 64034 $abc$42034$n5363_1
.sym 64035 $abc$42034$n3124
.sym 64036 $abc$42034$n3616
.sym 64037 r_adc_master_tx_buffer_2[49][3]
.sym 64038 r_adc_master_tx_buffer_2[48][6]
.sym 64039 r_adc_master_tx_buffer_2[48][4]
.sym 64040 r_adc_master_tx_buffer_2[48][3]
.sym 64041 r_adc_master_tx_buffer_2[50][5]
.sym 64120 $abc$42034$n3829
.sym 64121 $abc$42034$n3830
.sym 64122 $abc$42034$n3833
.sym 64123 r_spi_master_tx_counter[3]
.sym 64144 r_adc_master_rx_buffer_1[10]
.sym 64145 $false
.sym 64146 $false
.sym 64147 $false
.sym 64150 r_adc_master_rx_buffer_1[28]
.sym 64151 $false
.sym 64152 $false
.sym 64153 $false
.sym 64154 $abc$42034$n5752
.sym 64155 blink_simple_LED2.i_clk$2
.sym 64156 $false
.sym 64158 r_adc_master_tx_buffer_2[44][5]
.sym 64159 r_adc_master_tx_buffer_2[46][0]
.sym 64161 r_adc_master_tx_buffer_2[47][5]
.sym 64231 r_spi_master_tx_counter[3]
.sym 64232 $abc$42034$n1376
.sym 64233 $abc$42034$n3224
.sym 64234 $abc$42034$n3230
.sym 64237 r_adc_master_tx_buffer_1[67][0]
.sym 64238 r_adc_master_tx_buffer_1[71][0]
.sym 64239 r_spi_master_tx_counter[2]
.sym 64240 r_spi_master_tx_counter[0]
.sym 64243 r_adc_master_rx_buffer_1[26]
.sym 64244 $false
.sym 64245 $false
.sym 64246 $false
.sym 64249 r_adc_master_rx_buffer_1[17]
.sym 64250 $false
.sym 64251 $false
.sym 64252 $false
.sym 64255 r_adc_master_rx_buffer_1[30]
.sym 64256 $false
.sym 64257 $false
.sym 64258 $false
.sym 64267 r_adc_master_rx_buffer_1[6]
.sym 64268 $false
.sym 64269 $false
.sym 64270 $false
.sym 64277 $abc$42034$n5709
.sym 64278 blink_simple_LED2.i_clk$2
.sym 64279 $false
.sym 64283 $abc$42034$n3886
.sym 64285 $abc$42034$n3044_1
.sym 64287 r_adc_master_tx_buffer_1[0][3]
.sym 64366 r_adc_master_tx_buffer_2[17][1]
.sym 64367 r_adc_master_tx_buffer_2[21][1]
.sym 64368 r_spi_master_tx_counter[2]
.sym 64369 r_spi_master_tx_counter[0]
.sym 64372 r_adc_master_rx_buffer_1[21]
.sym 64373 $false
.sym 64374 $false
.sym 64375 $false
.sym 64378 r_adc_master_rx_buffer_1[17]
.sym 64379 $false
.sym 64380 $false
.sym 64381 $false
.sym 64400 $abc$42034$n5734
.sym 64401 blink_simple_LED2.i_clk$2
.sym 64402 $false
.sym 64405 r_adc_master_tx_buffer_1[5][4]
.sym 64406 r_adc_master_tx_buffer_1[4][3]
.sym 64477 r_adc_master_rx_buffer_1[31]
.sym 64478 $false
.sym 64479 $false
.sym 64480 $false
.sym 64523 $abc$42034$n5752
.sym 64524 blink_simple_LED2.i_clk$2
.sym 64525 $false
.sym 64599 $abc$42034$n5757
.sym 64627 r_adc_master_tx_buffer_1[8][3]
.sym 64629 r_adc_master_tx_buffer_1[11][0]
.sym 64712 r_adc_master_tx_buffer_2[33][1]
.sym 64713 r_adc_master_tx_buffer_2[35][1]
.sym 64714 r_spi_master_tx_counter[1]
.sym 64715 $false
.sym 64724 r_adc_master_rx_buffer_1[17]
.sym 64725 $false
.sym 64726 $false
.sym 64727 $false
.sym 64746 $abc$42034$n5737
.sym 64747 blink_simple_LED2.i_clk$2
.sym 64748 $false
.sym 64753 r_adc_master_tx_buffer_1[45][3]
.sym 64754 r_adc_master_tx_buffer_1[47][3]
.sym 64755 r_adc_master_tx_buffer_1[45][5]
.sym 64759 r_adc_master_tx_buffer_1[44][1]
.sym 64875 r_adc_master_rx_buffer_1[22]
.sym 64876 $false
.sym 64877 $false
.sym 64878 $false
.sym 64881 r_adc_master_rx_buffer_1[14]
.sym 64882 $false
.sym 64883 $false
.sym 64884 $false
.sym 64899 r_adc_master_rx_buffer_1[30]
.sym 64900 $false
.sym 64901 $false
.sym 64902 $false
.sym 64909 $abc$42034$n5748
.sym 64910 blink_simple_LED2.i_clk$2
.sym 64911 $false
.sym 64912 r_adc_master_tx_buffer_2[112][3]
.sym 64917 r_adc_master_tx_buffer_2[112][7]
.sym 64918 r_adc_master_tx_buffer_2[113][7]
.sym 64919 r_adc_master_tx_buffer_2[114][1]
.sym 64986 r_adc_master_rx_buffer_1[1]
.sym 64987 $false
.sym 64988 $false
.sym 64989 $false
.sym 65032 $abc$42034$n5692
.sym 65033 blink_simple_LED2.i_clk$2
.sym 65034 $false
.sym 65036 $abc$42034$n3991
.sym 65038 $abc$42034$n3989
.sym 65040 $abc$42034$n4267_1
.sym 65041 r_adc_master_tx_buffer_1[17][2]
.sym 65042 r_adc_master_tx_buffer_1[19][0]
.sym 65109 r_adc_master_rx_buffer_1[6]
.sym 65110 $false
.sym 65111 $false
.sym 65112 $false
.sym 65133 r_adc_master_rx_buffer_1[2]
.sym 65134 $false
.sym 65135 $false
.sym 65136 $false
.sym 65139 r_adc_master_rx_buffer_1[11]
.sym 65140 $false
.sym 65141 $false
.sym 65142 $false
.sym 65145 r_adc_master_rx_buffer_1[18]
.sym 65146 $false
.sym 65147 $false
.sym 65148 $false
.sym 65155 $abc$42034$n5737
.sym 65156 blink_simple_LED2.i_clk$2
.sym 65157 $false
.sym 65158 $abc$42034$n5129_1
.sym 65159 $abc$42034$n2906
.sym 65161 $abc$42034$n4684_1
.sym 65162 $abc$42034$n4304_1
.sym 65163 r_adc_master_tx_buffer_2[15][2]
.sym 65164 r_adc_master_tx_buffer_2[15][4]
.sym 65165 r_adc_master_tx_buffer_2[13][1]
.sym 65232 r_adc_master_tx_buffer_2[33][2]
.sym 65233 r_adc_master_tx_buffer_2[37][2]
.sym 65234 r_spi_master_tx_counter[2]
.sym 65235 r_spi_master_tx_counter[0]
.sym 65238 r_adc_master_tx_buffer_2[72][6]
.sym 65239 r_adc_master_tx_buffer_2[76][6]
.sym 65240 r_spi_master_tx_counter[2]
.sym 65241 $false
.sym 65256 $abc$42034$n3658
.sym 65257 $abc$42034$n3657
.sym 65258 r_spi_master_tx_counter[2]
.sym 65259 r_spi_master_tx_counter[1]
.sym 65268 r_adc_master_rx_buffer_1[17]
.sym 65269 $false
.sym 65270 $false
.sym 65271 $false
.sym 65274 r_adc_master_rx_buffer_1[6]
.sym 65275 $false
.sym 65276 $false
.sym 65277 $false
.sym 65278 $abc$42034$n5683
.sym 65279 blink_simple_LED2.i_clk$2
.sym 65280 $false
.sym 65282 $abc$42034$n3532
.sym 65285 $abc$42034$n3718
.sym 65286 $abc$42034$n4041
.sym 65288 r_adc_master_tx_buffer_1[47][1]
.sym 65355 $abc$42034$n2867
.sym 65356 $abc$42034$n2866
.sym 65357 r_spi_master_tx_counter[2]
.sym 65358 r_spi_master_tx_counter[1]
.sym 65367 $abc$42034$n4307_1
.sym 65368 $abc$42034$n4306_1
.sym 65369 r_spi_master_tx_counter[1]
.sym 65370 r_spi_master_tx_counter[0]
.sym 65373 r_adc_master_tx_buffer_2[73][6]
.sym 65374 r_adc_master_tx_buffer_2[77][6]
.sym 65375 r_spi_master_tx_counter[2]
.sym 65376 $false
.sym 65379 r_adc_master_tx_buffer_2[18][2]
.sym 65380 r_adc_master_tx_buffer_2[19][2]
.sym 65381 r_spi_master_tx_counter[0]
.sym 65382 $false
.sym 65385 r_adc_master_tx_buffer_1[2][7]
.sym 65386 r_adc_master_tx_buffer_1[6][7]
.sym 65387 r_spi_master_tx_counter[2]
.sym 65388 $false
.sym 65391 r_adc_master_rx_buffer_1[2]
.sym 65392 $false
.sym 65393 $false
.sym 65394 $false
.sym 65397 r_adc_master_rx_buffer_1[30]
.sym 65398 $false
.sym 65399 $false
.sym 65400 $false
.sym 65401 $abc$42034$n5733
.sym 65402 blink_simple_LED2.i_clk$2
.sym 65403 $false
.sym 65406 $abc$42034$n3713
.sym 65408 $abc$42034$n5130_1
.sym 65409 $abc$42034$n5128_1
.sym 65410 $abc$42034$n4335_1
.sym 65411 r_adc_master_rx_buffer_1[22]
.sym 65478 r_spi_master_tx_counter[3]
.sym 65479 r_spi_master_tx_counter[4]
.sym 65480 $false
.sym 65481 $false
.sym 65484 r_adc_master_rx_buffer_1[27]
.sym 65485 $false
.sym 65486 $false
.sym 65487 $false
.sym 65496 r_adc_master_rx_buffer_1[4]
.sym 65497 $false
.sym 65498 $false
.sym 65499 $false
.sym 65502 r_adc_master_rx_buffer_1[5]
.sym 65503 $false
.sym 65504 $false
.sym 65505 $false
.sym 65508 r_adc_master_rx_buffer_1[30]
.sym 65509 $false
.sym 65510 $false
.sym 65511 $false
.sym 65514 r_adc_master_rx_buffer_1[21]
.sym 65515 $false
.sym 65516 $false
.sym 65517 $false
.sym 65520 r_adc_master_rx_buffer_1[20]
.sym 65521 $false
.sym 65522 $false
.sym 65523 $false
.sym 65524 $abc$42034$n5657
.sym 65525 blink_simple_LED2.i_clk$2
.sym 65526 $false
.sym 65527 $abc$42034$n3703
.sym 65529 r_adc_master_tx_buffer_1[48][1]
.sym 65531 r_adc_master_tx_buffer_1[49][2]
.sym 65532 r_adc_master_tx_buffer_1[51][5]
.sym 65533 r_adc_master_tx_buffer_1[49][1]
.sym 65607 $abc$42034$n4463_1
.sym 65608 $abc$42034$n5383
.sym 65609 $abc$42034$n5275_1
.sym 65610 $abc$42034$n2990
.sym 65613 $abc$42034$n4467_1
.sym 65614 $abc$42034$n4468_1
.sym 65615 r_spi_master_tx_counter[1]
.sym 65616 $abc$42034$n4464_1
.sym 65619 r_adc_master_tx_buffer_2[32][2]
.sym 65620 r_adc_master_tx_buffer_2[36][2]
.sym 65621 r_spi_master_tx_counter[0]
.sym 65622 r_spi_master_tx_counter[2]
.sym 65625 $abc$42034$n2830
.sym 65626 $abc$42034$n2831
.sym 65627 $abc$42034$n2801
.sym 65628 r_spi_master_tx_counter[1]
.sym 65631 r_adc_master_rx_buffer_1[22]
.sym 65632 $false
.sym 65633 $false
.sym 65634 $false
.sym 65647 $abc$42034$n5753
.sym 65648 blink_simple_LED2.i_clk$2
.sym 65649 $false
.sym 65650 $abc$42034$n3792
.sym 65651 $abc$42034$n3793
.sym 65652 $abc$42034$n3791
.sym 65653 r_adc_master_tx_buffer_2[1][3]
.sym 65654 r_adc_master_tx_buffer_2[3][1]
.sym 65655 r_adc_master_tx_buffer_2[0][1]
.sym 65656 r_adc_master_tx_buffer_2[1][1]
.sym 65657 r_adc_master_tx_buffer_2[2][2]
.sym 65742 r_adc_master_tx_buffer_1[115][5]
.sym 65743 r_adc_master_tx_buffer_1[119][5]
.sym 65744 r_spi_master_tx_counter[0]
.sym 65745 r_spi_master_tx_counter[2]
.sym 65748 r_adc_master_tx_buffer_2[97][6]
.sym 65749 r_adc_master_tx_buffer_2[99][6]
.sym 65750 r_spi_master_tx_counter[1]
.sym 65751 $false
.sym 65754 r_adc_master_rx_buffer_1[14]
.sym 65755 $false
.sym 65756 $false
.sym 65757 $false
.sym 65760 r_adc_master_rx_buffer_1[20]
.sym 65761 $false
.sym 65762 $false
.sym 65763 $false
.sym 65770 $abc$42034$n5692
.sym 65771 blink_simple_LED2.i_clk$2
.sym 65772 $false
.sym 65773 $abc$42034$n5339_1
.sym 65774 $abc$42034$n4044
.sym 65775 $abc$42034$n3993
.sym 65776 $abc$42034$n4687_1
.sym 65777 $abc$42034$n4683_1
.sym 65778 $abc$42034$n5014_1
.sym 65779 $abc$42034$n3704
.sym 65780 r_adc_master_tx_buffer_2[87][2]
.sym 65847 r_spi_master_tx_counter[1]
.sym 65848 $abc$42034$n3767
.sym 65849 $abc$42034$n3768
.sym 65850 $abc$42034$n2825
.sym 65853 r_adc_master_tx_buffer_1[51][6]
.sym 65854 r_adc_master_tx_buffer_1[55][6]
.sym 65855 r_spi_master_tx_counter[2]
.sym 65856 r_spi_master_tx_counter[0]
.sym 65859 r_adc_master_rx_buffer_1[15]
.sym 65860 $false
.sym 65861 $false
.sym 65862 $false
.sym 65865 r_adc_master_rx_buffer_1[5]
.sym 65866 $false
.sym 65867 $false
.sym 65868 $false
.sym 65871 r_adc_master_rx_buffer_1[25]
.sym 65872 $false
.sym 65873 $false
.sym 65874 $false
.sym 65877 r_adc_master_rx_buffer_1[7]
.sym 65878 $false
.sym 65879 $false
.sym 65880 $false
.sym 65883 r_adc_master_rx_buffer_1[23]
.sym 65884 $false
.sym 65885 $false
.sym 65886 $false
.sym 65889 r_adc_master_rx_buffer_1[10]
.sym 65890 $false
.sym 65891 $false
.sym 65892 $false
.sym 65893 $abc$42034$n5725
.sym 65894 blink_simple_LED2.i_clk$2
.sym 65895 $false
.sym 65896 $abc$42034$n4040
.sym 65897 $abc$42034$n4679_1
.sym 65898 $abc$42034$n3847
.sym 65899 $abc$42034$n3848
.sym 65900 $abc$42034$n5309_1
.sym 65901 $abc$42034$n3846
.sym 65903 r_adc_master_tx_buffer_2[5][1]
.sym 65970 r_adc_master_tx_buffer_2[104][6]
.sym 65971 r_adc_master_tx_buffer_2[108][6]
.sym 65972 r_spi_master_tx_counter[2]
.sym 65973 $abc$42034$n2779
.sym 65976 r_adc_master_tx_buffer_1[107][6]
.sym 65977 r_adc_master_tx_buffer_1[111][6]
.sym 65978 r_spi_master_tx_counter[2]
.sym 65979 r_spi_master_tx_counter[0]
.sym 65982 r_adc_master_rx_buffer_1[23]
.sym 65983 $false
.sym 65984 $false
.sym 65985 $false
.sym 65988 r_adc_master_rx_buffer_1[31]
.sym 65989 $false
.sym 65990 $false
.sym 65991 $false
.sym 65994 r_adc_master_rx_buffer_1[0]
.sym 65995 $false
.sym 65996 $false
.sym 65997 $false
.sym 66000 r_adc_master_rx_buffer_1[6]
.sym 66001 $false
.sym 66002 $false
.sym 66003 $false
.sym 66006 r_adc_master_rx_buffer_1[11]
.sym 66007 $false
.sym 66008 $false
.sym 66009 $false
.sym 66012 r_adc_master_rx_buffer_1[10]
.sym 66013 $false
.sym 66014 $false
.sym 66015 $false
.sym 66016 $abc$42034$n5720
.sym 66017 blink_simple_LED2.i_clk$2
.sym 66018 $false
.sym 66019 $abc$42034$n4302_1
.sym 66020 $abc$42034$n4048
.sym 66021 $abc$42034$n5126_1
.sym 66022 $abc$42034$n5344_1
.sym 66023 r_adc_master_tx_buffer_1[107][6]
.sym 66024 r_adc_master_tx_buffer_1[106][3]
.sym 66025 r_adc_master_tx_buffer_1[107][7]
.sym 66026 r_adc_master_tx_buffer_1[106][1]
.sym 66093 $abc$42034$n3773
.sym 66094 $abc$42034$n3774
.sym 66095 r_spi_master_tx_counter[1]
.sym 66096 $abc$42034$n2823
.sym 66099 r_adc_master_tx_buffer_2[80][1]
.sym 66100 r_adc_master_tx_buffer_2[84][1]
.sym 66101 r_spi_master_tx_counter[0]
.sym 66102 r_spi_master_tx_counter[2]
.sym 66105 r_adc_master_tx_buffer_1[106][3]
.sym 66106 r_adc_master_tx_buffer_1[110][3]
.sym 66107 r_spi_master_tx_counter[0]
.sym 66108 r_spi_master_tx_counter[2]
.sym 66111 $abc$42034$n4305_1
.sym 66112 $abc$42034$n4302_1
.sym 66113 $abc$42034$n2789
.sym 66114 $abc$42034$n2939
.sym 66117 $abc$42034$n4274_1
.sym 66118 $abc$42034$n5230
.sym 66119 r_spi_master_tx_counter[4]
.sym 66120 r_spi_master_tx_counter[3]
.sym 66123 r_spi_master_tx_counter[1]
.sym 66124 $abc$42034$n5229
.sym 66125 $abc$42034$n4284_1
.sym 66126 $abc$42034$n4285_1
.sym 66129 r_adc_master_rx_buffer_1[20]
.sym 66130 $false
.sym 66131 $false
.sym 66132 $false
.sym 66135 r_adc_master_rx_buffer_1[25]
.sym 66136 $false
.sym 66137 $false
.sym 66138 $false
.sym 66139 $abc$42034$n5750
.sym 66140 blink_simple_LED2.i_clk$2
.sym 66141 $false
.sym 66142 $abc$42034$n5144_1
.sym 66143 $abc$42034$n3849
.sym 66144 $abc$42034$n5145_1
.sym 66145 $abc$42034$n3944
.sym 66146 $abc$42034$n5149_1
.sym 66147 $abc$42034$n3845
.sym 66148 r_adc_master_tx_buffer_1[105][4]
.sym 66149 r_adc_master_tx_buffer_1[104][2]
.sym 66216 r_adc_master_tx_buffer_2[2][1]
.sym 66217 r_adc_master_tx_buffer_2[6][1]
.sym 66218 r_spi_master_tx_counter[0]
.sym 66219 r_spi_master_tx_counter[2]
.sym 66222 $abc$42034$n3642
.sym 66223 $abc$42034$n3655
.sym 66224 $abc$42034$n5110_1
.sym 66225 $abc$42034$n5329_1
.sym 66228 $abc$42034$n3656
.sym 66229 $abc$42034$n3659
.sym 66230 $abc$42034$n3660
.sym 66231 $abc$42034$n2823
.sym 66234 $abc$42034$n3769
.sym 66235 $abc$42034$n3772
.sym 66236 $abc$42034$n3763
.sym 66237 $abc$42034$n3766
.sym 66240 r_adc_master_tx_buffer_1[50][5]
.sym 66241 r_adc_master_tx_buffer_1[54][5]
.sym 66242 r_spi_master_tx_counter[0]
.sym 66243 r_spi_master_tx_counter[2]
.sym 66246 $abc$42034$n2855
.sym 66247 $abc$42034$n5344_1
.sym 66248 $abc$42034$n5140_1
.sym 66249 $abc$42034$n3796
.sym 66252 r_adc_master_rx_buffer_1[9]
.sym 66253 $false
.sym 66254 $false
.sym 66255 $false
.sym 66262 $abc$42034$n5730
.sym 66263 blink_simple_LED2.i_clk$2
.sym 66264 $false
.sym 66267 $abc$42034$n3790
.sym 66268 $abc$42034$n5140_1
.sym 66269 $abc$42034$n3094
.sym 66271 r_adc_master_tx_buffer_1[69][3]
.sym 66272 r_adc_master_tx_buffer_1[68][5]
.sym 66339 $abc$42034$n5112_1
.sym 66340 $abc$42034$n5109_1
.sym 66341 r_spi_master_tx_counter[0]
.sym 66342 $abc$42034$n2801
.sym 66345 r_adc_master_tx_buffer_1[1][1]
.sym 66346 r_adc_master_tx_buffer_1[5][1]
.sym 66347 r_spi_master_tx_counter[1]
.sym 66348 $abc$42034$n5108_1
.sym 66351 r_adc_master_tx_buffer_1[2][0]
.sym 66352 r_adc_master_tx_buffer_1[3][0]
.sym 66353 r_spi_master_tx_counter[0]
.sym 66354 $false
.sym 66357 r_adc_master_rx_buffer_1[10]
.sym 66358 $false
.sym 66359 $false
.sym 66360 $false
.sym 66363 r_adc_master_rx_buffer_1[17]
.sym 66364 $false
.sym 66365 $false
.sym 66366 $false
.sym 66369 r_adc_master_rx_buffer_1[15]
.sym 66370 $false
.sym 66371 $false
.sym 66372 $false
.sym 66375 r_adc_master_rx_buffer_1[8]
.sym 66376 $false
.sym 66377 $false
.sym 66378 $false
.sym 66381 r_adc_master_rx_buffer_1[5]
.sym 66382 $false
.sym 66383 $false
.sym 66384 $false
.sym 66385 $abc$42034$n5665
.sym 66386 blink_simple_LED2.i_clk$2
.sym 66387 $false
.sym 66388 $abc$42034$n2882
.sym 66389 $abc$42034$n3891
.sym 66390 $abc$42034$n3889
.sym 66391 $abc$42034$n2880
.sym 66395 r_adc_master_tx_buffer_2[7][1]
.sym 66462 r_adc_master_tx_buffer_1[3][4]
.sym 66463 r_adc_master_tx_buffer_1[7][4]
.sym 66464 r_spi_master_tx_counter[2]
.sym 66465 r_spi_master_tx_counter[0]
.sym 66468 r_adc_master_tx_buffer_1[0][4]
.sym 66469 r_adc_master_tx_buffer_1[4][4]
.sym 66470 r_spi_master_tx_counter[0]
.sym 66471 r_spi_master_tx_counter[2]
.sym 66474 r_adc_master_tx_buffer_1[25][4]
.sym 66475 r_adc_master_tx_buffer_1[29][4]
.sym 66476 r_spi_master_tx_counter[2]
.sym 66477 r_spi_master_tx_counter[0]
.sym 66480 r_adc_master_tx_buffer_1[27][4]
.sym 66481 r_adc_master_tx_buffer_1[31][4]
.sym 66482 r_spi_master_tx_counter[2]
.sym 66483 r_spi_master_tx_counter[0]
.sym 66486 r_adc_master_rx_buffer_1[4]
.sym 66487 $false
.sym 66488 $false
.sym 66489 $false
.sym 66492 r_adc_master_rx_buffer_1[30]
.sym 66493 $false
.sym 66494 $false
.sym 66495 $false
.sym 66504 r_adc_master_rx_buffer_1[28]
.sym 66505 $false
.sym 66506 $false
.sym 66507 $false
.sym 66508 $abc$42034$n5665
.sym 66509 blink_simple_LED2.i_clk$2
.sym 66510 $false
.sym 66511 r_adc_master_tx_buffer_1[58][3]
.sym 66512 r_adc_master_tx_buffer_1[59][0]
.sym 66515 r_adc_master_tx_buffer_1[58][4]
.sym 66516 r_adc_master_tx_buffer_1[57][0]
.sym 66585 r_adc_master_tx_buffer_1[40][3]
.sym 66586 r_adc_master_tx_buffer_1[44][3]
.sym 66587 r_spi_master_tx_counter[0]
.sym 66588 r_spi_master_tx_counter[2]
.sym 66591 r_spi_master_tx_counter[5]
.sym 66592 r_spi_master_tx_counter[6]
.sym 66593 $false
.sym 66594 $false
.sym 66597 $abc$42034$n3764
.sym 66598 $abc$42034$n3765
.sym 66599 r_spi_master_tx_counter[1]
.sym 66600 $false
.sym 66603 $abc$42034$n5055_1
.sym 66604 $abc$42034$n5314_1
.sym 66605 r_spi_master_tx_counter[1]
.sym 66606 $abc$42034$n2825
.sym 66609 $abc$42034$n5231_1
.sym 66610 $abc$42034$n4286_1
.sym 66611 $abc$42034$n2990
.sym 66612 $abc$42034$n5235_1
.sym 66615 $abc$42034$n5234_1
.sym 66616 $abc$42034$n4301_1
.sym 66617 $abc$42034$n4308_1
.sym 66618 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 66621 r_adc_master_tx_buffer_1[60][1]
.sym 66622 r_adc_master_tx_buffer_1[61][1]
.sym 66623 r_spi_master_tx_counter[0]
.sym 66624 $false
.sym 66627 r_adc_master_rx_buffer_1[27]
.sym 66628 $false
.sym 66629 $false
.sym 66630 $false
.sym 66631 $abc$42034$n5676
.sym 66632 blink_simple_LED2.i_clk$2
.sym 66633 $false
.sym 66635 $abc$42034$n4685_1
.sym 66636 $abc$42034$n4671_1
.sym 66639 $abc$42034$n4686_1
.sym 66640 $abc$42034$n5211_1
.sym 66641 r_adc_master_tx_buffer_1[52][1]
.sym 66708 r_spi_master_tx_counter[1]
.sym 66709 $abc$42034$n3646
.sym 66710 $abc$42034$n3647
.sym 66711 $abc$42034$n3643
.sym 66714 r_adc_master_tx_buffer_1[25][1]
.sym 66715 r_adc_master_tx_buffer_1[29][1]
.sym 66716 r_spi_master_tx_counter[2]
.sym 66717 r_spi_master_tx_counter[0]
.sym 66720 $abc$42034$n5095_1
.sym 66721 r_spi_master_tx_counter[3]
.sym 66722 $abc$42034$n5096_1
.sym 66723 r_spi_master_tx_counter[4]
.sym 66726 $abc$42034$n3509_1
.sym 66727 $abc$42034$n3512
.sym 66728 $abc$42034$n3519
.sym 66729 r_spi_master_tx_counter[3]
.sym 66732 r_adc_master_tx_buffer_2[120][6]
.sym 66733 $abc$42034$n2825
.sym 66734 $abc$42034$n4287_1
.sym 66735 $false
.sym 66738 $abc$42034$n5102_1
.sym 66739 $abc$42034$n5097_1
.sym 66740 $abc$42034$n3481
.sym 66741 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 66744 $abc$42034$n3644
.sym 66745 $abc$42034$n3645
.sym 66746 r_spi_master_tx_counter[1]
.sym 66747 $abc$42034$n2825
.sym 66750 r_adc_master_rx_buffer_1[27]
.sym 66751 $false
.sym 66752 $false
.sym 66753 $false
.sym 66754 $abc$42034$n5678
.sym 66755 blink_simple_LED2.i_clk$2
.sym 66756 $false
.sym 66758 $abc$42034$n3724
.sym 66759 $abc$42034$n3720
.sym 66760 $abc$42034$n3992
.sym 66761 $abc$42034$n3725
.sym 66762 $abc$42034$n3795
.sym 66763 $abc$42034$n3167
.sym 66764 r_adc_master_tx_buffer_2[19][3]
.sym 66831 r_adc_master_tx_buffer_2[24][0]
.sym 66832 r_adc_master_tx_buffer_2[28][0]
.sym 66833 r_spi_master_tx_counter[0]
.sym 66834 r_spi_master_tx_counter[2]
.sym 66837 $abc$42034$n2855
.sym 66838 $abc$42034$n5380
.sym 66839 $abc$42034$n5272_1
.sym 66840 $abc$42034$n5384_1
.sym 66843 $abc$42034$n3883
.sym 66844 $abc$42034$n3884
.sym 66845 $abc$42034$n3887
.sym 66846 r_spi_master_tx_counter[1]
.sym 66849 r_adc_master_tx_buffer_1[35][3]
.sym 66850 r_adc_master_tx_buffer_1[39][3]
.sym 66851 r_spi_master_tx_counter[2]
.sym 66852 $false
.sym 66855 $abc$42034$n3770
.sym 66856 $abc$42034$n3771
.sym 66857 r_spi_master_tx_counter[1]
.sym 66858 $false
.sym 66861 r_adc_master_tx_buffer_2[48][1]
.sym 66862 r_adc_master_tx_buffer_2[52][1]
.sym 66863 r_spi_master_tx_counter[0]
.sym 66864 r_spi_master_tx_counter[2]
.sym 66867 r_adc_master_tx_buffer_2[81][4]
.sym 66868 r_adc_master_tx_buffer_2[85][4]
.sym 66869 r_spi_master_tx_counter[2]
.sym 66870 $abc$42034$n2777
.sym 66873 r_adc_master_rx_buffer_1[24]
.sym 66874 $false
.sym 66875 $false
.sym 66876 $false
.sym 66877 $abc$42034$n5735
.sym 66878 blink_simple_LED2.i_clk$2
.sym 66879 $false
.sym 66880 $abc$42034$n3591
.sym 66881 $abc$42034$n3726
.sym 66882 $abc$42034$n5153_1
.sym 66883 $abc$42034$n3985
.sym 66884 r_adc_master_tx_buffer_1[73][1]
.sym 66885 r_adc_master_tx_buffer_1[73][5]
.sym 66886 r_adc_master_tx_buffer_1[74][1]
.sym 66887 r_adc_master_tx_buffer_1[75][1]
.sym 66954 r_adc_master_tx_buffer_1[73][1]
.sym 66955 r_adc_master_tx_buffer_1[77][1]
.sym 66956 r_spi_master_tx_counter[2]
.sym 66957 r_spi_master_tx_counter[0]
.sym 66960 $abc$42034$n3722
.sym 66961 $abc$42034$n3723
.sym 66962 r_spi_master_tx_counter[1]
.sym 66963 $false
.sym 66966 r_adc_master_tx_buffer_1[27][1]
.sym 66967 r_adc_master_tx_buffer_1[31][1]
.sym 66968 r_spi_master_tx_counter[2]
.sym 66969 r_spi_master_tx_counter[0]
.sym 66972 r_adc_master_tx_buffer_1[24][1]
.sym 66973 r_adc_master_tx_buffer_1[28][1]
.sym 66974 r_spi_master_tx_counter[0]
.sym 66975 r_spi_master_tx_counter[2]
.sym 66978 $abc$42034$n3886
.sym 66979 $abc$42034$n2801
.sym 66980 r_spi_master_tx_counter[1]
.sym 66981 $abc$42034$n5150_1
.sym 66984 r_adc_master_tx_buffer_2[49][1]
.sym 66985 r_adc_master_tx_buffer_2[53][1]
.sym 66986 r_spi_master_tx_counter[2]
.sym 66987 r_spi_master_tx_counter[0]
.sym 66990 $abc$42034$n3044_1
.sym 66991 $abc$42034$n3045
.sym 66992 r_spi_master_tx_counter[1]
.sym 66993 r_spi_master_tx_counter[3]
.sym 66996 r_adc_master_rx_buffer_1[17]
.sym 66997 $false
.sym 66998 $false
.sym 66999 $false
.sym 67000 $abc$42034$n5741
.sym 67001 blink_simple_LED2.i_clk$2
.sym 67002 $false
.sym 67003 $abc$42034$n4039
.sym 67004 $abc$42034$n4333_1
.sym 67006 $abc$42034$n3220
.sym 67007 $abc$42034$n4058
.sym 67009 r_adc_master_tx_buffer_1[88][6]
.sym 67077 $abc$42034$n3511_1
.sym 67078 $abc$42034$n3510
.sym 67079 r_spi_master_tx_counter[1]
.sym 67080 r_spi_master_tx_counter[0]
.sym 67083 $abc$42034$n3570
.sym 67084 $abc$42034$n3571
.sym 67085 r_spi_master_tx_counter[1]
.sym 67086 r_spi_master_tx_counter[4]
.sym 67089 r_spi_master_tx_counter[1]
.sym 67090 $abc$42034$n4056
.sym 67091 $abc$42034$n4057
.sym 67092 $abc$42034$n4053
.sym 67095 r_adc_master_tx_buffer_1[9][0]
.sym 67096 r_adc_master_tx_buffer_1[13][0]
.sym 67097 r_spi_master_tx_counter[2]
.sym 67098 $false
.sym 67101 $abc$42034$n4054
.sym 67102 $abc$42034$n4055
.sym 67103 r_spi_master_tx_counter[1]
.sym 67104 $abc$42034$n2801
.sym 67107 r_adc_master_rx_buffer_1[30]
.sym 67108 $false
.sym 67109 $false
.sym 67110 $false
.sym 67113 r_adc_master_rx_buffer_1[3]
.sym 67114 $false
.sym 67115 $false
.sym 67116 $false
.sym 67123 $abc$42034$n5671
.sym 67124 blink_simple_LED2.i_clk$2
.sym 67125 $false
.sym 67126 $abc$42034$n3572
.sym 67127 $abc$42034$n3564
.sym 67128 $abc$42034$n3565
.sym 67129 $abc$42034$n3575
.sym 67130 $abc$42034$n5210
.sym 67131 $abc$42034$n3576
.sym 67132 $abc$42034$n5084_1
.sym 67133 r_adc_master_tx_buffer_2[79][3]
.sym 67206 r_adc_master_tx_buffer_1[57][2]
.sym 67207 r_adc_master_tx_buffer_1[61][2]
.sym 67208 r_spi_master_tx_counter[0]
.sym 67209 r_spi_master_tx_counter[2]
.sym 67212 $abc$42034$n3860
.sym 67213 $abc$42034$n3859
.sym 67214 r_spi_master_tx_counter[1]
.sym 67215 r_spi_master_tx_counter[3]
.sym 67218 r_adc_master_tx_buffer_1[58][4]
.sym 67219 r_adc_master_tx_buffer_1[62][4]
.sym 67220 r_spi_master_tx_counter[0]
.sym 67221 r_spi_master_tx_counter[2]
.sym 67224 r_adc_master_rx_buffer_1[12]
.sym 67225 $false
.sym 67226 $false
.sym 67227 $false
.sym 67230 r_adc_master_rx_buffer_1[18]
.sym 67231 $false
.sym 67232 $false
.sym 67233 $false
.sym 67236 r_adc_master_rx_buffer_1[16]
.sym 67237 $false
.sym 67238 $false
.sym 67239 $false
.sym 67246 $abc$42034$n5688
.sym 67247 blink_simple_LED2.i_clk$2
.sym 67248 $false
.sym 67249 $abc$42034$n3159
.sym 67250 $abc$42034$n3166
.sym 67251 $abc$42034$n5175_1
.sym 67252 $abc$42034$n5378_1
.sym 67254 $abc$42034$n3566
.sym 67255 r_adc_master_tx_buffer_2[8][7]
.sym 67256 r_adc_master_tx_buffer_2[10][0]
.sym 67323 r_adc_master_tx_buffer_2[51][1]
.sym 67324 r_adc_master_tx_buffer_2[55][1]
.sym 67325 r_spi_master_tx_counter[2]
.sym 67326 r_spi_master_tx_counter[0]
.sym 67329 r_adc_master_tx_buffer_2[98][3]
.sym 67330 r_adc_master_tx_buffer_2[102][3]
.sym 67331 r_spi_master_tx_counter[0]
.sym 67332 r_spi_master_tx_counter[2]
.sym 67335 $abc$42034$n3107
.sym 67336 $abc$42034$n3108
.sym 67337 r_spi_master_tx_counter[1]
.sym 67338 $abc$42034$n2801
.sym 67341 r_adc_master_tx_buffer_1[60][2]
.sym 67342 r_adc_master_tx_buffer_1[56][2]
.sym 67343 r_spi_master_tx_counter[0]
.sym 67344 $abc$42034$n5313_1
.sym 67347 r_adc_master_tx_buffer_2[99][3]
.sym 67348 r_adc_master_tx_buffer_2[103][3]
.sym 67349 r_spi_master_tx_counter[2]
.sym 67350 r_spi_master_tx_counter[0]
.sym 67353 r_adc_master_rx_buffer_1[1]
.sym 67354 $false
.sym 67355 $false
.sym 67356 $false
.sym 67359 r_adc_master_rx_buffer_1[3]
.sym 67360 $false
.sym 67361 $false
.sym 67362 $false
.sym 67365 r_adc_master_rx_buffer_1[17]
.sym 67366 $false
.sym 67367 $false
.sym 67368 $false
.sym 67369 $abc$42034$n5657
.sym 67370 blink_simple_LED2.i_clk$2
.sym 67371 $false
.sym 67373 $abc$42034$n3765
.sym 67374 $abc$42034$n4047
.sym 67375 r_adc_master_tx_buffer_2[57][3]
.sym 67376 r_adc_master_tx_buffer_2[59][5]
.sym 67377 r_adc_master_tx_buffer_2[56][4]
.sym 67378 r_adc_master_tx_buffer_2[58][1]
.sym 67379 r_adc_master_tx_buffer_2[59][2]
.sym 67446 $abc$42034$n3827
.sym 67447 $abc$42034$n3828
.sym 67448 $abc$42034$n5141_1
.sym 67449 r_spi_master_tx_counter[1]
.sym 67452 $abc$42034$n2810
.sym 67453 $abc$42034$n2813
.sym 67454 $abc$42034$n2804
.sym 67455 $abc$42034$n2807
.sym 67458 $abc$42034$n2809
.sym 67459 $abc$42034$n2808
.sym 67460 r_spi_master_tx_counter[1]
.sym 67461 r_spi_master_tx_counter[3]
.sym 67464 $abc$42034$n2803
.sym 67465 $abc$42034$n5011_1
.sym 67466 r_spi_master_tx_counter[4]
.sym 67467 r_spi_master_tx_counter[5]
.sym 67476 r_adc_master_rx_buffer_1[17]
.sym 67477 $false
.sym 67478 $false
.sym 67479 $false
.sym 67482 r_adc_master_rx_buffer_1[31]
.sym 67483 $false
.sym 67484 $false
.sym 67485 $false
.sym 67488 r_adc_master_rx_buffer_1[26]
.sym 67489 $false
.sym 67490 $false
.sym 67491 $false
.sym 67492 $abc$42034$n5688
.sym 67493 blink_simple_LED2.i_clk$2
.sym 67494 $false
.sym 67495 $abc$42034$n4046
.sym 67496 $abc$42034$n2814
.sym 67498 $abc$42034$n4690_1
.sym 67499 $abc$42034$n2813
.sym 67500 r_adc_master_tx_buffer_2[96][7]
.sym 67501 r_adc_master_tx_buffer_2[97][5]
.sym 67502 r_adc_master_tx_buffer_2[98][2]
.sym 67575 r_adc_master_tx_buffer_2[97][4]
.sym 67576 r_adc_master_tx_buffer_2[101][4]
.sym 67577 r_spi_master_tx_counter[2]
.sym 67578 r_spi_master_tx_counter[0]
.sym 67581 r_adc_master_tx_buffer_2[98][2]
.sym 67582 r_adc_master_tx_buffer_2[102][2]
.sym 67583 r_spi_master_tx_counter[0]
.sym 67584 r_spi_master_tx_counter[2]
.sym 67593 r_adc_master_rx_buffer_1[10]
.sym 67594 $false
.sym 67595 $false
.sym 67596 $false
.sym 67605 r_adc_master_rx_buffer_1[31]
.sym 67606 $false
.sym 67607 $false
.sym 67608 $false
.sym 67611 r_adc_master_rx_buffer_1[20]
.sym 67612 $false
.sym 67613 $false
.sym 67614 $false
.sym 67615 $abc$42034$n5754
.sym 67616 blink_simple_LED2.i_clk$2
.sym 67617 $false
.sym 67618 $abc$42034$n3593
.sym 67619 $abc$42034$n3579
.sym 67620 $abc$42034$n3592
.sym 67621 $abc$42034$n3581
.sym 67622 $abc$42034$n3567
.sym 67623 $abc$42034$n3580
.sym 67624 $abc$42034$n5174_1
.sym 67625 r_adc_master_tx_buffer_2[89][7]
.sym 67704 spiMasterADC.r_CS_Inactive_Count[2]
.sym 67705 $false
.sym 67706 $false
.sym 67707 $false
.sym 67710 r_adc_master_rx_buffer_1[6]
.sym 67711 $false
.sym 67712 $false
.sym 67713 $false
.sym 67716 r_adc_master_rx_buffer_1[13]
.sym 67717 $false
.sym 67718 $false
.sym 67719 $false
.sym 67728 r_adc_master_rx_buffer_1[19]
.sym 67729 $false
.sym 67730 $false
.sym 67731 $false
.sym 67738 $abc$42034$n5681
.sym 67739 blink_simple_LED2.i_clk$2
.sym 67740 $false
.sym 67741 $abc$42034$n3578
.sym 67742 $abc$42034$n3588
.sym 67743 $abc$42034$n4592_1
.sym 67746 r_adc_master_tx_buffer_2[93][7]
.sym 67748 r_adc_master_tx_buffer_2[92][6]
.sym 67777 $true
.sym 67814 $abc$42034$n5623$2
.sym 67815 $false
.sym 67816 $abc$42034$n5623
.sym 67817 $false
.sym 67818 $false
.sym 67820 $auto$alumacc.cc:474:replace_alu$1623.C[2]
.sym 67822 $false
.sym 67823 $abc$42034$n5527
.sym 67826 $abc$42034$n2547$2
.sym 67828 $false
.sym 67829 $abc$42034$n5624
.sym 67836 $abc$42034$n2547$2
.sym 67839 r_adc_master_tx_buffer_1[8][0]
.sym 67840 r_adc_master_tx_buffer_1[12][0]
.sym 67841 r_spi_master_tx_counter[2]
.sym 67842 $false
.sym 67845 r_adc_master_rx_buffer_1[16]
.sym 67846 $false
.sym 67847 $false
.sym 67848 $false
.sym 67851 r_adc_master_rx_buffer_1[24]
.sym 67852 $false
.sym 67853 $false
.sym 67854 $false
.sym 67857 r_adc_master_rx_buffer_1[30]
.sym 67858 $false
.sym 67859 $false
.sym 67860 $false
.sym 67861 $abc$42034$n5652
.sym 67862 blink_simple_LED2.i_clk$2
.sym 67863 $false
.sym 67864 $abc$42034$n2958
.sym 67866 $abc$42034$n2959
.sym 67869 r_adc_master_tx_buffer_2[28][1]
.sym 67871 r_adc_master_tx_buffer_2[30][7]
.sym 67938 r_adc_master_tx_buffer_2[50][5]
.sym 67939 r_adc_master_tx_buffer_2[54][5]
.sym 67940 r_spi_master_tx_counter[0]
.sym 67941 $abc$42034$n5194_1
.sym 67944 r_adc_master_rx_buffer_1[27]
.sym 67945 $false
.sym 67946 $false
.sym 67947 $false
.sym 67950 r_adc_master_rx_buffer_1[1]
.sym 67951 $false
.sym 67952 $false
.sym 67953 $false
.sym 67962 r_adc_master_rx_buffer_1[17]
.sym 67963 $false
.sym 67964 $false
.sym 67965 $false
.sym 67968 r_adc_master_rx_buffer_1[13]
.sym 67969 $false
.sym 67970 $false
.sym 67971 $false
.sym 67980 r_adc_master_rx_buffer_1[20]
.sym 67981 $false
.sym 67982 $false
.sym 67983 $false
.sym 67984 $abc$42034$n5742
.sym 67985 blink_simple_LED2.i_clk$2
.sym 67986 $false
.sym 67987 r_adc_master_tx_buffer_1[67][2]
.sym 67988 r_adc_master_tx_buffer_1[65][5]
.sym 67990 r_adc_master_tx_buffer_1[64][5]
.sym 67992 r_adc_master_tx_buffer_1[65][3]
.sym 68067 $abc$42034$n3120
.sym 68068 $abc$42034$n3123_1
.sym 68069 $abc$42034$n3124
.sym 68070 $abc$42034$n2823
.sym 68079 r_adc_master_tx_buffer_2[48][3]
.sym 68080 r_adc_master_tx_buffer_2[52][3]
.sym 68081 r_spi_master_tx_counter[2]
.sym 68082 $abc$42034$n2779
.sym 68085 $abc$42034$n3122
.sym 68086 $abc$42034$n3121_1
.sym 68087 r_spi_master_tx_counter[2]
.sym 68088 r_spi_master_tx_counter[1]
.sym 68091 r_adc_master_tx_buffer_2[40][5]
.sym 68092 r_adc_master_tx_buffer_2[44][5]
.sym 68093 r_spi_master_tx_counter[2]
.sym 68094 $abc$42034$n2779
.sym 68097 r_adc_master_rx_buffer_1[21]
.sym 68098 $false
.sym 68099 $false
.sym 68100 $false
.sym 68107 $abc$42034$n5740
.sym 68108 blink_simple_LED2.i_clk$2
.sym 68109 $false
.sym 68110 $abc$42034$n3829
.sym 68111 $abc$42034$n5377
.sym 68112 r_adc_master_tx_buffer_2[40][5]
.sym 68114 r_adc_master_tx_buffer_2[43][5]
.sym 68115 r_adc_master_tx_buffer_2[42][4]
.sym 68116 r_adc_master_tx_buffer_2[43][0]
.sym 68117 r_adc_master_tx_buffer_2[42][0]
.sym 68184 r_adc_master_tx_buffer_2[43][5]
.sym 68185 r_adc_master_tx_buffer_2[47][5]
.sym 68186 r_spi_master_tx_counter[0]
.sym 68187 r_spi_master_tx_counter[2]
.sym 68190 r_adc_master_tx_buffer_2[49][3]
.sym 68191 r_adc_master_tx_buffer_2[53][3]
.sym 68192 r_spi_master_tx_counter[2]
.sym 68193 $abc$42034$n2777
.sym 68196 r_adc_master_tx_buffer_2[42][0]
.sym 68197 r_adc_master_tx_buffer_2[46][0]
.sym 68198 r_spi_master_tx_counter[2]
.sym 68199 $false
.sym 68202 r_adc_master_rx_buffer_1[19]
.sym 68203 $false
.sym 68204 $false
.sym 68205 $false
.sym 68208 r_adc_master_rx_buffer_1[30]
.sym 68209 $false
.sym 68210 $false
.sym 68211 $false
.sym 68214 r_adc_master_rx_buffer_1[28]
.sym 68215 $false
.sym 68216 $false
.sym 68217 $false
.sym 68220 r_adc_master_rx_buffer_1[27]
.sym 68221 $false
.sym 68222 $false
.sym 68223 $false
.sym 68226 r_adc_master_rx_buffer_1[13]
.sym 68227 $false
.sym 68228 $false
.sym 68229 $false
.sym 68230 $abc$42034$n5741
.sym 68231 blink_simple_LED2.i_clk$2
.sym 68232 $false
.sym 68235 $abc$42034$n1373
.sym 68236 $abc$42034$n1376
.sym 68237 $abc$42034$n1379
.sym 68238 $abc$42034$n1382
.sym 68239 $abc$42034$n1385
.sym 68240 r_adc_master_tx_buffer_1[39][6]
.sym 68313 r_adc_master_rx_buffer_1[29]
.sym 68314 $false
.sym 68315 $false
.sym 68316 $false
.sym 68319 r_adc_master_rx_buffer_1[8]
.sym 68320 $false
.sym 68321 $false
.sym 68322 $false
.sym 68331 r_adc_master_rx_buffer_1[5]
.sym 68332 $false
.sym 68333 $false
.sym 68334 $false
.sym 68353 $abc$42034$n5740
.sym 68354 blink_simple_LED2.i_clk$2
.sym 68355 $false
.sym 68356 $abc$42034$n3168
.sym 68359 $abc$42034$n4334_1
.sym 68360 r_adc_master_tx_buffer_2[18][3]
.sym 68361 r_adc_master_tx_buffer_2[18][0]
.sym 68362 r_adc_master_tx_buffer_2[17][0]
.sym 68448 r_adc_master_tx_buffer_1[1][4]
.sym 68449 r_adc_master_tx_buffer_1[5][4]
.sym 68450 r_spi_master_tx_counter[2]
.sym 68451 r_spi_master_tx_counter[0]
.sym 68460 r_adc_master_tx_buffer_1[0][3]
.sym 68461 r_adc_master_tx_buffer_1[4][3]
.sym 68462 r_spi_master_tx_counter[0]
.sym 68463 r_spi_master_tx_counter[2]
.sym 68472 r_adc_master_rx_buffer_1[27]
.sym 68473 $false
.sym 68474 $false
.sym 68475 $false
.sym 68476 $abc$42034$n5665
.sym 68477 blink_simple_LED2.i_clk$2
.sym 68478 $false
.sym 68484 r_adc_master_tx_buffer_2[26][3]
.sym 68565 r_adc_master_rx_buffer_1[20]
.sym 68566 $false
.sym 68567 $false
.sym 68568 $false
.sym 68571 r_adc_master_rx_buffer_1[27]
.sym 68572 $false
.sym 68573 $false
.sym 68574 $false
.sym 68599 $abc$42034$n5654
.sym 68600 blink_simple_LED2.i_clk$2
.sym 68601 $false
.sym 68646 $abc$42034$n997
.sym 68676 blink_simple_LED2.i_clk
.sym 68702 $abc$42034$n2866
.sym 68704 r_adc_master_tx_buffer_2[22][2]
.sym 68705 r_adc_master_tx_buffer_2[23][3]
.sym 68707 r_adc_master_tx_buffer_2[23][2]
.sym 68708 r_adc_master_tx_buffer_2[23][1]
.sym 68789 r_adc_master_rx_buffer_1[27]
.sym 68790 $false
.sym 68791 $false
.sym 68792 $false
.sym 68801 r_adc_master_rx_buffer_1[0]
.sym 68802 $false
.sym 68803 $false
.sym 68804 $false
.sym 68823 $abc$42034$n5652
.sym 68824 blink_simple_LED2.i_clk$2
.sym 68825 $false
.sym 68830 $abc$42034$n3513
.sym 68832 r_adc_master_tx_buffer_1[15][2]
.sym 68833 r_adc_master_tx_buffer_1[14][3]
.sym 68834 r_adc_master_tx_buffer_1[15][5]
.sym 68835 r_adc_master_tx_buffer_1[14][7]
.sym 68836 r_adc_master_tx_buffer_1[15][0]
.sym 68940 r_adc_master_rx_buffer_1[19]
.sym 68941 $false
.sym 68942 $false
.sym 68943 $false
.sym 68946 r_adc_master_rx_buffer_1[3]
.sym 68947 $false
.sym 68948 $false
.sym 68949 $false
.sym 68952 r_adc_master_rx_buffer_1[21]
.sym 68953 $false
.sym 68954 $false
.sym 68955 $false
.sym 68976 r_adc_master_rx_buffer_1[25]
.sym 68977 $false
.sym 68978 $false
.sym 68979 $false
.sym 68986 $abc$42034$n5678
.sym 68987 blink_simple_LED2.i_clk$2
.sym 68988 $false
.sym 68990 $abc$42034$n3835
.sym 68991 $abc$42034$n5226
.sym 68995 r_adc_master_tx_buffer_2[19][1]
.sym 69063 r_adc_master_rx_buffer_1[27]
.sym 69064 $false
.sym 69065 $false
.sym 69066 $false
.sym 69093 r_adc_master_rx_buffer_1[31]
.sym 69094 $false
.sym 69095 $false
.sym 69096 $false
.sym 69099 r_adc_master_rx_buffer_1[23]
.sym 69100 $false
.sym 69101 $false
.sym 69102 $false
.sym 69105 r_adc_master_rx_buffer_1[9]
.sym 69106 $false
.sym 69107 $false
.sym 69108 $false
.sym 69109 $abc$42034$n5757$2
.sym 69110 blink_simple_LED2.i_clk$2
.sym 69111 $false
.sym 69112 $abc$42034$n3834
.sym 69115 $abc$42034$n5143_1
.sym 69116 r_adc_master_tx_buffer_2[20][1]
.sym 69192 r_adc_master_tx_buffer_2[16][4]
.sym 69193 r_adc_master_tx_buffer_2[20][4]
.sym 69194 r_spi_master_tx_counter[0]
.sym 69195 r_spi_master_tx_counter[2]
.sym 69204 r_spi_master_tx_counter[1]
.sym 69205 $abc$42034$n3990
.sym 69206 $abc$42034$n3991
.sym 69207 $abc$42034$n2823
.sym 69216 r_adc_master_tx_buffer_1[41][5]
.sym 69217 r_adc_master_tx_buffer_1[45][5]
.sym 69218 r_spi_master_tx_counter[2]
.sym 69219 r_spi_master_tx_counter[0]
.sym 69222 r_adc_master_rx_buffer_1[18]
.sym 69223 $false
.sym 69224 $false
.sym 69225 $false
.sym 69228 r_adc_master_rx_buffer_1[0]
.sym 69229 $false
.sym 69230 $false
.sym 69231 $false
.sym 69232 $abc$42034$n5644
.sym 69233 blink_simple_LED2.i_clk$2
.sym 69234 $false
.sym 69236 $abc$42034$n3138
.sym 69238 r_adc_master_tx_buffer_2[72][6]
.sym 69239 r_adc_master_tx_buffer_2[72][2]
.sym 69241 r_adc_master_tx_buffer_2[74][6]
.sym 69309 $abc$42034$n3758
.sym 69310 $abc$42034$n3757
.sym 69311 r_spi_master_tx_counter[0]
.sym 69312 r_spi_master_tx_counter[2]
.sym 69315 r_adc_master_tx_buffer_1[17][2]
.sym 69316 r_adc_master_tx_buffer_1[21][2]
.sym 69317 r_spi_master_tx_counter[2]
.sym 69318 r_spi_master_tx_counter[0]
.sym 69327 r_adc_master_tx_buffer_2[113][7]
.sym 69328 r_adc_master_tx_buffer_2[117][7]
.sym 69329 r_spi_master_tx_counter[2]
.sym 69330 $abc$42034$n2777
.sym 69333 r_adc_master_tx_buffer_2[74][6]
.sym 69334 r_adc_master_tx_buffer_2[78][6]
.sym 69335 r_spi_master_tx_counter[2]
.sym 69336 $false
.sym 69339 r_adc_master_rx_buffer_1[2]
.sym 69340 $false
.sym 69341 $false
.sym 69342 $false
.sym 69345 r_adc_master_rx_buffer_1[4]
.sym 69346 $false
.sym 69347 $false
.sym 69348 $false
.sym 69351 r_adc_master_rx_buffer_1[17]
.sym 69352 $false
.sym 69353 $false
.sym 69354 $false
.sym 69355 $abc$42034$n5732
.sym 69356 blink_simple_LED2.i_clk$2
.sym 69357 $false
.sym 69358 $abc$42034$n2908
.sym 69359 $abc$42034$n4553_1
.sym 69362 $abc$42034$n2910
.sym 69363 r_adc_master_tx_buffer_1[10][7]
.sym 69438 r_adc_master_tx_buffer_1[18][0]
.sym 69439 r_adc_master_tx_buffer_1[19][0]
.sym 69440 r_spi_master_tx_counter[0]
.sym 69441 $false
.sym 69456 r_adc_master_tx_buffer_1[45][1]
.sym 69457 r_adc_master_tx_buffer_1[47][1]
.sym 69458 r_spi_master_tx_counter[1]
.sym 69459 r_spi_master_tx_counter[2]
.sym 69462 r_spi_master_tx_counter[0]
.sym 69463 $abc$42034$n4042
.sym 69464 $abc$42034$n4043
.sym 69465 $abc$42034$n2823
.sym 69474 r_adc_master_rx_buffer_1[1]
.sym 69475 $false
.sym 69476 $false
.sym 69477 $false
.sym 69478 $abc$42034$n5678
.sym 69479 blink_simple_LED2.i_clk$2
.sym 69480 $false
.sym 69481 $abc$42034$n5320_1
.sym 69482 $abc$42034$n5227_1
.sym 69483 $abc$42034$n5322_1
.sym 69484 $abc$42034$n5080_1
.sym 69485 $abc$42034$n5321_1
.sym 69486 $abc$42034$n5224_1
.sym 69487 r_adc_master_tx_buffer_2[73][1]
.sym 69488 r_adc_master_tx_buffer_2[72][5]
.sym 69567 $abc$42034$n3717
.sym 69568 $abc$42034$n3718
.sym 69569 $abc$42034$n5128_1
.sym 69570 r_spi_master_tx_counter[0]
.sym 69579 $abc$42034$n3761
.sym 69580 $abc$42034$n3760
.sym 69581 r_spi_master_tx_counter[0]
.sym 69582 $abc$42034$n5129_1
.sym 69585 r_adc_master_tx_buffer_1[40][1]
.sym 69586 r_adc_master_tx_buffer_1[44][1]
.sym 69587 r_spi_master_tx_counter[1]
.sym 69588 $abc$42034$n5127_1
.sym 69591 r_adc_master_tx_buffer_2[16][6]
.sym 69592 r_adc_master_tx_buffer_2[20][6]
.sym 69593 r_spi_master_tx_counter[0]
.sym 69594 r_spi_master_tx_counter[2]
.sym 69597 $abc$42034$n4760_1
.sym 69598 $abc$42034$n3376
.sym 69599 r_adc_master_rx_buffer_1[22]
.sym 69600 $false
.sym 69601 $true
.sym 69602 blink_simple_LED2.i_clk$2
.sym 69603 $false
.sym 69605 $abc$42034$n5040_1
.sym 69608 $abc$42034$n2897
.sym 69609 r_adc_master_tx_buffer_1[62][6]
.sym 69610 r_adc_master_tx_buffer_1[62][5]
.sym 69611 r_adc_master_tx_buffer_1[60][6]
.sym 69678 r_adc_master_tx_buffer_1[49][1]
.sym 69679 r_adc_master_tx_buffer_1[53][1]
.sym 69680 r_spi_master_tx_counter[2]
.sym 69681 $abc$42034$n2777
.sym 69690 r_adc_master_rx_buffer_1[25]
.sym 69691 $false
.sym 69692 $false
.sym 69693 $false
.sym 69702 r_adc_master_rx_buffer_1[18]
.sym 69703 $false
.sym 69704 $false
.sym 69705 $false
.sym 69708 r_adc_master_rx_buffer_1[5]
.sym 69709 $false
.sym 69710 $false
.sym 69711 $false
.sym 69714 r_adc_master_rx_buffer_1[17]
.sym 69715 $false
.sym 69716 $false
.sym 69717 $false
.sym 69724 $abc$42034$n5681
.sym 69725 blink_simple_LED2.i_clk$2
.sym 69726 $false
.sym 69727 $abc$42034$n3133_1
.sym 69728 $abc$42034$n2791
.sym 69729 $abc$42034$n3137
.sym 69730 $abc$42034$n3136
.sym 69731 $abc$42034$n2788
.sym 69732 $abc$42034$n3132
.sym 69733 r_adc_master_tx_buffer_1[73][3]
.sym 69734 r_adc_master_tx_buffer_1[72][2]
.sym 69801 r_adc_master_tx_buffer_2[99][1]
.sym 69802 r_adc_master_tx_buffer_2[103][1]
.sym 69803 r_spi_master_tx_counter[2]
.sym 69804 r_spi_master_tx_counter[0]
.sym 69807 r_adc_master_tx_buffer_2[98][1]
.sym 69808 r_adc_master_tx_buffer_2[102][1]
.sym 69809 r_spi_master_tx_counter[0]
.sym 69810 r_spi_master_tx_counter[2]
.sym 69813 $abc$42034$n3792
.sym 69814 $abc$42034$n3793
.sym 69815 r_spi_master_tx_counter[1]
.sym 69816 $abc$42034$n2801
.sym 69819 r_adc_master_rx_buffer_1[19]
.sym 69820 $false
.sym 69821 $false
.sym 69822 $false
.sym 69825 r_adc_master_rx_buffer_1[1]
.sym 69826 $false
.sym 69827 $false
.sym 69828 $false
.sym 69831 r_adc_master_rx_buffer_1[25]
.sym 69832 $false
.sym 69833 $false
.sym 69834 $false
.sym 69837 r_adc_master_rx_buffer_1[17]
.sym 69838 $false
.sym 69839 $false
.sym 69840 $false
.sym 69843 r_adc_master_rx_buffer_1[10]
.sym 69844 $false
.sym 69845 $false
.sym 69846 $false
.sym 69847 $abc$42034$n5729
.sym 69848 blink_simple_LED2.i_clk$2
.sym 69849 $false
.sym 69850 $abc$42034$n4412_1
.sym 69851 $abc$42034$n3104
.sym 69852 $abc$42034$n5257_1
.sym 69853 r_adc_master_tx_buffer_2[117][4]
.sym 69856 r_adc_master_tx_buffer_2[116][7]
.sym 69857 r_adc_master_tx_buffer_2[116][3]
.sym 69924 r_spi_master_tx_counter[1]
.sym 69925 $abc$42034$n5338_1
.sym 69926 $abc$42034$n3703
.sym 69927 $abc$42034$n3704
.sym 69930 r_adc_master_tx_buffer_2[113][4]
.sym 69931 r_adc_master_tx_buffer_2[117][4]
.sym 69932 r_spi_master_tx_counter[1]
.sym 69933 r_spi_master_tx_counter[2]
.sym 69936 r_adc_master_tx_buffer_2[11][4]
.sym 69937 r_adc_master_tx_buffer_2[15][4]
.sym 69938 r_spi_master_tx_counter[2]
.sym 69939 $false
.sym 69942 r_adc_master_tx_buffer_2[99][7]
.sym 69943 r_adc_master_tx_buffer_2[103][7]
.sym 69944 r_spi_master_tx_counter[2]
.sym 69945 r_spi_master_tx_counter[0]
.sym 69948 r_adc_master_tx_buffer_2[112][7]
.sym 69949 r_adc_master_tx_buffer_2[116][7]
.sym 69950 r_spi_master_tx_counter[2]
.sym 69951 $abc$42034$n2779
.sym 69954 r_adc_master_tx_buffer_2[83][2]
.sym 69955 r_adc_master_tx_buffer_2[87][2]
.sym 69956 r_spi_master_tx_counter[0]
.sym 69957 r_spi_master_tx_counter[2]
.sym 69960 r_adc_master_tx_buffer_1[48][1]
.sym 69961 r_adc_master_tx_buffer_1[52][1]
.sym 69962 r_spi_master_tx_counter[2]
.sym 69963 $abc$42034$n2779
.sym 69966 r_adc_master_rx_buffer_1[2]
.sym 69967 $false
.sym 69968 $false
.sym 69969 $false
.sym 69970 $abc$42034$n5750
.sym 69971 blink_simple_LED2.i_clk$2
.sym 69972 $false
.sym 69973 $abc$42034$n2898
.sym 69974 $abc$42034$n3512
.sym 69976 $abc$42034$n2905
.sym 69978 $abc$42034$n4160
.sym 69979 r_adc_master_tx_buffer_1[27][2]
.sym 70047 $abc$42034$n4044
.sym 70048 $abc$42034$n4045
.sym 70049 r_spi_master_tx_counter[0]
.sym 70050 $abc$42034$n4041
.sym 70053 $abc$42034$n4680_1
.sym 70054 $abc$42034$n4683_1
.sym 70055 $abc$42034$n4684_1
.sym 70056 $abc$42034$n2823
.sym 70059 r_adc_master_tx_buffer_2[1][1]
.sym 70060 r_adc_master_tx_buffer_2[5][1]
.sym 70061 r_spi_master_tx_counter[2]
.sym 70062 r_spi_master_tx_counter[0]
.sym 70065 r_adc_master_tx_buffer_2[0][1]
.sym 70066 r_adc_master_tx_buffer_2[4][1]
.sym 70067 r_spi_master_tx_counter[0]
.sym 70068 r_spi_master_tx_counter[2]
.sym 70071 r_adc_master_tx_buffer_1[106][2]
.sym 70072 r_adc_master_tx_buffer_1[110][2]
.sym 70073 r_spi_master_tx_counter[1]
.sym 70074 r_spi_master_tx_counter[2]
.sym 70077 $abc$42034$n3847
.sym 70078 $abc$42034$n3848
.sym 70079 r_spi_master_tx_counter[1]
.sym 70080 r_spi_master_tx_counter[3]
.sym 70089 r_adc_master_rx_buffer_1[17]
.sym 70090 $false
.sym 70091 $false
.sym 70092 $false
.sym 70093 $abc$42034$n5730
.sym 70094 blink_simple_LED2.i_clk$2
.sym 70095 $false
.sym 70096 $abc$42034$n3945
.sym 70097 $abc$42034$n3980
.sym 70098 $abc$42034$n3946
.sym 70099 $abc$42034$n5370_1
.sym 70100 $abc$42034$n3943
.sym 70101 $abc$42034$n3942
.sym 70102 r_adc_master_tx_buffer_1[106][0]
.sym 70103 r_adc_master_tx_buffer_1[106][4]
.sym 70170 $abc$42034$n4304_1
.sym 70171 $abc$42034$n4303_1
.sym 70172 r_spi_master_tx_counter[0]
.sym 70173 r_spi_master_tx_counter[1]
.sym 70176 r_adc_master_tx_buffer_2[110][4]
.sym 70177 r_adc_master_tx_buffer_2[111][4]
.sym 70178 r_spi_master_tx_counter[0]
.sym 70179 $false
.sym 70182 $abc$42034$n3713
.sym 70183 $abc$42034$n5125_1
.sym 70184 r_spi_master_tx_counter[4]
.sym 70185 r_spi_master_tx_counter[3]
.sym 70188 $abc$42034$n5130_1
.sym 70189 $abc$42034$n2801
.sym 70190 $abc$42034$n3762
.sym 70191 $abc$42034$n5343_1
.sym 70194 r_adc_master_rx_buffer_1[6]
.sym 70195 $false
.sym 70196 $false
.sym 70197 $false
.sym 70200 r_adc_master_rx_buffer_1[11]
.sym 70201 $false
.sym 70202 $false
.sym 70203 $false
.sym 70206 r_adc_master_rx_buffer_1[7]
.sym 70207 $false
.sym 70208 $false
.sym 70209 $false
.sym 70212 r_adc_master_rx_buffer_1[9]
.sym 70213 $false
.sym 70214 $false
.sym 70215 $false
.sym 70216 $abc$42034$n5718
.sym 70217 blink_simple_LED2.i_clk$2
.sym 70218 $false
.sym 70220 $abc$42034$n2890
.sym 70221 $abc$42034$n5039_1
.sym 70222 $abc$42034$n4270_1
.sym 70223 $abc$42034$n5041_1
.sym 70224 $abc$42034$n2884
.sym 70225 $abc$42034$n5213_1
.sym 70226 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 70293 r_spi_master_tx_counter[1]
.sym 70294 r_spi_master_tx_counter[3]
.sym 70295 $abc$42034$n5143_1
.sym 70296 $abc$42034$n5142_1
.sym 70299 r_adc_master_tx_buffer_2[3][1]
.sym 70300 r_adc_master_tx_buffer_2[7][1]
.sym 70301 r_spi_master_tx_counter[2]
.sym 70302 r_spi_master_tx_counter[0]
.sym 70305 $abc$42034$n5144_1
.sym 70306 r_spi_master_tx_counter[4]
.sym 70307 $abc$42034$n5149_1
.sym 70308 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 70311 r_adc_master_tx_buffer_1[105][4]
.sym 70312 r_adc_master_tx_buffer_1[109][4]
.sym 70313 r_spi_master_tx_counter[2]
.sym 70314 r_spi_master_tx_counter[0]
.sym 70317 r_spi_master_tx_counter[4]
.sym 70318 $abc$42034$n3845
.sym 70319 $abc$42034$n5350
.sym 70320 $abc$42034$n2883
.sym 70323 $abc$42034$n3849
.sym 70324 $abc$42034$n3850
.sym 70325 r_spi_master_tx_counter[1]
.sym 70326 $abc$42034$n3846
.sym 70329 r_adc_master_rx_buffer_1[20]
.sym 70330 $false
.sym 70331 $false
.sym 70332 $false
.sym 70335 r_adc_master_rx_buffer_1[26]
.sym 70336 $false
.sym 70337 $false
.sym 70338 $false
.sym 70339 $abc$42034$n5718
.sym 70340 blink_simple_LED2.i_clk$2
.sym 70341 $false
.sym 70342 $abc$42034$n3644
.sym 70343 r_adc_master_tx_buffer_1[30][4]
.sym 70344 r_adc_master_tx_buffer_1[28][5]
.sym 70345 r_adc_master_tx_buffer_1[30][1]
.sym 70346 r_adc_master_tx_buffer_1[31][2]
.sym 70347 r_adc_master_tx_buffer_1[31][3]
.sym 70349 r_adc_master_tx_buffer_1[30][5]
.sym 70428 r_spi_master_tx_counter[1]
.sym 70429 $abc$42034$n3794
.sym 70430 $abc$42034$n3795
.sym 70431 $abc$42034$n3791
.sym 70434 $abc$42034$n3790
.sym 70435 $abc$42034$n3776
.sym 70436 $abc$42034$n5347
.sym 70437 $abc$42034$n2990
.sym 70440 r_adc_master_tx_buffer_1[65][3]
.sym 70441 r_adc_master_tx_buffer_1[69][3]
.sym 70442 r_spi_master_tx_counter[2]
.sym 70443 r_spi_master_tx_counter[0]
.sym 70452 r_adc_master_rx_buffer_1[19]
.sym 70453 $false
.sym 70454 $false
.sym 70455 $false
.sym 70458 r_adc_master_rx_buffer_1[29]
.sym 70459 $false
.sym 70460 $false
.sym 70461 $false
.sym 70462 $abc$42034$n5694
.sym 70463 blink_simple_LED2.i_clk$2
.sym 70464 $false
.sym 70467 $abc$42034$n4213
.sym 70468 $abc$42034$n3804
.sym 70469 $abc$42034$n4215
.sym 70470 $abc$42034$n3888
.sym 70471 $abc$42034$n3805
.sym 70472 r_adc_master_tx_buffer_2[77][1]
.sym 70539 r_adc_master_tx_buffer_2[2][2]
.sym 70540 r_adc_master_tx_buffer_2[6][2]
.sym 70541 r_spi_master_tx_counter[0]
.sym 70542 r_spi_master_tx_counter[2]
.sym 70545 r_adc_master_tx_buffer_1[26][4]
.sym 70546 r_adc_master_tx_buffer_1[30][4]
.sym 70547 r_spi_master_tx_counter[0]
.sym 70548 r_spi_master_tx_counter[2]
.sym 70551 $abc$42034$n3890
.sym 70552 $abc$42034$n3891
.sym 70553 r_spi_master_tx_counter[1]
.sym 70554 $abc$42034$n2825
.sym 70557 $abc$42034$n2881
.sym 70558 $abc$42034$n2882
.sym 70559 r_spi_master_tx_counter[1]
.sym 70560 $abc$42034$n2801
.sym 70581 r_adc_master_rx_buffer_1[1]
.sym 70582 $false
.sym 70583 $false
.sym 70584 $false
.sym 70585 $abc$42034$n5730
.sym 70586 blink_simple_LED2.i_clk$2
.sym 70587 $false
.sym 70588 $abc$42034$n3978
.sym 70589 $abc$42034$n2790
.sym 70590 $abc$42034$n3017_1
.sym 70594 r_adc_master_tx_buffer_1[61][3]
.sym 70662 r_adc_master_rx_buffer_1[11]
.sym 70663 $false
.sym 70664 $false
.sym 70665 $false
.sym 70668 r_adc_master_rx_buffer_1[0]
.sym 70669 $false
.sym 70670 $false
.sym 70671 $false
.sym 70686 r_adc_master_rx_buffer_1[12]
.sym 70687 $false
.sym 70688 $false
.sym 70689 $false
.sym 70692 r_adc_master_rx_buffer_1[16]
.sym 70693 $false
.sym 70694 $false
.sym 70695 $false
.sym 70708 $abc$42034$n5686
.sym 70709 blink_simple_LED2.i_clk$2
.sym 70710 $false
.sym 70712 $abc$42034$n5258_1
.sym 70713 $abc$42034$n3029_1
.sym 70714 $abc$42034$n3516
.sym 70715 r_adc_master_tx_buffer_2[73][2]
.sym 70791 r_spi_master_tx_counter[1]
.sym 70792 $abc$42034$n4689_1
.sym 70793 $abc$42034$n4690_1
.sym 70794 $abc$42034$n4686_1
.sym 70797 $abc$42034$n4679_1
.sym 70798 $abc$42034$n4685_1
.sym 70799 $abc$42034$n4672_1
.sym 70800 $abc$42034$n2990
.sym 70815 $abc$42034$n4687_1
.sym 70816 $abc$42034$n4688_1
.sym 70817 r_spi_master_tx_counter[1]
.sym 70818 $abc$42034$n2801
.sym 70821 r_adc_master_tx_buffer_1[64][5]
.sym 70822 r_adc_master_tx_buffer_1[68][5]
.sym 70823 r_spi_master_tx_counter[0]
.sym 70824 $abc$42034$n5210
.sym 70827 r_adc_master_rx_buffer_1[25]
.sym 70828 $false
.sym 70829 $false
.sym 70830 $false
.sym 70831 $abc$42034$n5683
.sym 70832 blink_simple_LED2.i_clk$2
.sym 70833 $false
.sym 70834 $abc$42034$n5127_1
.sym 70835 $abc$42034$n5267_1
.sym 70836 $abc$42034$n5268_1
.sym 70837 $abc$42034$n5380
.sym 70838 $abc$42034$n4414_1
.sym 70839 r_adc_master_tx_buffer_2[41][4]
.sym 70840 r_adc_master_tx_buffer_2[41][0]
.sym 70914 $abc$42034$n3726
.sym 70915 $abc$42034$n3725
.sym 70916 r_spi_master_tx_counter[1]
.sym 70917 r_spi_master_tx_counter[4]
.sym 70920 $abc$42034$n3727
.sym 70921 $abc$42034$n3730
.sym 70922 $abc$42034$n3721
.sym 70923 $abc$42034$n3724
.sym 70926 $abc$42034$n3994
.sym 70927 $abc$42034$n3993
.sym 70928 r_spi_master_tx_counter[0]
.sym 70929 r_spi_master_tx_counter[1]
.sym 70932 r_adc_master_tx_buffer_1[74][1]
.sym 70933 r_adc_master_tx_buffer_1[78][1]
.sym 70934 r_spi_master_tx_counter[0]
.sym 70935 r_spi_master_tx_counter[2]
.sym 70938 r_adc_master_tx_buffer_2[96][1]
.sym 70939 r_adc_master_tx_buffer_2[100][1]
.sym 70940 r_spi_master_tx_counter[0]
.sym 70941 r_spi_master_tx_counter[2]
.sym 70944 r_adc_master_tx_buffer_2[19][3]
.sym 70945 r_adc_master_tx_buffer_2[23][3]
.sym 70946 r_spi_master_tx_counter[2]
.sym 70947 r_spi_master_tx_counter[0]
.sym 70950 r_adc_master_rx_buffer_1[3]
.sym 70951 $false
.sym 70952 $false
.sym 70953 $false
.sym 70954 $abc$42034$n5733
.sym 70955 blink_simple_LED2.i_clk$2
.sym 70956 $false
.sym 70957 $abc$42034$n5038_1
.sym 70958 $abc$42034$n2893
.sym 70959 $abc$42034$n5379_1
.sym 70960 $abc$42034$n3853
.sym 70961 $abc$42034$n4760_1
.sym 70962 $abc$42034$n5288_1
.sym 70963 r_adc_master_tx_buffer_2[22][4]
.sym 70964 r_adc_master_tx_buffer_2[21][7]
.sym 71031 $abc$42034$n3600
.sym 71032 $abc$42034$n3606
.sym 71033 $abc$42034$n3592
.sym 71034 $abc$42034$n2990
.sym 71037 r_adc_master_tx_buffer_1[75][1]
.sym 71038 r_adc_master_tx_buffer_1[79][1]
.sym 71039 r_spi_master_tx_counter[2]
.sym 71040 r_spi_master_tx_counter[0]
.sym 71043 $abc$42034$n5152_1
.sym 71044 $abc$42034$n5151_1
.sym 71045 r_spi_master_tx_counter[6]
.sym 71046 $abc$42034$n3853
.sym 71049 $abc$42034$n3992
.sym 71050 $abc$42034$n3995
.sym 71051 $abc$42034$n3986
.sym 71052 $abc$42034$n3989
.sym 71055 r_adc_master_rx_buffer_1[17]
.sym 71056 $false
.sym 71057 $false
.sym 71058 $false
.sym 71061 r_adc_master_rx_buffer_1[21]
.sym 71062 $false
.sym 71063 $false
.sym 71064 $false
.sym 71067 r_adc_master_rx_buffer_1[9]
.sym 71068 $false
.sym 71069 $false
.sym 71070 $false
.sym 71073 r_adc_master_rx_buffer_1[1]
.sym 71074 $false
.sym 71075 $false
.sym 71076 $false
.sym 71077 $abc$42034$n5697
.sym 71078 blink_simple_LED2.i_clk$2
.sym 71079 $false
.sym 71080 $abc$42034$n3541
.sym 71081 $abc$42034$n3517
.sym 71082 $abc$42034$n5240_1
.sym 71083 $abc$42034$n4533_1
.sym 71084 $abc$42034$n5241_1
.sym 71085 $abc$42034$n4534_1
.sym 71086 r_adc_master_tx_buffer_1[42][1]
.sym 71154 $abc$42034$n4040
.sym 71155 $abc$42034$n4046
.sym 71156 $abc$42034$n4052
.sym 71157 $abc$42034$n4058
.sym 71160 $abc$42034$n4334_1
.sym 71161 $abc$42034$n4335_1
.sym 71162 r_spi_master_tx_counter[1]
.sym 71163 r_spi_master_tx_counter[3]
.sym 71172 $abc$42034$n2547
.sym 71173 spiMasterADC.r_SM_CS[1]
.sym 71174 $false
.sym 71175 $false
.sym 71178 r_adc_master_tx_buffer_2[120][4]
.sym 71179 $abc$42034$n2825
.sym 71180 $abc$42034$n2990
.sym 71181 $false
.sym 71190 r_adc_master_rx_buffer_1[30]
.sym 71191 $false
.sym 71192 $false
.sym 71193 $false
.sym 71200 $abc$42034$n5707
.sym 71201 blink_simple_LED2.i_clk$2
.sym 71202 $false
.sym 71203 $abc$42034$n4575_1
.sym 71205 $abc$42034$n5289_1
.sym 71207 $abc$42034$n4574_1
.sym 71209 $abc$42034$n5246_1
.sym 71210 spiMasterADC.SPI_Master_Inst.o_RX_Byte[0]
.sym 71277 $abc$42034$n3573
.sym 71278 $abc$42034$n3574
.sym 71279 r_spi_master_tx_counter[1]
.sym 71280 $false
.sym 71283 $abc$42034$n3578
.sym 71284 $abc$42034$n3565
.sym 71285 r_spi_master_tx_counter[3]
.sym 71286 $abc$42034$n2883
.sym 71289 $abc$42034$n3572
.sym 71290 $abc$42034$n3575
.sym 71291 $abc$42034$n3566
.sym 71292 $abc$42034$n3569
.sym 71295 $abc$42034$n3577
.sym 71296 $abc$42034$n3576
.sym 71297 r_spi_master_tx_counter[1]
.sym 71298 r_spi_master_tx_counter[4]
.sym 71301 r_adc_master_tx_buffer_1[65][5]
.sym 71302 r_adc_master_tx_buffer_1[69][5]
.sym 71303 r_spi_master_tx_counter[0]
.sym 71304 r_spi_master_tx_counter[2]
.sym 71307 r_adc_master_tx_buffer_2[10][0]
.sym 71308 r_adc_master_tx_buffer_2[14][0]
.sym 71309 r_spi_master_tx_counter[0]
.sym 71310 r_spi_master_tx_counter[2]
.sym 71313 r_adc_master_tx_buffer_1[57][0]
.sym 71314 r_adc_master_tx_buffer_1[61][0]
.sym 71315 r_spi_master_tx_counter[0]
.sym 71316 r_spi_master_tx_counter[2]
.sym 71319 r_adc_master_rx_buffer_1[3]
.sym 71320 $false
.sym 71321 $false
.sym 71322 $false
.sym 71323 $abc$42034$n5748
.sym 71324 blink_simple_LED2.i_clk$2
.sym 71325 $false
.sym 71326 $abc$42034$n3855
.sym 71327 $abc$42034$n3568
.sym 71328 $abc$42034$n5239_1
.sym 71329 $abc$42034$n3854
.sym 71330 $abc$42034$n3861
.sym 71332 r_adc_master_tx_buffer_2[49][2]
.sym 71333 r_adc_master_tx_buffer_2[51][1]
.sym 71400 $abc$42034$n3166
.sym 71401 $abc$42034$n3169
.sym 71402 $abc$42034$n3160
.sym 71403 $abc$42034$n3163
.sym 71406 $abc$42034$n3167
.sym 71407 $abc$42034$n3168
.sym 71408 r_spi_master_tx_counter[1]
.sym 71409 $false
.sym 71412 $abc$42034$n5180_1
.sym 71413 $abc$42034$n3985
.sym 71414 $abc$42034$n5174_1
.sym 71415 $abc$42034$n2883
.sym 71418 r_adc_master_tx_buffer_1[35][6]
.sym 71419 r_adc_master_tx_buffer_1[43][6]
.sym 71420 r_spi_master_tx_counter[2]
.sym 71421 $abc$42034$n5377
.sym 71430 $abc$42034$n3567
.sym 71431 $abc$42034$n3568
.sym 71432 r_spi_master_tx_counter[1]
.sym 71433 $false
.sym 71436 r_adc_master_rx_buffer_1[31]
.sym 71437 $false
.sym 71438 $false
.sym 71439 $false
.sym 71442 r_adc_master_rx_buffer_1[8]
.sym 71443 $false
.sym 71444 $false
.sym 71445 $false
.sym 71446 $abc$42034$n5731
.sym 71447 blink_simple_LED2.i_clk$2
.sym 71448 $false
.sym 71449 $abc$42034$n2853
.sym 71450 $abc$42034$n4578_1
.sym 71451 $abc$42034$n2852
.sym 71452 $abc$42034$n5245_1
.sym 71453 $abc$42034$n2854
.sym 71454 r_adc_master_tx_buffer_2[89][0]
.sym 71455 r_adc_master_tx_buffer_2[88][2]
.sym 71456 r_adc_master_tx_buffer_2[89][5]
.sym 71529 r_adc_master_tx_buffer_2[58][1]
.sym 71530 r_adc_master_tx_buffer_2[62][1]
.sym 71531 r_spi_master_tx_counter[0]
.sym 71532 r_spi_master_tx_counter[2]
.sym 71535 $abc$42034$n4049
.sym 71536 $abc$42034$n4048
.sym 71537 r_spi_master_tx_counter[2]
.sym 71538 r_spi_master_tx_counter[1]
.sym 71541 r_adc_master_rx_buffer_1[19]
.sym 71542 $false
.sym 71543 $false
.sym 71544 $false
.sym 71547 r_adc_master_rx_buffer_1[5]
.sym 71548 $false
.sym 71549 $false
.sym 71550 $false
.sym 71553 r_adc_master_rx_buffer_1[28]
.sym 71554 $false
.sym 71555 $false
.sym 71556 $false
.sym 71559 r_adc_master_rx_buffer_1[9]
.sym 71560 $false
.sym 71561 $false
.sym 71562 $false
.sym 71565 r_adc_master_rx_buffer_1[2]
.sym 71566 $false
.sym 71567 $false
.sym 71568 $false
.sym 71569 $abc$42034$n5743
.sym 71570 blink_simple_LED2.i_clk$2
.sym 71571 $false
.sym 71572 $abc$42034$n4329_1
.sym 71573 $abc$42034$n5049_1
.sym 71575 $abc$42034$n5238_1
.sym 71576 $abc$42034$n3160
.sym 71579 r_adc_master_tx_buffer_1[7][0]
.sym 71646 $abc$42034$n4047
.sym 71647 $abc$42034$n4050
.sym 71648 $abc$42034$n4051
.sym 71649 $abc$42034$n2789
.sym 71652 r_adc_master_tx_buffer_2[107][2]
.sym 71653 r_adc_master_tx_buffer_2[111][2]
.sym 71654 r_spi_master_tx_counter[2]
.sym 71655 r_spi_master_tx_counter[0]
.sym 71664 r_adc_master_tx_buffer_2[96][7]
.sym 71665 r_adc_master_tx_buffer_2[100][7]
.sym 71666 r_spi_master_tx_counter[0]
.sym 71667 r_spi_master_tx_counter[2]
.sym 71670 $abc$42034$n2815
.sym 71671 $abc$42034$n2814
.sym 71672 r_spi_master_tx_counter[1]
.sym 71673 r_spi_master_tx_counter[3]
.sym 71676 r_adc_master_rx_buffer_1[31]
.sym 71677 $false
.sym 71678 $false
.sym 71679 $false
.sym 71682 r_adc_master_rx_buffer_1[21]
.sym 71683 $false
.sym 71684 $false
.sym 71685 $false
.sym 71688 r_adc_master_rx_buffer_1[10]
.sym 71689 $false
.sym 71690 $false
.sym 71691 $false
.sym 71692 $abc$42034$n5753
.sym 71693 blink_simple_LED2.i_clk$2
.sym 71694 $false
.sym 71695 $abc$42034$n3161
.sym 71696 $abc$42034$n5177_1
.sym 71697 $abc$42034$n4250_1
.sym 71698 r_adc_master_tx_buffer_2[30][0]
.sym 71700 r_adc_master_tx_buffer_2[31][0]
.sym 71701 r_adc_master_tx_buffer_2[28][4]
.sym 71702 r_adc_master_tx_buffer_2[28][3]
.sym 71769 $abc$42034$n3595
.sym 71770 $abc$42034$n3594
.sym 71771 r_spi_master_tx_counter[1]
.sym 71772 r_spi_master_tx_counter[2]
.sym 71775 $abc$42034$n3580
.sym 71776 $abc$42034$n3581
.sym 71777 r_spi_master_tx_counter[1]
.sym 71778 $false
.sym 71781 $abc$42034$n3596
.sym 71782 $abc$42034$n3593
.sym 71783 $abc$42034$n2789
.sym 71784 $abc$42034$n3599
.sym 71787 r_adc_master_tx_buffer_2[19][0]
.sym 71788 r_adc_master_tx_buffer_2[23][0]
.sym 71789 r_spi_master_tx_counter[2]
.sym 71790 r_spi_master_tx_counter[0]
.sym 71793 r_adc_master_tx_buffer_2[27][0]
.sym 71794 r_adc_master_tx_buffer_2[31][0]
.sym 71795 r_spi_master_tx_counter[2]
.sym 71796 r_spi_master_tx_counter[0]
.sym 71799 r_adc_master_tx_buffer_2[18][0]
.sym 71800 r_adc_master_tx_buffer_2[22][0]
.sym 71801 r_spi_master_tx_counter[0]
.sym 71802 r_spi_master_tx_counter[2]
.sym 71805 $abc$42034$n5177_1
.sym 71806 $abc$42034$n5173_1
.sym 71807 r_spi_master_tx_counter[1]
.sym 71808 $abc$42034$n2825
.sym 71811 r_adc_master_rx_buffer_1[23]
.sym 71812 $false
.sym 71813 $false
.sym 71814 $false
.sym 71815 $abc$42034$n5751
.sym 71816 blink_simple_LED2.i_clk$2
.sym 71817 $false
.sym 71820 $abc$42034$n3587
.sym 71822 $abc$42034$n3585
.sym 71825 r_adc_master_tx_buffer_1[33][7]
.sym 71892 $abc$42034$n3585
.sym 71893 $abc$42034$n3588
.sym 71894 $abc$42034$n3579
.sym 71895 $abc$42034$n3582
.sym 71898 $abc$42034$n3590
.sym 71899 $abc$42034$n3589
.sym 71900 r_spi_master_tx_counter[1]
.sym 71901 r_spi_master_tx_counter[4]
.sym 71904 r_adc_master_tx_buffer_2[89][7]
.sym 71905 r_adc_master_tx_buffer_2[93][7]
.sym 71906 r_spi_master_tx_counter[2]
.sym 71907 r_spi_master_tx_counter[0]
.sym 71922 r_adc_master_rx_buffer_1[23]
.sym 71923 $false
.sym 71924 $false
.sym 71925 $false
.sym 71934 r_adc_master_rx_buffer_1[30]
.sym 71935 $false
.sym 71936 $false
.sym 71937 $false
.sym 71938 $abc$42034$n5752
.sym 71939 blink_simple_LED2.i_clk$2
.sym 71940 $false
.sym 71945 r_adc_master_tx_buffer_2[63][2]
.sym 71948 r_adc_master_tx_buffer_2[62][6]
.sym 72015 $abc$42034$n2959
.sym 72016 $abc$42034$n2960
.sym 72017 r_spi_master_tx_counter[1]
.sym 72018 $abc$42034$n2823
.sym 72027 r_adc_master_tx_buffer_1[49][2]
.sym 72028 r_adc_master_tx_buffer_1[53][2]
.sym 72029 r_spi_master_tx_counter[2]
.sym 72030 r_spi_master_tx_counter[0]
.sym 72045 r_adc_master_rx_buffer_1[25]
.sym 72046 $false
.sym 72047 $false
.sym 72048 $false
.sym 72057 r_adc_master_rx_buffer_1[15]
.sym 72058 $false
.sym 72059 $false
.sym 72060 $false
.sym 72061 $abc$42034$n5736
.sym 72062 blink_simple_LED2.i_clk$2
.sym 72063 $false
.sym 72067 $abc$42034$n4625_1
.sym 72068 $abc$42034$n4095
.sym 72069 r_adc_master_tx_buffer_2[19][7]
.sym 72070 r_adc_master_tx_buffer_2[16][0]
.sym 72071 r_adc_master_tx_buffer_2[17][5]
.sym 72138 r_adc_master_rx_buffer_1[2]
.sym 72139 $false
.sym 72140 $false
.sym 72141 $false
.sym 72144 r_adc_master_rx_buffer_1[21]
.sym 72145 $false
.sym 72146 $false
.sym 72147 $false
.sym 72156 r_adc_master_rx_buffer_1[29]
.sym 72157 $false
.sym 72158 $false
.sym 72159 $false
.sym 72168 r_adc_master_rx_buffer_1[19]
.sym 72169 $false
.sym 72170 $false
.sym 72171 $false
.sym 72184 $abc$42034$n5692
.sym 72185 blink_simple_LED2.i_clk$2
.sym 72186 $false
.sym 72189 $abc$42034$n3582
.sym 72191 $abc$42034$n3584
.sym 72192 $true$2
.sym 72193 r_adc_master_tx_buffer_2[0][0]
.sym 72261 r_adc_master_tx_buffer_2[24][1]
.sym 72262 r_adc_master_tx_buffer_2[28][1]
.sym 72263 r_spi_master_tx_counter[0]
.sym 72264 r_spi_master_tx_counter[2]
.sym 72267 r_adc_master_tx_buffer_1[39][6]
.sym 72268 r_adc_master_tx_buffer_1[47][6]
.sym 72269 r_spi_master_tx_counter[2]
.sym 72270 r_spi_master_tx_counter[3]
.sym 72273 r_adc_master_rx_buffer_1[29]
.sym 72274 $false
.sym 72275 $false
.sym 72276 $false
.sym 72285 r_adc_master_rx_buffer_1[5]
.sym 72286 $false
.sym 72287 $false
.sym 72288 $false
.sym 72291 r_adc_master_rx_buffer_1[12]
.sym 72292 $false
.sym 72293 $false
.sym 72294 $false
.sym 72297 r_adc_master_rx_buffer_1[0]
.sym 72298 $false
.sym 72299 $false
.sym 72300 $false
.sym 72303 r_adc_master_rx_buffer_1[8]
.sym 72304 $false
.sym 72305 $false
.sym 72306 $false
.sym 72307 $abc$42034$n5739
.sym 72308 blink_simple_LED2.i_clk$2
.sym 72309 $false
.sym 72310 $abc$42034$n5200_1
.sym 72311 $abc$42034$n5199_1
.sym 72312 $abc$42034$n4326_1
.sym 72314 $abc$42034$n3238
.sym 72315 $abc$42034$n3223
.sym 72316 r_spi_master_tx_counter[6]
.sym 72346 $true
.sym 72383 r_spi_master_tx_counter[0]$2
.sym 72384 $false
.sym 72385 r_spi_master_tx_counter[0]
.sym 72386 $false
.sym 72387 $false
.sym 72389 $auto$alumacc.cc:474:replace_alu$1725.C[2]
.sym 72391 $false
.sym 72392 r_spi_master_tx_counter[1]
.sym 72395 $auto$alumacc.cc:474:replace_alu$1725.C[3]
.sym 72396 $false
.sym 72397 $false
.sym 72398 r_spi_master_tx_counter[2]
.sym 72399 $auto$alumacc.cc:474:replace_alu$1725.C[2]
.sym 72401 $auto$alumacc.cc:474:replace_alu$1725.C[4]
.sym 72402 $false
.sym 72403 $false
.sym 72404 r_spi_master_tx_counter[3]
.sym 72405 $auto$alumacc.cc:474:replace_alu$1725.C[3]
.sym 72407 $auto$alumacc.cc:474:replace_alu$1725.C[5]
.sym 72408 $false
.sym 72409 $false
.sym 72410 r_spi_master_tx_counter[4]
.sym 72411 $auto$alumacc.cc:474:replace_alu$1725.C[4]
.sym 72413 $auto$alumacc.cc:474:replace_alu$1725.C[6]
.sym 72414 $false
.sym 72415 $false
.sym 72416 r_spi_master_tx_counter[5]
.sym 72417 $auto$alumacc.cc:474:replace_alu$1725.C[5]
.sym 72420 $false
.sym 72421 $false
.sym 72422 r_spi_master_tx_counter[6]
.sym 72423 $auto$alumacc.cc:474:replace_alu$1725.C[6]
.sym 72426 r_adc_master_rx_buffer_1[6]
.sym 72427 $false
.sym 72428 $false
.sym 72429 $false
.sym 72430 $abc$42034$n5673
.sym 72431 blink_simple_LED2.i_clk$2
.sym 72432 $false
.sym 72433 $abc$42034$n3583
.sym 72434 r_adc_master_tx_buffer_2[21][6]
.sym 72435 r_adc_master_tx_buffer_2[21][0]
.sym 72436 r_adc_master_tx_buffer_2[20][0]
.sym 72439 r_adc_master_tx_buffer_2[22][3]
.sym 72440 r_adc_master_tx_buffer_2[23][7]
.sym 72507 r_adc_master_tx_buffer_2[18][3]
.sym 72508 r_adc_master_tx_buffer_2[22][3]
.sym 72509 r_spi_master_tx_counter[0]
.sym 72510 r_spi_master_tx_counter[2]
.sym 72525 r_adc_master_tx_buffer_2[17][6]
.sym 72526 r_adc_master_tx_buffer_2[21][6]
.sym 72527 r_spi_master_tx_counter[2]
.sym 72528 r_spi_master_tx_counter[0]
.sym 72531 r_adc_master_rx_buffer_1[11]
.sym 72532 $false
.sym 72533 $false
.sym 72534 $false
.sym 72537 r_adc_master_rx_buffer_1[8]
.sym 72538 $false
.sym 72539 $false
.sym 72540 $false
.sym 72543 r_adc_master_rx_buffer_1[16]
.sym 72544 $false
.sym 72545 $false
.sym 72546 $false
.sym 72553 $abc$42034$n5733
.sym 72554 blink_simple_LED2.i_clk$2
.sym 72555 $false
.sym 72560 r_adc_master_tx_buffer_2[27][5]
.sym 72660 r_adc_master_rx_buffer_1[11]
.sym 72661 $false
.sym 72662 $false
.sym 72663 $false
.sym 72676 $abc$42034$n5735
.sym 72677 blink_simple_LED2.i_clk$2
.sym 72678 $false
.sym 72723 $abc$42034$n5791
.sym 72780 r_adc_master_tx_buffer_1[115][6]
.sym 72782 r_adc_master_tx_buffer_1[114][1]
.sym 72784 r_adc_master_tx_buffer_1[115][7]
.sym 72853 r_adc_master_tx_buffer_2[22][2]
.sym 72854 r_adc_master_tx_buffer_2[23][2]
.sym 72855 r_spi_master_tx_counter[0]
.sym 72856 $false
.sym 72865 r_adc_master_rx_buffer_1[10]
.sym 72866 $false
.sym 72867 $false
.sym 72868 $false
.sym 72871 r_adc_master_rx_buffer_1[3]
.sym 72872 $false
.sym 72873 $false
.sym 72874 $false
.sym 72883 r_adc_master_rx_buffer_1[2]
.sym 72884 $false
.sym 72885 $false
.sym 72886 $false
.sym 72889 r_adc_master_rx_buffer_1[1]
.sym 72890 $false
.sym 72891 $false
.sym 72892 $false
.sym 72899 $abc$42034$n5734
.sym 72900 blink_simple_LED2.i_clk$2
.sym 72901 $false
.sym 72907 $abc$42034$n2998
.sym 72908 $abc$42034$n4184
.sym 72910 $abc$42034$n2997
.sym 72913 r_adc_master_tx_buffer_1[11][5]
.sym 73016 r_adc_master_tx_buffer_1[11][0]
.sym 73017 r_adc_master_tx_buffer_1[15][0]
.sym 73018 r_spi_master_tx_counter[2]
.sym 73019 $false
.sym 73028 r_adc_master_rx_buffer_1[2]
.sym 73029 $false
.sym 73030 $false
.sym 73031 $false
.sym 73034 r_adc_master_rx_buffer_1[11]
.sym 73035 $false
.sym 73036 $false
.sym 73037 $false
.sym 73040 r_adc_master_rx_buffer_1[5]
.sym 73041 $false
.sym 73042 $false
.sym 73043 $false
.sym 73046 r_adc_master_rx_buffer_1[15]
.sym 73047 $false
.sym 73048 $false
.sym 73049 $false
.sym 73052 r_adc_master_rx_buffer_1[0]
.sym 73053 $false
.sym 73054 $false
.sym 73055 $false
.sym 73062 $abc$42034$n5648
.sym 73063 blink_simple_LED2.i_clk$2
.sym 73064 $false
.sym 73065 $abc$42034$n2995
.sym 73066 $abc$42034$n3947
.sym 73068 r_adc_master_tx_buffer_1[107][0]
.sym 73070 r_adc_master_tx_buffer_1[107][4]
.sym 73071 r_adc_master_tx_buffer_1[107][1]
.sym 73072 r_adc_master_tx_buffer_1[105][0]
.sym 73145 r_adc_master_tx_buffer_2[19][1]
.sym 73146 r_adc_master_tx_buffer_2[23][1]
.sym 73147 r_spi_master_tx_counter[2]
.sym 73148 r_spi_master_tx_counter[0]
.sym 73151 r_adc_master_tx_buffer_1[32][5]
.sym 73152 r_adc_master_tx_buffer_1[36][5]
.sym 73153 r_spi_master_tx_counter[3]
.sym 73154 $abc$42034$n5225_1
.sym 73175 r_adc_master_rx_buffer_1[1]
.sym 73176 $false
.sym 73177 $false
.sym 73178 $false
.sym 73185 $abc$42034$n5733
.sym 73186 blink_simple_LED2.i_clk$2
.sym 73187 $false
.sym 73189 $abc$42034$n3442
.sym 73192 r_adc_master_tx_buffer_1[6][7]
.sym 73193 r_adc_master_tx_buffer_1[7][5]
.sym 73194 r_adc_master_tx_buffer_1[6][5]
.sym 73195 r_adc_master_tx_buffer_1[5][6]
.sym 73262 r_adc_master_tx_buffer_2[16][1]
.sym 73263 r_adc_master_tx_buffer_2[20][1]
.sym 73264 r_spi_master_tx_counter[0]
.sym 73265 r_spi_master_tx_counter[2]
.sym 73280 $abc$42034$n3835
.sym 73281 $abc$42034$n3836
.sym 73282 $abc$42034$n3834
.sym 73283 r_spi_master_tx_counter[1]
.sym 73286 r_adc_master_rx_buffer_1[25]
.sym 73287 $false
.sym 73288 $false
.sym 73289 $false
.sym 73308 $abc$42034$n5734
.sym 73309 blink_simple_LED2.i_clk$2
.sym 73310 $false
.sym 73311 $abc$42034$n3757
.sym 73312 $abc$42034$n2846
.sym 73313 $abc$42034$n5025_1
.sym 73314 r_adc_master_tx_buffer_2[39][1]
.sym 73315 r_adc_master_tx_buffer_2[37][2]
.sym 73316 r_adc_master_tx_buffer_2[37][1]
.sym 73317 r_adc_master_tx_buffer_2[38][3]
.sym 73318 r_adc_master_tx_buffer_2[39][2]
.sym 73391 r_adc_master_tx_buffer_2[34][3]
.sym 73392 r_adc_master_tx_buffer_2[38][3]
.sym 73393 r_spi_master_tx_counter[0]
.sym 73394 r_spi_master_tx_counter[2]
.sym 73403 r_adc_master_rx_buffer_1[30]
.sym 73404 $false
.sym 73405 $false
.sym 73406 $false
.sym 73409 r_adc_master_rx_buffer_1[26]
.sym 73410 $false
.sym 73411 $false
.sym 73412 $false
.sym 73421 r_adc_master_rx_buffer_1[14]
.sym 73422 $false
.sym 73423 $false
.sym 73424 $false
.sym 73431 $abc$42034$n5747
.sym 73432 blink_simple_LED2.i_clk$2
.sym 73433 $false
.sym 73436 $abc$42034$n4185
.sym 73437 $abc$42034$n4183
.sym 73438 r_adc_master_tx_buffer_1[18][2]
.sym 73440 r_adc_master_tx_buffer_1[16][3]
.sym 73441 r_adc_master_tx_buffer_1[17][6]
.sym 73508 $abc$42034$n2909
.sym 73509 $abc$42034$n2910
.sym 73510 r_spi_master_tx_counter[1]
.sym 73511 $false
.sym 73514 r_adc_master_tx_buffer_1[10][7]
.sym 73515 r_adc_master_tx_buffer_1[14][7]
.sym 73516 r_spi_master_tx_counter[0]
.sym 73517 r_spi_master_tx_counter[2]
.sym 73532 r_adc_master_tx_buffer_1[18][2]
.sym 73533 r_adc_master_tx_buffer_1[22][2]
.sym 73534 r_spi_master_tx_counter[0]
.sym 73535 r_spi_master_tx_counter[2]
.sym 73538 r_adc_master_rx_buffer_1[15]
.sym 73539 $false
.sym 73540 $false
.sym 73541 $false
.sym 73554 $abc$42034$n5652
.sym 73555 blink_simple_LED2.i_clk$2
.sym 73556 $false
.sym 73557 $abc$42034$n3034_1
.sym 73558 $abc$42034$n3036_1
.sym 73559 $abc$42034$n3035
.sym 73560 r_adc_master_tx_buffer_1[10][4]
.sym 73561 r_adc_master_tx_buffer_1[8][1]
.sym 73562 r_adc_master_tx_buffer_1[11][4]
.sym 73564 r_adc_master_tx_buffer_1[8][5]
.sym 73631 r_adc_master_tx_buffer_1[107][0]
.sym 73632 r_adc_master_tx_buffer_1[111][0]
.sym 73633 r_spi_master_tx_counter[0]
.sym 73634 r_spi_master_tx_counter[2]
.sym 73637 r_spi_master_tx_counter[0]
.sym 73638 $abc$42034$n5226
.sym 73639 $abc$42034$n5224_1
.sym 73640 r_spi_master_tx_counter[4]
.sym 73643 r_spi_master_tx_counter[1]
.sym 73644 $abc$42034$n5321_1
.sym 73645 $abc$42034$n3442
.sym 73646 $abc$42034$n3443
.sym 73649 $abc$42034$n3432
.sym 73650 $abc$42034$n5322_1
.sym 73651 r_spi_master_tx_counter[4]
.sym 73652 r_spi_master_tx_counter[3]
.sym 73655 r_adc_master_tx_buffer_1[106][0]
.sym 73656 r_adc_master_tx_buffer_1[110][0]
.sym 73657 r_spi_master_tx_counter[0]
.sym 73658 $abc$42034$n5320_1
.sym 73661 $abc$42034$n4270_1
.sym 73662 $abc$42034$n4267_1
.sym 73663 r_spi_master_tx_counter[1]
.sym 73664 r_spi_master_tx_counter[3]
.sym 73667 r_adc_master_rx_buffer_1[17]
.sym 73668 $false
.sym 73669 $false
.sym 73670 $false
.sym 73673 r_adc_master_rx_buffer_1[29]
.sym 73674 $false
.sym 73675 $false
.sym 73676 $false
.sym 73677 $abc$42034$n5747
.sym 73678 blink_simple_LED2.i_clk$2
.sym 73679 $false
.sym 73680 $abc$42034$n4188
.sym 73682 $abc$42034$n4468_1
.sym 73683 $abc$42034$n4187
.sym 73685 $abc$42034$n4186
.sym 73686 $abc$42034$n4179
.sym 73687 r_adc_master_tx_buffer_1[110][6]
.sym 73760 $abc$42034$n2896
.sym 73761 $abc$42034$n2897
.sym 73762 $abc$42034$n2894
.sym 73763 r_spi_master_tx_counter[1]
.sym 73778 r_adc_master_tx_buffer_1[11][2]
.sym 73779 r_adc_master_tx_buffer_1[15][2]
.sym 73780 r_spi_master_tx_counter[2]
.sym 73781 r_spi_master_tx_counter[0]
.sym 73784 r_adc_master_rx_buffer_1[14]
.sym 73785 $false
.sym 73786 $false
.sym 73787 $false
.sym 73790 r_adc_master_rx_buffer_1[13]
.sym 73791 $false
.sym 73792 $false
.sym 73793 $false
.sym 73796 r_adc_master_rx_buffer_1[30]
.sym 73797 $false
.sym 73798 $false
.sym 73799 $false
.sym 73800 $abc$42034$n5688
.sym 73801 blink_simple_LED2.i_clk$2
.sym 73802 $false
.sym 73803 $abc$42034$n2993
.sym 73804 $abc$42034$n3134
.sym 73805 $abc$42034$n3033
.sym 73807 $abc$42034$n2994
.sym 73808 r_adc_master_tx_buffer_1[94][1]
.sym 73877 $abc$42034$n3134
.sym 73878 $abc$42034$n3135
.sym 73879 r_spi_master_tx_counter[1]
.sym 73880 $false
.sym 73883 r_adc_master_tx_buffer_2[72][2]
.sym 73884 r_adc_master_tx_buffer_2[76][2]
.sym 73885 r_spi_master_tx_counter[0]
.sym 73886 r_spi_master_tx_counter[2]
.sym 73889 r_adc_master_tx_buffer_2[35][3]
.sym 73890 r_adc_master_tx_buffer_2[39][3]
.sym 73891 r_spi_master_tx_counter[2]
.sym 73892 r_spi_master_tx_counter[0]
.sym 73895 $abc$42034$n3137
.sym 73896 $abc$42034$n3138
.sym 73897 r_spi_master_tx_counter[1]
.sym 73898 $abc$42034$n2801
.sym 73901 r_spi_master_tx_counter[1]
.sym 73902 $abc$42034$n2790
.sym 73903 $abc$42034$n2791
.sym 73904 $abc$42034$n2789
.sym 73907 $abc$42034$n3139
.sym 73908 $abc$42034$n3142
.sym 73909 $abc$42034$n3133_1
.sym 73910 $abc$42034$n3136
.sym 73913 r_adc_master_rx_buffer_1[19]
.sym 73914 $false
.sym 73915 $false
.sym 73916 $false
.sym 73919 r_adc_master_rx_buffer_1[26]
.sym 73920 $false
.sym 73921 $false
.sym 73922 $false
.sym 73923 $abc$42034$n5697
.sym 73924 blink_simple_LED2.i_clk$2
.sym 73925 $false
.sym 73926 $abc$42034$n5283_1
.sym 73927 $abc$42034$n5284_1
.sym 73933 r_adc_master_tx_buffer_2[11][4]
.sym 74000 r_adc_master_tx_buffer_1[58][6]
.sym 74001 r_adc_master_tx_buffer_1[62][6]
.sym 74002 r_spi_master_tx_counter[0]
.sym 74003 r_spi_master_tx_counter[2]
.sym 74006 r_adc_master_tx_buffer_2[112][3]
.sym 74007 r_adc_master_tx_buffer_2[116][3]
.sym 74008 r_spi_master_tx_counter[2]
.sym 74009 $false
.sym 74012 $abc$42034$n4412_1
.sym 74013 $abc$42034$n4413_1
.sym 74014 $abc$42034$n4410_1
.sym 74015 r_spi_master_tx_counter[3]
.sym 74018 r_adc_master_rx_buffer_1[20]
.sym 74019 $false
.sym 74020 $false
.sym 74021 $false
.sym 74036 r_adc_master_rx_buffer_1[31]
.sym 74037 $false
.sym 74038 $false
.sym 74039 $false
.sym 74042 r_adc_master_rx_buffer_1[27]
.sym 74043 $false
.sym 74044 $false
.sym 74045 $false
.sym 74046 $abc$42034$n5758$2
.sym 74047 blink_simple_LED2.i_clk$2
.sym 74048 $false
.sym 74053 $abc$42034$n3782
.sym 74055 r_adc_master_tx_buffer_2[109][6]
.sym 74056 r_adc_master_tx_buffer_2[108][1]
.sym 74123 $abc$42034$n2905
.sym 74124 $abc$42034$n2908
.sym 74125 $abc$42034$n2899
.sym 74126 r_spi_master_tx_counter[4]
.sym 74129 $abc$42034$n3514
.sym 74130 $abc$42034$n3513
.sym 74131 r_spi_master_tx_counter[0]
.sym 74132 r_spi_master_tx_counter[1]
.sym 74141 $abc$42034$n2906
.sym 74142 $abc$42034$n2907
.sym 74143 r_spi_master_tx_counter[1]
.sym 74144 $false
.sym 74153 r_adc_master_tx_buffer_2[72][5]
.sym 74154 r_adc_master_tx_buffer_2[76][5]
.sym 74155 r_spi_master_tx_counter[0]
.sym 74156 r_spi_master_tx_counter[2]
.sym 74159 r_adc_master_rx_buffer_1[2]
.sym 74160 $false
.sym 74161 $false
.sym 74162 $false
.sym 74169 $abc$42034$n5657
.sym 74170 blink_simple_LED2.i_clk$2
.sym 74171 $false
.sym 74172 $abc$42034$n4284_1
.sym 74174 $abc$42034$n5026_1
.sym 74175 $abc$42034$n5027_1
.sym 74176 $abc$42034$n5031_1
.sym 74177 r_adc_master_tx_buffer_2[107][5]
.sym 74179 r_adc_master_tx_buffer_2[106][1]
.sym 74246 r_adc_master_tx_buffer_1[104][4]
.sym 74247 r_adc_master_tx_buffer_1[108][4]
.sym 74248 r_spi_master_tx_counter[0]
.sym 74249 r_spi_master_tx_counter[2]
.sym 74252 r_adc_master_tx_buffer_2[59][4]
.sym 74253 r_adc_master_tx_buffer_2[63][4]
.sym 74254 r_spi_master_tx_counter[2]
.sym 74255 r_spi_master_tx_counter[0]
.sym 74258 r_adc_master_tx_buffer_1[106][4]
.sym 74259 r_adc_master_tx_buffer_1[110][4]
.sym 74260 r_spi_master_tx_counter[0]
.sym 74261 r_spi_master_tx_counter[2]
.sym 74264 $abc$42034$n5213_1
.sym 74265 $abc$42034$n4250_1
.sym 74266 $abc$42034$n5369_1
.sym 74267 $abc$42034$n5227_1
.sym 74270 r_spi_master_tx_counter[1]
.sym 74271 $abc$42034$n3944
.sym 74272 $abc$42034$n3945
.sym 74273 $abc$42034$n2789
.sym 74276 $abc$42034$n3946
.sym 74277 $abc$42034$n3947
.sym 74278 r_spi_master_tx_counter[1]
.sym 74279 $abc$42034$n3943
.sym 74282 r_adc_master_rx_buffer_1[8]
.sym 74283 $false
.sym 74284 $false
.sym 74285 $false
.sym 74288 r_adc_master_rx_buffer_1[12]
.sym 74289 $false
.sym 74290 $false
.sym 74291 $false
.sym 74292 $abc$42034$n5718
.sym 74293 blink_simple_LED2.i_clk$2
.sym 74294 $false
.sym 74295 $abc$42034$n5350
.sym 74296 $abc$42034$n5349_1
.sym 74297 $abc$42034$n5146_1
.sym 74298 $abc$42034$n3140
.sym 74299 $abc$42034$n3139
.sym 74300 r_adc_master_tx_buffer_2[9][5]
.sym 74301 r_adc_master_tx_buffer_2[9][1]
.sym 74302 r_adc_master_tx_buffer_2[10][1]
.sym 74375 r_adc_master_tx_buffer_1[27][2]
.sym 74376 r_adc_master_tx_buffer_1[31][2]
.sym 74377 r_spi_master_tx_counter[2]
.sym 74378 r_spi_master_tx_counter[0]
.sym 74381 $abc$42034$n2890
.sym 74382 $abc$42034$n2891
.sym 74383 $abc$42034$n5038_1
.sym 74384 r_spi_master_tx_counter[1]
.sym 74387 r_adc_master_tx_buffer_1[33][5]
.sym 74388 r_adc_master_tx_buffer_1[37][5]
.sym 74389 r_spi_master_tx_counter[2]
.sym 74390 r_spi_master_tx_counter[0]
.sym 74393 r_spi_master_tx_counter[1]
.sym 74394 r_spi_master_tx_counter[4]
.sym 74395 $abc$42034$n5040_1
.sym 74396 $abc$42034$n5039_1
.sym 74399 $abc$42034$n2898
.sym 74400 $abc$42034$n5041_1
.sym 74401 r_spi_master_tx_counter[3]
.sym 74402 $abc$42034$n2883
.sym 74405 $abc$42034$n4245_1
.sym 74406 r_spi_master_tx_counter[1]
.sym 74407 r_spi_master_tx_counter[3]
.sym 74408 $abc$42034$n5212
.sym 74411 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 74412 $false
.sym 74413 $false
.sym 74414 $false
.sym 74415 $abc$42034$n683
.sym 74416 blink_simple_LED2.i_clk$2
.sym 74417 $false
.sym 74418 $abc$42034$n3780
.sym 74419 $abc$42034$n3776
.sym 74420 $abc$42034$n4167
.sym 74421 $abc$42034$n4169
.sym 74422 $abc$42034$n4168
.sym 74423 $abc$42034$n3781
.sym 74424 r_adc_master_tx_buffer_1[95][3]
.sym 74425 r_adc_master_tx_buffer_1[92][3]
.sym 74492 r_adc_master_tx_buffer_1[26][1]
.sym 74493 r_adc_master_tx_buffer_1[30][1]
.sym 74494 r_spi_master_tx_counter[0]
.sym 74495 r_spi_master_tx_counter[2]
.sym 74498 r_adc_master_rx_buffer_1[12]
.sym 74499 $false
.sym 74500 $false
.sym 74501 $false
.sym 74504 r_adc_master_rx_buffer_1[29]
.sym 74505 $false
.sym 74506 $false
.sym 74507 $false
.sym 74510 r_adc_master_rx_buffer_1[9]
.sym 74511 $false
.sym 74512 $false
.sym 74513 $false
.sym 74516 r_adc_master_rx_buffer_1[2]
.sym 74517 $false
.sym 74518 $false
.sym 74519 $false
.sym 74522 r_adc_master_rx_buffer_1[3]
.sym 74523 $false
.sym 74524 $false
.sym 74525 $false
.sym 74534 r_adc_master_rx_buffer_1[13]
.sym 74535 $false
.sym 74536 $false
.sym 74537 $false
.sym 74538 $abc$42034$n5667
.sym 74539 blink_simple_LED2.i_clk$2
.sym 74540 $false
.sym 74541 $abc$42034$n4170
.sym 74543 $abc$42034$n4165
.sym 74544 $abc$42034$n4172
.sym 74545 $abc$42034$n5190_1
.sym 74546 $abc$42034$n4171
.sym 74547 $abc$42034$n4166
.sym 74548 r_adc_master_tx_buffer_2[34][5]
.sym 74627 $abc$42034$n4214
.sym 74628 $abc$42034$n4215
.sym 74629 r_spi_master_tx_counter[1]
.sym 74630 $false
.sym 74633 $abc$42034$n3805
.sym 74634 $abc$42034$n3806
.sym 74635 r_spi_master_tx_counter[1]
.sym 74636 $false
.sym 74639 r_adc_master_tx_buffer_1[90][5]
.sym 74640 r_adc_master_tx_buffer_1[94][5]
.sym 74641 r_spi_master_tx_counter[0]
.sym 74642 r_spi_master_tx_counter[2]
.sym 74645 r_spi_master_tx_counter[1]
.sym 74646 $abc$42034$n3892
.sym 74647 $abc$42034$n3893
.sym 74648 $abc$42034$n3889
.sym 74651 r_adc_master_tx_buffer_2[73][1]
.sym 74652 r_adc_master_tx_buffer_2[77][1]
.sym 74653 r_spi_master_tx_counter[2]
.sym 74654 r_spi_master_tx_counter[0]
.sym 74657 r_adc_master_rx_buffer_1[17]
.sym 74658 $false
.sym 74659 $false
.sym 74660 $false
.sym 74661 $abc$42034$n5748
.sym 74662 blink_simple_LED2.i_clk$2
.sym 74663 $false
.sym 74664 $abc$42034$n3019_1
.sym 74665 $abc$42034$n2992
.sym 74666 $abc$42034$n4176
.sym 74667 $abc$42034$n5147_1
.sym 74668 $abc$42034$n3546
.sym 74669 $abc$42034$n4173
.sym 74670 r_adc_master_tx_buffer_2[78][0]
.sym 74671 r_adc_master_tx_buffer_2[77][2]
.sym 74738 $abc$42034$n3980
.sym 74739 $abc$42034$n3979
.sym 74740 r_spi_master_tx_counter[1]
.sym 74741 r_spi_master_tx_counter[3]
.sym 74744 r_adc_master_tx_buffer_2[73][2]
.sym 74745 r_adc_master_tx_buffer_2[77][2]
.sym 74746 r_spi_master_tx_counter[2]
.sym 74747 r_spi_master_tx_counter[0]
.sym 74750 r_adc_master_tx_buffer_1[57][3]
.sym 74751 r_adc_master_tx_buffer_1[61][3]
.sym 74752 r_spi_master_tx_counter[2]
.sym 74753 r_spi_master_tx_counter[0]
.sym 74774 r_adc_master_rx_buffer_1[19]
.sym 74775 $false
.sym 74776 $false
.sym 74777 $false
.sym 74784 $abc$42034$n5688
.sym 74785 blink_simple_LED2.i_clk$2
.sym 74786 $false
.sym 74787 $abc$42034$n4667_1
.sym 74788 $abc$42034$n4688_1
.sym 74789 $abc$42034$n5096_1
.sym 74790 $abc$42034$n4689_1
.sym 74791 r_adc_master_tx_buffer_2[102][5]
.sym 74792 r_adc_master_tx_buffer_2[101][7]
.sym 74793 r_adc_master_tx_buffer_2[102][7]
.sym 74867 $abc$42034$n4409_1
.sym 74868 r_spi_master_tx_counter[1]
.sym 74869 r_spi_master_tx_counter[3]
.sym 74870 $abc$42034$n5257_1
.sym 74873 r_adc_master_tx_buffer_1[27][3]
.sym 74874 r_adc_master_tx_buffer_1[31][3]
.sym 74875 r_spi_master_tx_counter[2]
.sym 74876 r_spi_master_tx_counter[0]
.sym 74879 $abc$42034$n3518
.sym 74880 $abc$42034$n3517
.sym 74881 r_spi_master_tx_counter[2]
.sym 74882 r_spi_master_tx_counter[1]
.sym 74885 r_adc_master_rx_buffer_1[18]
.sym 74886 $false
.sym 74887 $false
.sym 74888 $false
.sym 74907 $abc$42034$n5747
.sym 74908 blink_simple_LED2.i_clk$2
.sym 74909 $false
.sym 74910 $abc$42034$n3000
.sym 74911 r_adc_master_tx_buffer_2[38][6]
.sym 74912 r_adc_master_tx_buffer_2[38][5]
.sym 74913 r_adc_master_tx_buffer_2[37][3]
.sym 74915 r_adc_master_tx_buffer_2[36][2]
.sym 74916 r_adc_master_tx_buffer_2[36][6]
.sym 74917 r_adc_master_tx_buffer_2[38][7]
.sym 74984 r_adc_master_tx_buffer_1[42][1]
.sym 74985 r_adc_master_tx_buffer_1[46][1]
.sym 74986 r_spi_master_tx_counter[1]
.sym 74987 r_spi_master_tx_counter[2]
.sym 74990 r_adc_master_tx_buffer_1[32][6]
.sym 74991 r_adc_master_tx_buffer_1[36][6]
.sym 74992 r_spi_master_tx_counter[3]
.sym 74993 $abc$42034$n5266_1
.sym 74996 r_spi_master_tx_counter[0]
.sym 74997 $abc$42034$n5267_1
.sym 74998 $abc$42034$n5265_1
.sym 74999 r_spi_master_tx_counter[4]
.sym 75002 $abc$42034$n5258_1
.sym 75003 $abc$42034$n4414_1
.sym 75004 $abc$42034$n5379_1
.sym 75005 $abc$42034$n5268_1
.sym 75008 $abc$42034$n4415_1
.sym 75009 $abc$42034$n4418_1
.sym 75010 r_spi_master_tx_counter[1]
.sym 75011 r_spi_master_tx_counter[4]
.sym 75014 r_adc_master_rx_buffer_1[20]
.sym 75015 $false
.sym 75016 $false
.sym 75017 $false
.sym 75020 r_adc_master_rx_buffer_1[16]
.sym 75021 $false
.sym 75022 $false
.sym 75023 $false
.sym 75030 $abc$42034$n5739
.sym 75031 blink_simple_LED2.i_clk$2
.sym 75032 $false
.sym 75033 $abc$42034$n3872
.sym 75034 $abc$42034$n5263_1
.sym 75035 $abc$42034$n4570_1
.sym 75036 $abc$42034$n3216
.sym 75037 r_adc_master_tx_buffer_1[38][6]
.sym 75038 r_adc_master_tx_buffer_1[39][7]
.sym 75039 r_adc_master_tx_buffer_1[36][7]
.sym 75040 r_adc_master_tx_buffer_1[37][4]
.sym 75107 $abc$42034$n2888
.sym 75108 $abc$42034$n2889
.sym 75109 $abc$42034$n2893
.sym 75110 r_spi_master_tx_counter[4]
.sym 75113 r_adc_master_tx_buffer_1[9][2]
.sym 75114 r_adc_master_tx_buffer_1[13][2]
.sym 75115 r_spi_master_tx_counter[2]
.sym 75116 r_spi_master_tx_counter[0]
.sym 75119 $abc$42034$n5263_1
.sym 75120 $abc$42034$n5378_1
.sym 75121 r_spi_master_tx_counter[0]
.sym 75122 r_spi_master_tx_counter[1]
.sym 75125 r_spi_master_tx_counter[4]
.sym 75126 $abc$42034$n3854
.sym 75127 $abc$42034$n3867
.sym 75128 r_spi_master_tx_counter[5]
.sym 75131 $abc$42034$n3379
.sym 75132 $abc$42034$n3
.sym 75133 $false
.sym 75134 $false
.sym 75137 $abc$42034$n5291_1
.sym 75138 $abc$42034$n5287_1
.sym 75139 r_spi_master_tx_counter[0]
.sym 75140 $abc$42034$n2789
.sym 75143 r_adc_master_rx_buffer_1[12]
.sym 75144 $false
.sym 75145 $false
.sym 75146 $false
.sym 75149 r_adc_master_rx_buffer_1[23]
.sym 75150 $false
.sym 75151 $false
.sym 75152 $false
.sym 75153 $abc$42034$n5734
.sym 75154 blink_simple_LED2.i_clk$2
.sym 75155 $false
.sym 75156 $abc$42034$n605
.sym 75157 $abc$42034$n4756_1
.sym 75158 spiMasterADC.r_SM_CS[1]
.sym 75159 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 75160 spiMasterADC.r_SM_CS[2]
.sym 75162 spiMasterADC.r_CS_n
.sym 75163 spiMasterADC.r_SM_CS[0]
.sym 75230 r_adc_master_tx_buffer_2[89][0]
.sym 75231 r_adc_master_tx_buffer_2[93][0]
.sym 75232 r_spi_master_tx_counter[2]
.sym 75233 r_spi_master_tx_counter[0]
.sym 75236 r_adc_master_tx_buffer_1[6][0]
.sym 75237 r_adc_master_tx_buffer_1[7][0]
.sym 75238 r_spi_master_tx_counter[0]
.sym 75239 $false
.sym 75242 $abc$42034$n4330_1
.sym 75243 $abc$42034$n4333_1
.sym 75244 $abc$42034$n5239_1
.sym 75245 r_spi_master_tx_counter[4]
.sym 75248 $abc$42034$n2855
.sym 75249 $abc$42034$n5289_1
.sym 75250 $abc$42034$n4534_1
.sym 75251 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 75254 $abc$42034$n5240_1
.sym 75255 $abc$42034$n5246_1
.sym 75256 $abc$42034$n2883
.sym 75257 $abc$42034$n4349_1
.sym 75260 $abc$42034$n4535_1
.sym 75261 r_spi_master_tx_counter[4]
.sym 75262 $abc$42034$n4548_1
.sym 75263 $abc$42034$n2883
.sym 75266 r_adc_master_rx_buffer_1[9]
.sym 75267 $false
.sym 75268 $false
.sym 75269 $false
.sym 75276 $abc$42034$n5676
.sym 75277 blink_simple_LED2.i_clk$2
.sym 75278 $false
.sym 75279 r_adc_master_tx_buffer_1[42][0]
.sym 75280 r_adc_master_tx_buffer_1[42][4]
.sym 75283 r_adc_master_tx_buffer_1[43][7]
.sym 75353 $abc$42034$n4576_1
.sym 75354 $abc$42034$n4577_1
.sym 75355 r_spi_master_tx_counter[1]
.sym 75356 $abc$42034$n2825
.sym 75365 $abc$42034$n4562_1
.sym 75366 $abc$42034$n4568_1
.sym 75367 $abc$42034$n4574_1
.sym 75368 $abc$42034$n5288_1
.sym 75377 r_spi_master_tx_counter[1]
.sym 75378 $abc$42034$n4578_1
.sym 75379 $abc$42034$n4579_1
.sym 75380 $abc$42034$n4575_1
.sym 75389 r_spi_master_tx_counter[1]
.sym 75390 $abc$42034$n5243_1
.sym 75391 $abc$42034$n4340_1
.sym 75392 $abc$42034$n5245_1
.sym 75395 PIN_8$2
.sym 75396 $false
.sym 75397 $false
.sym 75398 $false
.sym 75399 $abc$42034$n3048
.sym 75400 blink_simple_LED2.i_clk$2
.sym 75401 $abc$42034$n997$2
.sym 75404 $abc$42034$n2779
.sym 75405 $abc$42034$n4325_1
.sym 75407 r_adc_master_tx_buffer_2[98][7]
.sym 75409 r_adc_master_tx_buffer_2[99][3]
.sym 75476 $abc$42034$n3856
.sym 75477 $abc$42034$n3857
.sym 75478 r_spi_master_tx_counter[1]
.sym 75479 $false
.sym 75482 r_adc_master_tx_buffer_2[26][0]
.sym 75483 r_adc_master_tx_buffer_2[30][0]
.sym 75484 r_spi_master_tx_counter[0]
.sym 75485 r_spi_master_tx_counter[2]
.sym 75488 $abc$42034$n4325_1
.sym 75489 r_spi_master_tx_counter[3]
.sym 75490 r_spi_master_tx_counter[1]
.sym 75491 $abc$42034$n5238_1
.sym 75494 $abc$42034$n3861
.sym 75495 $abc$42034$n3864
.sym 75496 $abc$42034$n3855
.sym 75497 $abc$42034$n3858
.sym 75500 $abc$42034$n3862
.sym 75501 $abc$42034$n3863
.sym 75502 r_spi_master_tx_counter[1]
.sym 75503 $false
.sym 75512 r_adc_master_rx_buffer_1[18]
.sym 75513 $false
.sym 75514 $false
.sym 75515 $false
.sym 75518 r_adc_master_rx_buffer_1[1]
.sym 75519 $false
.sym 75520 $false
.sym 75521 $false
.sym 75522 $abc$42034$n5741
.sym 75523 blink_simple_LED2.i_clk$2
.sym 75524 $false
.sym 75526 $abc$42034$n4347_1
.sym 75528 $abc$42034$n5244_1
.sym 75531 r_adc_master_tx_buffer_1[37][0]
.sym 75599 r_adc_master_tx_buffer_2[59][2]
.sym 75600 r_adc_master_tx_buffer_2[63][2]
.sym 75601 r_spi_master_tx_counter[2]
.sym 75602 $false
.sym 75605 r_adc_master_tx_buffer_1[56][7]
.sym 75606 r_adc_master_tx_buffer_1[60][7]
.sym 75607 r_spi_master_tx_counter[0]
.sym 75608 r_spi_master_tx_counter[2]
.sym 75611 $abc$42034$n2854
.sym 75612 $abc$42034$n2853
.sym 75613 r_spi_master_tx_counter[0]
.sym 75614 $abc$42034$n2825
.sym 75617 $abc$42034$n4344_1
.sym 75618 $abc$42034$n2801
.sym 75619 r_spi_master_tx_counter[1]
.sym 75620 $abc$42034$n5244_1
.sym 75623 r_adc_master_tx_buffer_2[58][2]
.sym 75624 r_adc_master_tx_buffer_2[62][2]
.sym 75625 r_spi_master_tx_counter[2]
.sym 75626 $false
.sym 75629 r_adc_master_rx_buffer_1[16]
.sym 75630 $false
.sym 75631 $false
.sym 75632 $false
.sym 75635 r_adc_master_rx_buffer_1[26]
.sym 75636 $false
.sym 75637 $false
.sym 75638 $false
.sym 75641 r_adc_master_rx_buffer_1[21]
.sym 75642 $false
.sym 75643 $false
.sym 75644 $false
.sym 75645 $abc$42034$n5751
.sym 75646 blink_simple_LED2.i_clk$2
.sym 75647 $false
.sym 75648 $abc$42034$n2844
.sym 75649 $abc$42034$n4050
.sym 75650 $abc$42034$n2815
.sym 75651 $abc$42034$n4383_1
.sym 75652 r_adc_master_tx_buffer_2[106][2]
.sym 75653 r_adc_master_tx_buffer_2[104][4]
.sym 75654 r_adc_master_tx_buffer_2[105][1]
.sym 75655 r_adc_master_tx_buffer_2[104][7]
.sym 75722 r_adc_master_tx_buffer_2[26][6]
.sym 75723 r_adc_master_tx_buffer_2[30][6]
.sym 75724 r_spi_master_tx_counter[0]
.sym 75725 r_spi_master_tx_counter[2]
.sym 75728 r_adc_master_tx_buffer_1[90][2]
.sym 75729 r_adc_master_tx_buffer_1[94][2]
.sym 75730 r_spi_master_tx_counter[0]
.sym 75731 $abc$42034$n5048_1
.sym 75740 $abc$42034$n4328_1
.sym 75741 $abc$42034$n4329_1
.sym 75742 $abc$42034$n4326_1
.sym 75743 r_spi_master_tx_counter[1]
.sym 75746 $abc$42034$n3161
.sym 75747 $abc$42034$n3162
.sym 75748 r_spi_master_tx_counter[1]
.sym 75749 $false
.sym 75764 r_adc_master_rx_buffer_1[0]
.sym 75765 $false
.sym 75766 $false
.sym 75767 $false
.sym 75768 $abc$42034$n5654
.sym 75769 blink_simple_LED2.i_clk$2
.sym 75770 $false
.sym 75771 $abc$42034$n5134_1
.sym 75773 $abc$42034$n5176_1
.sym 75774 $abc$42034$n4090
.sym 75775 r_adc_master_tx_buffer_2[29][4]
.sym 75776 r_adc_master_tx_buffer_2[28][6]
.sym 75845 r_adc_master_tx_buffer_2[24][3]
.sym 75846 r_adc_master_tx_buffer_2[28][3]
.sym 75847 r_spi_master_tx_counter[0]
.sym 75848 r_spi_master_tx_counter[2]
.sym 75851 r_adc_master_tx_buffer_2[24][4]
.sym 75852 r_adc_master_tx_buffer_2[28][4]
.sym 75853 r_spi_master_tx_counter[0]
.sym 75854 $abc$42034$n5176_1
.sym 75857 $abc$42034$n4251_1
.sym 75858 $abc$42034$n4254_1
.sym 75859 r_spi_master_tx_counter[1]
.sym 75860 r_spi_master_tx_counter[4]
.sym 75863 r_adc_master_rx_buffer_1[8]
.sym 75864 $false
.sym 75865 $false
.sym 75866 $false
.sym 75875 r_adc_master_rx_buffer_1[0]
.sym 75876 $false
.sym 75877 $false
.sym 75878 $false
.sym 75881 r_adc_master_rx_buffer_1[28]
.sym 75882 $false
.sym 75883 $false
.sym 75884 $false
.sym 75887 r_adc_master_rx_buffer_1[27]
.sym 75888 $false
.sym 75889 $false
.sym 75890 $false
.sym 75891 $abc$42034$n5736
.sym 75892 blink_simple_LED2.i_clk$2
.sym 75893 $false
.sym 75896 $abc$42034$n4120
.sym 75897 r_adc_master_tx_buffer_2[2][3]
.sym 75898 r_adc_master_tx_buffer_2[3][4]
.sym 75899 r_adc_master_tx_buffer_2[0][5]
.sym 75900 r_adc_master_tx_buffer_2[3][6]
.sym 75980 r_adc_master_tx_buffer_2[0][0]
.sym 75981 r_adc_master_tx_buffer_2[4][0]
.sym 75982 r_spi_master_tx_counter[0]
.sym 75983 r_spi_master_tx_counter[2]
.sym 75992 $abc$42034$n3586
.sym 75993 $abc$42034$n3587
.sym 75994 r_spi_master_tx_counter[1]
.sym 75995 $false
.sym 76010 r_adc_master_rx_buffer_1[23]
.sym 76011 $false
.sym 76012 $false
.sym 76013 $false
.sym 76014 $abc$42034$n5671
.sym 76015 blink_simple_LED2.i_clk$2
.sym 76016 $false
.sym 76019 $abc$42034$n3141
.sym 76020 r_adc_master_tx_buffer_2[43][1]
.sym 76021 r_adc_master_tx_buffer_2[42][3]
.sym 76022 r_adc_master_tx_buffer_2[42][2]
.sym 76023 r_adc_master_tx_buffer_2[43][7]
.sym 76115 r_adc_master_rx_buffer_1[2]
.sym 76116 $false
.sym 76117 $false
.sym 76118 $false
.sym 76133 r_adc_master_rx_buffer_1[14]
.sym 76134 $false
.sym 76135 $false
.sym 76136 $false
.sym 76137 $abc$42034$n5744
.sym 76138 blink_simple_LED2.i_clk$2
.sym 76139 $false
.sym 76140 $abc$42034$n3598
.sym 76141 $abc$42034$n3596
.sym 76142 r_adc_master_tx_buffer_2[106][0]
.sym 76143 r_adc_master_tx_buffer_2[105][6]
.sym 76146 r_adc_master_tx_buffer_2[107][0]
.sym 76147 r_adc_master_tx_buffer_2[105][5]
.sym 76232 r_adc_master_tx_buffer_2[19][7]
.sym 76233 r_adc_master_tx_buffer_2[23][7]
.sym 76234 r_spi_master_tx_counter[2]
.sym 76235 r_spi_master_tx_counter[0]
.sym 76238 r_adc_master_tx_buffer_2[17][5]
.sym 76239 r_adc_master_tx_buffer_2[21][5]
.sym 76240 r_spi_master_tx_counter[2]
.sym 76241 $abc$42034$n2777
.sym 76244 r_adc_master_rx_buffer_1[7]
.sym 76245 $false
.sym 76246 $false
.sym 76247 $false
.sym 76250 r_adc_master_rx_buffer_1[24]
.sym 76251 $false
.sym 76252 $false
.sym 76253 $false
.sym 76256 r_adc_master_rx_buffer_1[21]
.sym 76257 $false
.sym 76258 $false
.sym 76259 $false
.sym 76260 $abc$42034$n5733
.sym 76261 blink_simple_LED2.i_clk$2
.sym 76262 $false
.sym 76263 r_adc_master_tx_buffer_1[1][6]
.sym 76349 $abc$42034$n3583
.sym 76350 $abc$42034$n3584
.sym 76351 r_spi_master_tx_counter[1]
.sym 76352 r_spi_master_tx_counter[4]
.sym 76361 r_adc_master_tx_buffer_2[16][0]
.sym 76362 r_adc_master_tx_buffer_2[20][0]
.sym 76363 r_spi_master_tx_counter[0]
.sym 76364 r_spi_master_tx_counter[2]
.sym 76367 $false
.sym 76368 $false
.sym 76369 $false
.sym 76370 $false
.sym 76373 r_adc_master_rx_buffer_1[24]
.sym 76374 $false
.sym 76375 $false
.sym 76376 $false
.sym 76383 $abc$42034$n5729
.sym 76384 blink_simple_LED2.i_clk$2
.sym 76385 $false
.sym 76386 r_adc_master_tx_buffer_2[62][2]
.sym 76388 r_adc_master_tx_buffer_2[62][1]
.sym 76460 r_adc_master_tx_buffer_2[26][5]
.sym 76461 r_adc_master_tx_buffer_2[30][5]
.sym 76462 r_spi_master_tx_counter[0]
.sym 76463 $abc$42034$n5199_1
.sym 76466 r_adc_master_tx_buffer_2[27][5]
.sym 76467 r_adc_master_tx_buffer_2[31][5]
.sym 76468 r_spi_master_tx_counter[0]
.sym 76469 r_spi_master_tx_counter[2]
.sym 76472 r_adc_master_tx_buffer_2[25][6]
.sym 76473 r_adc_master_tx_buffer_2[29][6]
.sym 76474 r_spi_master_tx_counter[2]
.sym 76475 r_spi_master_tx_counter[0]
.sym 76484 r_spi_master_tx_counter[2]
.sym 76485 $abc$42034$n1373
.sym 76486 $abc$42034$n3224
.sym 76487 $abc$42034$n3230
.sym 76490 r_spi_master_tx_counter[6]
.sym 76491 $abc$42034$n1385
.sym 76492 $abc$42034$n3224
.sym 76493 $abc$42034$n3230
.sym 76496 $abc$42034$n2765
.sym 76497 r_spi_master_tx_counter[6]
.sym 76498 $abc$42034$n3223
.sym 76499 $false
.sym 76506 $abc$42034$n417
.sym 76507 blink_simple_LED2.i_clk$2
.sym 76508 $false
.sym 76510 r_adc_master_tx_buffer_1[53][2]
.sym 76583 r_adc_master_tx_buffer_2[17][0]
.sym 76584 r_adc_master_tx_buffer_2[21][0]
.sym 76585 r_spi_master_tx_counter[2]
.sym 76586 r_spi_master_tx_counter[0]
.sym 76589 r_adc_master_rx_buffer_1[22]
.sym 76590 $false
.sym 76591 $false
.sym 76592 $false
.sym 76595 r_adc_master_rx_buffer_1[16]
.sym 76596 $false
.sym 76597 $false
.sym 76598 $false
.sym 76601 r_adc_master_rx_buffer_1[24]
.sym 76602 $false
.sym 76603 $false
.sym 76604 $false
.sym 76619 r_adc_master_rx_buffer_1[11]
.sym 76620 $false
.sym 76621 $false
.sym 76622 $false
.sym 76625 r_adc_master_rx_buffer_1[7]
.sym 76626 $false
.sym 76627 $false
.sym 76628 $false
.sym 76629 $abc$42034$n5734
.sym 76630 blink_simple_LED2.i_clk$2
.sym 76631 $false
.sym 76730 r_adc_master_rx_buffer_1[5]
.sym 76731 $false
.sym 76732 $false
.sym 76733 $false
.sym 76752 $abc$42034$n5735
.sym 76753 blink_simple_LED2.i_clk$2
.sym 76754 $false
.sym 76829 $false
.sym 76942 r_adc_master_rx_buffer_1[6]
.sym 76943 $false
.sym 76944 $false
.sym 76945 $false
.sym 76954 r_adc_master_rx_buffer_1[9]
.sym 76955 $false
.sym 76956 $false
.sym 76957 $false
.sym 76966 r_adc_master_rx_buffer_1[7]
.sym 76967 $false
.sym 76968 $false
.sym 76969 $false
.sym 76976 $abc$42034$n5723
.sym 76977 blink_simple_LED2.i_clk$2
.sym 76978 $false
.sym 76983 $abc$42034$n765
.sym 76986 $abc$42034$n3031
.sym 76987 r_adc_master_tx_buffer_1[42][3]
.sym 76988 r_adc_master_tx_buffer_1[41][3]
.sym 76990 r_adc_master_tx_buffer_1[43][3]
.sym 77099 r_adc_master_tx_buffer_1[41][3]
.sym 77100 r_adc_master_tx_buffer_1[45][3]
.sym 77101 r_spi_master_tx_counter[2]
.sym 77102 r_spi_master_tx_counter[0]
.sym 77105 r_adc_master_tx_buffer_1[11][5]
.sym 77106 r_adc_master_tx_buffer_1[15][5]
.sym 77107 r_spi_master_tx_counter[2]
.sym 77108 r_spi_master_tx_counter[0]
.sym 77117 r_adc_master_tx_buffer_1[43][3]
.sym 77118 r_adc_master_tx_buffer_1[47][3]
.sym 77119 r_spi_master_tx_counter[2]
.sym 77120 r_spi_master_tx_counter[0]
.sym 77135 r_adc_master_rx_buffer_1[5]
.sym 77136 $false
.sym 77137 $false
.sym 77138 $false
.sym 77139 $abc$42034$n5652
.sym 77140 blink_simple_LED2.i_clk$2
.sym 77141 $false
.sym 77143 $abc$42034$n2996
.sym 77144 r_adc_master_tx_buffer_1[45][1]
.sym 77145 r_adc_master_tx_buffer_1[46][3]
.sym 77216 $abc$42034$n2997
.sym 77217 $abc$42034$n2996
.sym 77218 r_spi_master_tx_counter[1]
.sym 77219 r_spi_master_tx_counter[3]
.sym 77222 r_adc_master_tx_buffer_1[107][4]
.sym 77223 r_adc_master_tx_buffer_1[111][4]
.sym 77224 r_spi_master_tx_counter[2]
.sym 77225 r_spi_master_tx_counter[0]
.sym 77234 r_adc_master_rx_buffer_1[0]
.sym 77235 $false
.sym 77236 $false
.sym 77237 $false
.sym 77246 r_adc_master_rx_buffer_1[4]
.sym 77247 $false
.sym 77248 $false
.sym 77249 $false
.sym 77252 r_adc_master_rx_buffer_1[1]
.sym 77253 $false
.sym 77254 $false
.sym 77255 $false
.sym 77258 r_adc_master_rx_buffer_1[16]
.sym 77259 $false
.sym 77260 $false
.sym 77261 $false
.sym 77262 $abc$42034$n5718
.sym 77263 blink_simple_LED2.i_clk$2
.sym 77264 $false
.sym 77267 $auto$alumacc.cc:474:replace_alu$1785.C[2]
.sym 77268 $auto$alumacc.cc:474:replace_alu$1785.C[3]
.sym 77269 $abc$42034$n3256
.sym 77271 r_adc_master_tx_buffer_1[109][0]
.sym 77272 r_adc_master_tx_buffer_1[110][0]
.sym 77345 r_adc_master_tx_buffer_1[105][0]
.sym 77346 r_adc_master_tx_buffer_1[109][0]
.sym 77347 r_spi_master_tx_counter[2]
.sym 77348 $abc$42034$n2777
.sym 77363 r_adc_master_rx_buffer_1[15]
.sym 77364 $false
.sym 77365 $false
.sym 77366 $false
.sym 77369 r_adc_master_rx_buffer_1[5]
.sym 77370 $false
.sym 77371 $false
.sym 77372 $false
.sym 77375 r_adc_master_rx_buffer_1[13]
.sym 77376 $false
.sym 77377 $false
.sym 77378 $false
.sym 77381 r_adc_master_rx_buffer_1[22]
.sym 77382 $false
.sym 77383 $false
.sym 77384 $false
.sym 77385 $abc$42034$n5654
.sym 77386 blink_simple_LED2.i_clk$2
.sym 77387 $false
.sym 77389 $abc$42034$n3248
.sym 77390 $abc$42034$n3254
.sym 77391 $abc$42034$n3252
.sym 77392 $abc$42034$n5222_1
.sym 77393 $abc$42034$n5369_1
.sym 77395 r_adc_master_tx_buffer_2[117][7]
.sym 77462 r_adc_master_tx_buffer_2[37][1]
.sym 77463 r_adc_master_tx_buffer_2[39][1]
.sym 77464 r_spi_master_tx_counter[1]
.sym 77465 $false
.sym 77468 r_adc_master_tx_buffer_2[35][2]
.sym 77469 r_adc_master_tx_buffer_2[39][2]
.sym 77470 r_spi_master_tx_counter[2]
.sym 77471 $false
.sym 77474 $abc$42034$n2846
.sym 77475 $abc$42034$n2843
.sym 77476 r_spi_master_tx_counter[0]
.sym 77477 r_spi_master_tx_counter[3]
.sym 77480 r_adc_master_rx_buffer_1[1]
.sym 77481 $false
.sym 77482 $false
.sym 77483 $false
.sym 77486 r_adc_master_rx_buffer_1[18]
.sym 77487 $false
.sym 77488 $false
.sym 77489 $false
.sym 77492 r_adc_master_rx_buffer_1[17]
.sym 77493 $false
.sym 77494 $false
.sym 77495 $false
.sym 77498 r_adc_master_rx_buffer_1[11]
.sym 77499 $false
.sym 77500 $false
.sym 77501 $false
.sym 77504 r_adc_master_rx_buffer_1[2]
.sym 77505 $false
.sym 77506 $false
.sym 77507 $false
.sym 77508 $abc$42034$n5738
.sym 77509 blink_simple_LED2.i_clk$2
.sym 77510 $false
.sym 77511 $abc$42034$n3259_1
.sym 77512 $abc$42034$n2909
.sym 77513 r_spi_master_adc_tx_data[11]
.sym 77514 r_spi_master_adc_tx_data[24]
.sym 77515 $abc$42034$n44
.sym 77516 r_spi_master_adc_tx_data[6]
.sym 77517 r_spi_master_adc_tx_data[5]
.sym 77518 $abc$42034$n50
.sym 77597 r_adc_master_tx_buffer_1[10][5]
.sym 77598 r_adc_master_tx_buffer_1[14][5]
.sym 77599 r_spi_master_tx_counter[0]
.sym 77600 r_spi_master_tx_counter[2]
.sym 77603 $abc$42034$n4185
.sym 77604 $abc$42034$n4184
.sym 77605 r_spi_master_tx_counter[1]
.sym 77606 r_spi_master_tx_counter[3]
.sym 77609 r_adc_master_rx_buffer_1[10]
.sym 77610 $false
.sym 77611 $false
.sym 77612 $false
.sym 77621 r_adc_master_rx_buffer_1[27]
.sym 77622 $false
.sym 77623 $false
.sym 77624 $false
.sym 77627 r_adc_master_rx_buffer_1[22]
.sym 77628 $false
.sym 77629 $false
.sym 77630 $false
.sym 77631 $abc$42034$n5644
.sym 77632 blink_simple_LED2.i_clk$2
.sym 77633 $false
.sym 77634 $abc$42034$n3902
.sym 77635 $abc$42034$n4181
.sym 77636 $abc$42034$n4180
.sym 77637 $abc$42034$n5253_1
.sym 77638 r_adc_master_tx_buffer_1[21][6]
.sym 77640 r_adc_master_tx_buffer_1[23][2]
.sym 77708 $abc$42034$n3035
.sym 77709 $abc$42034$n3036_1
.sym 77710 r_spi_master_tx_counter[1]
.sym 77711 $false
.sym 77714 r_adc_master_tx_buffer_1[9][3]
.sym 77715 r_adc_master_tx_buffer_1[13][3]
.sym 77716 r_spi_master_tx_counter[2]
.sym 77717 r_spi_master_tx_counter[0]
.sym 77720 r_adc_master_tx_buffer_1[8][3]
.sym 77721 r_adc_master_tx_buffer_1[12][3]
.sym 77722 r_spi_master_tx_counter[0]
.sym 77723 r_spi_master_tx_counter[2]
.sym 77726 r_adc_master_rx_buffer_1[12]
.sym 77727 $false
.sym 77728 $false
.sym 77729 $false
.sym 77732 r_adc_master_rx_buffer_1[25]
.sym 77733 $false
.sym 77734 $false
.sym 77735 $false
.sym 77738 r_adc_master_rx_buffer_1[4]
.sym 77739 $false
.sym 77740 $false
.sym 77741 $false
.sym 77750 r_adc_master_rx_buffer_1[29]
.sym 77751 $false
.sym 77752 $false
.sym 77753 $false
.sym 77754 $abc$42034$n5652
.sym 77755 blink_simple_LED2.i_clk$2
.sym 77756 $false
.sym 77758 $abc$42034$n3901
.sym 77759 $abc$42034$n3039_1
.sym 77760 $abc$42034$n3903
.sym 77761 $abc$42034$n3078
.sym 77762 $abc$42034$n3037_1
.sym 77763 r_adc_master_tx_buffer_1[106][6]
.sym 77764 r_adc_master_tx_buffer_1[106][2]
.sym 77831 r_adc_master_tx_buffer_1[3][5]
.sym 77832 r_adc_master_tx_buffer_1[7][5]
.sym 77833 r_spi_master_tx_counter[2]
.sym 77834 r_spi_master_tx_counter[0]
.sym 77843 r_adc_master_tx_buffer_1[106][6]
.sym 77844 r_adc_master_tx_buffer_1[110][6]
.sym 77845 r_spi_master_tx_counter[0]
.sym 77846 r_spi_master_tx_counter[2]
.sym 77849 r_adc_master_tx_buffer_1[2][5]
.sym 77850 r_adc_master_tx_buffer_1[6][5]
.sym 77851 r_spi_master_tx_counter[0]
.sym 77852 r_spi_master_tx_counter[2]
.sym 77861 $abc$42034$n4187
.sym 77862 $abc$42034$n4188
.sym 77863 r_spi_master_tx_counter[1]
.sym 77864 $false
.sym 77867 $abc$42034$n4186
.sym 77868 $abc$42034$n4189
.sym 77869 $abc$42034$n4180
.sym 77870 $abc$42034$n4183
.sym 77873 r_adc_master_rx_buffer_1[14]
.sym 77874 $false
.sym 77875 $false
.sym 77876 $false
.sym 77877 $abc$42034$n5720
.sym 77878 blink_simple_LED2.i_clk$2
.sym 77879 $false
.sym 77880 $abc$42034$n5217_1
.sym 77882 $abc$42034$n3268_1
.sym 77883 $abc$42034$n3729
.sym 77885 r_spi_master_adc_tx_data[8]
.sym 77887 $abc$42034$n30
.sym 77954 $abc$42034$n3003
.sym 77955 $abc$42034$n3000
.sym 77956 $abc$42034$n2994
.sym 77957 r_spi_master_tx_counter[4]
.sym 77960 r_adc_master_tx_buffer_2[33][3]
.sym 77961 r_adc_master_tx_buffer_2[37][3]
.sym 77962 r_spi_master_tx_counter[2]
.sym 77963 r_spi_master_tx_counter[0]
.sym 77966 $abc$42034$n3040
.sym 77967 $abc$42034$n3043_1
.sym 77968 $abc$42034$n3034_1
.sym 77969 $abc$42034$n3037_1
.sym 77978 r_spi_master_tx_counter[1]
.sym 77979 $abc$42034$n2998
.sym 77980 $abc$42034$n2999
.sym 77981 $abc$42034$n2995
.sym 77984 r_adc_master_rx_buffer_1[9]
.sym 77985 $false
.sym 77986 $false
.sym 77987 $false
.sym 78000 $abc$42034$n5709
.sym 78001 blink_simple_LED2.i_clk$2
.sym 78002 $false
.sym 78003 $abc$42034$n60
.sym 78005 $abc$42034$n56
.sym 78009 r_spi_master_tx_data_count[2]
.sym 78077 r_adc_master_tx_buffer_1[115][7]
.sym 78078 r_adc_master_tx_buffer_1[119][7]
.sym 78079 r_spi_master_tx_counter[0]
.sym 78080 r_spi_master_tx_counter[2]
.sym 78083 r_adc_master_tx_buffer_1[114][7]
.sym 78084 r_adc_master_tx_buffer_1[118][7]
.sym 78085 r_spi_master_tx_counter[0]
.sym 78086 $abc$42034$n5283_1
.sym 78119 r_adc_master_rx_buffer_1[4]
.sym 78120 $false
.sym 78121 $false
.sym 78122 $false
.sym 78123 $abc$42034$n5731
.sym 78124 blink_simple_LED2.i_clk$2
.sym 78125 $false
.sym 78129 $abc$42034$n4677_1
.sym 78130 r_adc_master_tx_buffer_1[24][5]
.sym 78131 r_adc_master_tx_buffer_1[26][0]
.sym 78224 r_adc_master_tx_buffer_2[104][1]
.sym 78225 r_adc_master_tx_buffer_2[108][1]
.sym 78226 r_spi_master_tx_counter[0]
.sym 78227 r_spi_master_tx_counter[2]
.sym 78236 r_adc_master_rx_buffer_1[22]
.sym 78237 $false
.sym 78238 $false
.sym 78239 $false
.sym 78242 r_adc_master_rx_buffer_1[25]
.sym 78243 $false
.sym 78244 $false
.sym 78245 $false
.sym 78246 $abc$42034$n5756$2
.sym 78247 blink_simple_LED2.i_clk$2
.sym 78248 $false
.sym 78249 $abc$42034$n3080
.sym 78250 $abc$42034$n3081
.sym 78251 $abc$42034$n3079
.sym 78252 $abc$42034$n5317_1
.sym 78253 $abc$42034$n4122
.sym 78255 r_adc_master_tx_buffer_1[113][0]
.sym 78256 r_adc_master_tx_buffer_1[114][7]
.sym 78323 r_adc_master_tx_buffer_2[105][6]
.sym 78324 r_adc_master_tx_buffer_2[109][6]
.sym 78325 r_spi_master_tx_counter[2]
.sym 78326 $abc$42034$n2777
.sym 78335 $abc$42034$n2847
.sym 78336 $abc$42034$n2844
.sym 78337 r_spi_master_tx_counter[0]
.sym 78338 $abc$42034$n5025_1
.sym 78341 r_spi_master_tx_counter[4]
.sym 78342 $abc$42034$n5026_1
.sym 78343 $abc$42034$n5031_1
.sym 78344 $abc$42034$n2855
.sym 78347 $abc$42034$n2823
.sym 78348 $abc$42034$n5030_1
.sym 78349 $abc$42034$n2852
.sym 78350 r_spi_master_tx_counter[1]
.sym 78353 r_adc_master_rx_buffer_1[5]
.sym 78354 $false
.sym 78355 $false
.sym 78356 $false
.sym 78365 r_adc_master_rx_buffer_1[9]
.sym 78366 $false
.sym 78367 $false
.sym 78368 $false
.sym 78369 $abc$42034$n5755
.sym 78370 blink_simple_LED2.i_clk$2
.sym 78371 $false
.sym 78372 $abc$42034$n2758
.sym 78374 $abc$42034$n3806
.sym 78375 $abc$42034$n2755
.sym 78376 $abc$42034$n2941
.sym 78377 $abc$42034$n2757
.sym 78378 r_adc_master_tx_buffer_2[74][0]
.sym 78379 r_adc_master_tx_buffer_2[72][1]
.sym 78446 $abc$42034$n5147_1
.sym 78447 $abc$42034$n5349_1
.sym 78448 r_spi_master_tx_counter[1]
.sym 78449 r_spi_master_tx_counter[3]
.sym 78452 r_adc_master_tx_buffer_2[14][1]
.sym 78453 r_adc_master_tx_buffer_2[10][1]
.sym 78454 r_spi_master_tx_counter[0]
.sym 78455 $abc$42034$n5348_1
.sym 78458 r_adc_master_tx_buffer_2[9][1]
.sym 78459 r_adc_master_tx_buffer_2[13][1]
.sym 78460 r_spi_master_tx_counter[0]
.sym 78461 r_spi_master_tx_counter[2]
.sym 78464 r_adc_master_tx_buffer_2[43][3]
.sym 78465 r_adc_master_tx_buffer_2[47][3]
.sym 78466 r_spi_master_tx_counter[2]
.sym 78467 r_spi_master_tx_counter[0]
.sym 78470 $abc$42034$n3140
.sym 78471 $abc$42034$n3141
.sym 78472 r_spi_master_tx_counter[1]
.sym 78473 $false
.sym 78476 r_adc_master_rx_buffer_1[21]
.sym 78477 $false
.sym 78478 $false
.sym 78479 $false
.sym 78482 r_adc_master_rx_buffer_1[17]
.sym 78483 $false
.sym 78484 $false
.sym 78485 $false
.sym 78488 r_adc_master_rx_buffer_1[9]
.sym 78489 $false
.sym 78490 $false
.sym 78491 $false
.sym 78492 $abc$42034$n5731
.sym 78493 blink_simple_LED2.i_clk$2
.sym 78494 $false
.sym 78495 $abc$42034$n3777
.sym 78496 $abc$42034$n3779
.sym 78497 $abc$42034$n3778
.sym 78500 $abc$42034$n5152_1
.sym 78501 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 78502 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 78569 r_spi_master_tx_counter[1]
.sym 78570 $abc$42034$n3781
.sym 78571 $abc$42034$n3782
.sym 78572 $abc$42034$n2789
.sym 78575 $abc$42034$n2825
.sym 78576 r_adc_master_tx_buffer_2[120][1]
.sym 78577 $abc$42034$n3777
.sym 78578 $abc$42034$n3780
.sym 78581 $abc$42034$n4168
.sym 78582 $abc$42034$n4169
.sym 78583 r_spi_master_tx_counter[1]
.sym 78584 $false
.sym 78587 r_adc_master_tx_buffer_1[25][5]
.sym 78588 r_adc_master_tx_buffer_1[29][5]
.sym 78589 r_spi_master_tx_counter[2]
.sym 78590 r_spi_master_tx_counter[0]
.sym 78593 r_adc_master_tx_buffer_1[24][5]
.sym 78594 r_adc_master_tx_buffer_1[28][5]
.sym 78595 r_spi_master_tx_counter[0]
.sym 78596 r_spi_master_tx_counter[2]
.sym 78599 r_adc_master_tx_buffer_2[105][1]
.sym 78600 r_adc_master_tx_buffer_2[109][1]
.sym 78601 r_spi_master_tx_counter[2]
.sym 78602 r_spi_master_tx_counter[0]
.sym 78605 r_adc_master_rx_buffer_1[3]
.sym 78606 $false
.sym 78607 $false
.sym 78608 $false
.sym 78611 r_adc_master_rx_buffer_1[27]
.sym 78612 $false
.sym 78613 $false
.sym 78614 $false
.sym 78615 $abc$42034$n5709
.sym 78616 blink_simple_LED2.i_clk$2
.sym 78617 $false
.sym 78618 $abc$42034$n4498_1
.sym 78619 $abc$42034$n3030
.sym 78620 $abc$42034$n3082
.sym 78621 $abc$42034$n3032
.sym 78623 $abc$42034$n5302_1
.sym 78624 r_adc_master_tx_buffer_1[90][3]
.sym 78625 r_adc_master_tx_buffer_1[90][7]
.sym 78692 $abc$42034$n4172
.sym 78693 $abc$42034$n4171
.sym 78694 r_spi_master_tx_counter[1]
.sym 78695 r_spi_master_tx_counter[3]
.sym 78704 $abc$42034$n4179
.sym 78705 $abc$42034$n4166
.sym 78706 r_spi_master_tx_counter[4]
.sym 78707 $abc$42034$n2883
.sym 78710 r_adc_master_tx_buffer_1[26][5]
.sym 78711 r_adc_master_tx_buffer_1[30][5]
.sym 78712 r_spi_master_tx_counter[0]
.sym 78713 r_spi_master_tx_counter[2]
.sym 78716 r_adc_master_tx_buffer_2[34][5]
.sym 78717 r_adc_master_tx_buffer_2[38][5]
.sym 78718 r_spi_master_tx_counter[0]
.sym 78719 $abc$42034$n5189_1
.sym 78722 r_adc_master_tx_buffer_1[27][5]
.sym 78723 r_adc_master_tx_buffer_1[31][5]
.sym 78724 r_spi_master_tx_counter[2]
.sym 78725 r_spi_master_tx_counter[0]
.sym 78728 $abc$42034$n4173
.sym 78729 $abc$42034$n4176
.sym 78730 $abc$42034$n4167
.sym 78731 $abc$42034$n4170
.sym 78734 r_adc_master_rx_buffer_1[13]
.sym 78735 $false
.sym 78736 $false
.sym 78737 $false
.sym 78738 $abc$42034$n5737
.sym 78739 blink_simple_LED2.i_clk$2
.sym 78740 $false
.sym 78741 $abc$42034$n3020_1
.sym 78742 $abc$42034$n2753
.sym 78743 $abc$42034$n3525
.sym 78744 r_adc_master_tx_buffer_1[29][1]
.sym 78745 r_adc_master_tx_buffer_1[29][7]
.sym 78746 r_adc_master_tx_buffer_1[30][0]
.sym 78815 $abc$42034$n3033
.sym 78816 $abc$42034$n3020_1
.sym 78817 r_spi_master_tx_counter[5]
.sym 78818 r_spi_master_tx_counter[4]
.sym 78821 $abc$42034$n2993
.sym 78822 $abc$42034$n3006
.sym 78823 $abc$42034$n3019_1
.sym 78824 r_spi_master_tx_counter[6]
.sym 78827 $abc$42034$n4177
.sym 78828 $abc$42034$n4178
.sym 78829 r_spi_master_tx_counter[1]
.sym 78830 r_spi_master_tx_counter[3]
.sym 78833 r_adc_master_tx_buffer_2[8][1]
.sym 78834 r_adc_master_tx_buffer_2[12][1]
.sym 78835 r_spi_master_tx_counter[0]
.sym 78836 $abc$42034$n5146_1
.sym 78839 r_adc_master_tx_buffer_2[74][0]
.sym 78840 r_adc_master_tx_buffer_2[78][0]
.sym 78841 r_spi_master_tx_counter[0]
.sym 78842 r_spi_master_tx_counter[2]
.sym 78845 $abc$42034$n4174
.sym 78846 $abc$42034$n4175
.sym 78847 r_spi_master_tx_counter[1]
.sym 78848 $false
.sym 78851 r_adc_master_rx_buffer_1[8]
.sym 78852 $false
.sym 78853 $false
.sym 78854 $false
.sym 78857 r_adc_master_rx_buffer_1[18]
.sym 78858 $false
.sym 78859 $false
.sym 78860 $false
.sym 78861 $abc$42034$n5748
.sym 78862 blink_simple_LED2.i_clk$2
.sym 78863 $false
.sym 78864 $abc$42034$n737
.sym 78865 $abc$42034$n3523
.sym 78866 $0\r_spi_master_adc_tx_dv[0:0]
.sym 78867 $abc$42034$n734
.sym 78868 $abc$42034$n3291
.sym 78870 $abc$42034$n3027_1
.sym 78871 r_spi_master_adc_tx_dv
.sym 78938 r_adc_master_tx_buffer_2[34][7]
.sym 78939 r_adc_master_tx_buffer_2[38][7]
.sym 78940 r_spi_master_tx_counter[2]
.sym 78941 $false
.sym 78944 r_adc_master_tx_buffer_2[98][7]
.sym 78945 r_adc_master_tx_buffer_2[102][7]
.sym 78946 r_spi_master_tx_counter[0]
.sym 78947 r_spi_master_tx_counter[2]
.sym 78950 $abc$42034$n3523
.sym 78951 $abc$42034$n3526
.sym 78952 $abc$42034$n3516
.sym 78953 r_spi_master_tx_counter[4]
.sym 78956 r_adc_master_tx_buffer_2[97][7]
.sym 78957 r_adc_master_tx_buffer_2[101][7]
.sym 78958 r_spi_master_tx_counter[2]
.sym 78959 r_spi_master_tx_counter[0]
.sym 78962 r_adc_master_rx_buffer_1[13]
.sym 78963 $false
.sym 78964 $false
.sym 78965 $false
.sym 78968 r_adc_master_rx_buffer_1[23]
.sym 78969 $false
.sym 78970 $false
.sym 78971 $false
.sym 78974 r_adc_master_rx_buffer_1[15]
.sym 78975 $false
.sym 78976 $false
.sym 78977 $false
.sym 78984 $abc$42034$n5754
.sym 78985 blink_simple_LED2.i_clk$2
.sym 78986 $false
.sym 78989 $abc$42034$n3727
.sym 78992 $abc$42034$n4121
.sym 78994 r_adc_master_tx_buffer_1[104][3]
.sym 79061 $abc$42034$n3002
.sym 79062 $abc$42034$n3001
.sym 79063 r_spi_master_tx_counter[0]
.sym 79064 r_spi_master_tx_counter[1]
.sym 79067 r_adc_master_rx_buffer_1[14]
.sym 79068 $false
.sym 79069 $false
.sym 79070 $false
.sym 79073 r_adc_master_rx_buffer_1[13]
.sym 79074 $false
.sym 79075 $false
.sym 79076 $false
.sym 79079 r_adc_master_rx_buffer_1[19]
.sym 79080 $false
.sym 79081 $false
.sym 79082 $false
.sym 79091 r_adc_master_rx_buffer_1[26]
.sym 79092 $false
.sym 79093 $false
.sym 79094 $false
.sym 79097 r_adc_master_rx_buffer_1[30]
.sym 79098 $false
.sym 79099 $false
.sym 79100 $false
.sym 79103 r_adc_master_rx_buffer_1[15]
.sym 79104 $false
.sym 79105 $false
.sym 79106 $false
.sym 79107 $abc$42034$n5738
.sym 79108 blink_simple_LED2.i_clk$2
.sym 79109 $false
.sym 79110 $abc$42034$n3986
.sym 79111 $abc$42034$n3876
.sym 79112 $abc$42034$n5066_1
.sym 79113 $abc$42034$n3874
.sym 79114 $abc$42034$n3884
.sym 79115 $abc$42034$n3329
.sym 79116 $abc$42034$n3988
.sym 79117 r_adc_master_tx_buffer_1[6][4]
.sym 79184 r_adc_master_tx_buffer_1[33][4]
.sym 79185 r_adc_master_tx_buffer_1[37][4]
.sym 79186 r_spi_master_tx_counter[2]
.sym 79187 r_spi_master_tx_counter[0]
.sym 79190 r_adc_master_tx_buffer_1[34][6]
.sym 79191 r_adc_master_tx_buffer_1[38][6]
.sym 79192 r_spi_master_tx_counter[3]
.sym 79193 $abc$42034$n5262_1
.sym 79196 r_adc_master_tx_buffer_1[38][7]
.sym 79197 r_adc_master_tx_buffer_1[39][7]
.sym 79198 r_spi_master_tx_counter[0]
.sym 79199 $false
.sym 79202 spiMasterADC.r_CS_n
.sym 79203 r_spi_master_adc_tx_dv
.sym 79204 $false
.sym 79205 $false
.sym 79208 r_adc_master_rx_buffer_1[14]
.sym 79209 $false
.sym 79210 $false
.sym 79211 $false
.sym 79214 r_adc_master_rx_buffer_1[7]
.sym 79215 $false
.sym 79216 $false
.sym 79217 $false
.sym 79220 r_adc_master_rx_buffer_1[31]
.sym 79221 $false
.sym 79222 $false
.sym 79223 $false
.sym 79226 r_adc_master_rx_buffer_1[20]
.sym 79227 $false
.sym 79228 $false
.sym 79229 $false
.sym 79230 $abc$42034$n5673
.sym 79231 blink_simple_LED2.i_clk$2
.sym 79232 $false
.sym 79233 $abc$42034$n3948
.sym 79234 $abc$42034$n4572_1
.sym 79235 $abc$42034$n3217
.sym 79237 $abc$42034$n3286
.sym 79238 $abc$42034$n3219
.sym 79240 r_adc_master_tx_buffer_1[6][0]
.sym 79307 spiMasterADC.r_SM_CS[1]
.sym 79308 spiMasterADC.r_SM_CS[2]
.sym 79309 $false
.sym 79310 $false
.sym 79313 $abc$42034$n605
.sym 79314 $abc$42034$n3329
.sym 79315 spiMasterADC.r_CS_n
.sym 79316 $abc$42034$n3219
.sym 79319 $abc$42034$n3219
.sym 79320 $abc$42034$n3220
.sym 79321 $false
.sym 79322 $false
.sym 79325 $abc$42034$n3048
.sym 79326 $false
.sym 79327 $false
.sym 79328 $false
.sym 79331 $abc$42034$n3216
.sym 79332 spiMasterADC.r_SM_CS[0]
.sym 79333 $abc$42034$n3217
.sym 79334 $false
.sym 79343 $abc$42034$n605
.sym 79344 spiMasterADC.r_SM_CS[0]
.sym 79345 $abc$42034$n4756_1
.sym 79346 $false
.sym 79349 spiMasterADC.r_SM_CS[1]
.sym 79350 $abc$42034$n2547
.sym 79351 $abc$42034$n3329
.sym 79352 $false
.sym 79353 $true
.sym 79354 blink_simple_LED2.i_clk$2
.sym 79355 $abc$42034$n997$2
.sym 79356 $abc$42034$n4569_1
.sym 79357 $abc$42034$n4676_1
.sym 79358 $abc$42034$n4672_1
.sym 79359 $abc$42034$n3728
.sym 79360 $abc$42034$n4568_1
.sym 79361 r_adc_master_tx_buffer_1[68][3]
.sym 79362 r_adc_master_tx_buffer_1[69][5]
.sym 79363 r_adc_master_tx_buffer_1[70][0]
.sym 79430 r_adc_master_rx_buffer_1[8]
.sym 79431 $false
.sym 79432 $false
.sym 79433 $false
.sym 79436 r_adc_master_rx_buffer_1[12]
.sym 79437 $false
.sym 79438 $false
.sym 79439 $false
.sym 79454 r_adc_master_rx_buffer_1[7]
.sym 79455 $false
.sym 79456 $false
.sym 79457 $false
.sym 79476 $abc$42034$n5676
.sym 79477 blink_simple_LED2.i_clk$2
.sym 79478 $false
.sym 79479 $abc$42034$n3049_1
.sym 79481 $abc$42034$n3051
.sym 79482 $abc$42034$n5375_1
.sym 79486 r_adc_master_tx_buffer_1[96][3]
.sym 79565 r_spi_master_tx_counter[0]
.sym 79566 r_spi_master_tx_counter[1]
.sym 79567 $false
.sym 79568 $false
.sym 79571 r_adc_master_tx_buffer_2[24][6]
.sym 79572 r_adc_master_tx_buffer_2[28][6]
.sym 79573 r_spi_master_tx_counter[0]
.sym 79574 r_spi_master_tx_counter[2]
.sym 79583 r_adc_master_rx_buffer_1[15]
.sym 79584 $false
.sym 79585 $false
.sym 79586 $false
.sym 79595 r_adc_master_rx_buffer_1[3]
.sym 79596 $false
.sym 79597 $false
.sym 79598 $false
.sym 79599 $abc$42034$n5753
.sym 79600 blink_simple_LED2.i_clk$2
.sym 79601 $false
.sym 79602 $abc$42034$n4418_1
.sym 79605 $abc$42034$n4419_1
.sym 79606 $abc$42034$n4573_1
.sym 79607 $abc$42034$n3490
.sym 79608 $abc$42034$n3489
.sym 79609 r_adc_master_tx_buffer_1[49][6]
.sym 79682 r_adc_master_tx_buffer_2[3][6]
.sym 79683 r_adc_master_tx_buffer_2[7][6]
.sym 79684 r_spi_master_tx_counter[2]
.sym 79685 r_spi_master_tx_counter[0]
.sym 79694 $abc$42034$n4347_1
.sym 79695 $abc$42034$n4348_1
.sym 79696 $abc$42034$n4345_1
.sym 79697 r_spi_master_tx_counter[1]
.sym 79712 r_adc_master_rx_buffer_1[16]
.sym 79713 $false
.sym 79714 $false
.sym 79715 $false
.sym 79722 $abc$42034$n5673
.sym 79723 blink_simple_LED2.i_clk$2
.sym 79724 $false
.sym 79725 $abc$42034$n4673_1
.sym 79726 $abc$42034$n5108_1
.sym 79727 $abc$42034$n4674_1
.sym 79728 $abc$42034$n4381_1
.sym 79729 r_adc_master_tx_buffer_1[3][1]
.sym 79731 r_adc_master_tx_buffer_1[2][6]
.sym 79799 r_adc_master_tx_buffer_2[42][2]
.sym 79800 r_adc_master_tx_buffer_2[46][2]
.sym 79801 r_spi_master_tx_counter[2]
.sym 79802 $false
.sym 79805 r_adc_master_tx_buffer_2[104][4]
.sym 79806 r_adc_master_tx_buffer_2[108][4]
.sym 79807 r_spi_master_tx_counter[2]
.sym 79808 $abc$42034$n2779
.sym 79811 r_adc_master_tx_buffer_2[106][2]
.sym 79812 r_adc_master_tx_buffer_2[110][2]
.sym 79813 r_spi_master_tx_counter[0]
.sym 79814 r_spi_master_tx_counter[2]
.sym 79817 r_adc_master_tx_buffer_1[1][6]
.sym 79818 r_adc_master_tx_buffer_1[5][6]
.sym 79819 r_spi_master_tx_counter[2]
.sym 79820 $abc$42034$n2777
.sym 79823 r_adc_master_rx_buffer_1[10]
.sym 79824 $false
.sym 79825 $false
.sym 79826 $false
.sym 79829 r_adc_master_rx_buffer_1[28]
.sym 79830 $false
.sym 79831 $false
.sym 79832 $false
.sym 79835 r_adc_master_rx_buffer_1[17]
.sym 79836 $false
.sym 79837 $false
.sym 79838 $false
.sym 79841 r_adc_master_rx_buffer_1[31]
.sym 79842 $false
.sym 79843 $false
.sym 79844 $false
.sym 79845 $abc$42034$n5755
.sym 79846 blink_simple_LED2.i_clk$2
.sym 79847 $false
.sym 79849 $abc$42034$n4523_1
.sym 79850 $abc$42034$n4204
.sym 79851 $abc$42034$n4522_1
.sym 79852 $abc$42034$n4201
.sym 79853 r_adc_master_tx_buffer_1[87][0]
.sym 79854 r_adc_master_tx_buffer_1[85][5]
.sym 79855 r_adc_master_tx_buffer_1[87][5]
.sym 79922 r_adc_master_tx_buffer_2[43][1]
.sym 79923 r_adc_master_tx_buffer_2[47][1]
.sym 79924 r_spi_master_tx_counter[1]
.sym 79925 r_spi_master_tx_counter[2]
.sym 79934 r_adc_master_tx_buffer_2[25][4]
.sym 79935 r_adc_master_tx_buffer_2[29][4]
.sym 79936 r_spi_master_tx_counter[0]
.sym 79937 r_spi_master_tx_counter[2]
.sym 79940 $abc$42034$n4091
.sym 79941 $abc$42034$n4094
.sym 79942 $abc$42034$n4095
.sym 79943 $abc$42034$n2823
.sym 79946 r_adc_master_rx_buffer_1[20]
.sym 79947 $false
.sym 79948 $false
.sym 79949 $false
.sym 79952 r_adc_master_rx_buffer_1[30]
.sym 79953 $false
.sym 79954 $false
.sym 79955 $false
.sym 79968 $abc$42034$n5736
.sym 79969 blink_simple_LED2.i_clk$2
.sym 79970 $false
.sym 79971 r_adc_master_tx_buffer_1[95][1]
.sym 79973 r_adc_master_tx_buffer_1[94][5]
.sym 79975 r_adc_master_tx_buffer_1[94][4]
.sym 79976 r_adc_master_tx_buffer_1[94][7]
.sym 80057 r_adc_master_tx_buffer_2[105][5]
.sym 80058 r_adc_master_tx_buffer_2[109][5]
.sym 80059 r_spi_master_tx_counter[2]
.sym 80060 r_spi_master_tx_counter[0]
.sym 80063 r_adc_master_rx_buffer_1[11]
.sym 80064 $false
.sym 80065 $false
.sym 80066 $false
.sym 80069 r_adc_master_rx_buffer_1[4]
.sym 80070 $false
.sym 80071 $false
.sym 80072 $false
.sym 80075 r_adc_master_rx_buffer_1[29]
.sym 80076 $false
.sym 80077 $false
.sym 80078 $false
.sym 80081 r_adc_master_rx_buffer_1[6]
.sym 80082 $false
.sym 80083 $false
.sym 80084 $false
.sym 80091 $abc$42034$n5729
.sym 80092 blink_simple_LED2.i_clk$2
.sym 80093 $false
.sym 80094 $abc$42034$n3028_1
.sym 80097 $abc$42034$n3892
.sym 80098 r_adc_master_tx_buffer_1[26][3]
.sym 80100 r_adc_master_tx_buffer_1[24][4]
.sym 80180 r_adc_master_tx_buffer_2[42][3]
.sym 80181 r_adc_master_tx_buffer_2[46][3]
.sym 80182 r_spi_master_tx_counter[0]
.sym 80183 r_spi_master_tx_counter[2]
.sym 80186 r_adc_master_rx_buffer_1[1]
.sym 80187 $false
.sym 80188 $false
.sym 80189 $false
.sym 80192 r_adc_master_rx_buffer_1[11]
.sym 80193 $false
.sym 80194 $false
.sym 80195 $false
.sym 80198 r_adc_master_rx_buffer_1[10]
.sym 80199 $false
.sym 80200 $false
.sym 80201 $false
.sym 80204 r_adc_master_rx_buffer_1[7]
.sym 80205 $false
.sym 80206 $false
.sym 80207 $false
.sym 80214 $abc$42034$n5739
.sym 80215 blink_simple_LED2.i_clk$2
.sym 80216 $false
.sym 80219 $abc$42034$n4675_1
.sym 80223 $abc$42034$n3597
.sym 80224 r_adc_master_tx_buffer_1[7][1]
.sym 80291 r_adc_master_tx_buffer_2[106][0]
.sym 80292 r_adc_master_tx_buffer_2[107][0]
.sym 80293 r_spi_master_tx_counter[0]
.sym 80294 $false
.sym 80297 $abc$42034$n3598
.sym 80298 $abc$42034$n3597
.sym 80299 r_spi_master_tx_counter[2]
.sym 80300 r_spi_master_tx_counter[1]
.sym 80303 r_adc_master_rx_buffer_1[8]
.sym 80304 $false
.sym 80305 $false
.sym 80306 $false
.sym 80309 r_adc_master_rx_buffer_1[22]
.sym 80310 $false
.sym 80311 $false
.sym 80312 $false
.sym 80327 r_adc_master_rx_buffer_1[0]
.sym 80328 $false
.sym 80329 $false
.sym 80330 $false
.sym 80333 r_adc_master_rx_buffer_1[21]
.sym 80334 $false
.sym 80335 $false
.sym 80336 $false
.sym 80337 $abc$42034$n5755
.sym 80338 blink_simple_LED2.i_clk$2
.sym 80339 $false
.sym 80340 $abc$42034$n2810
.sym 80341 $abc$42034$n2811
.sym 80342 $abc$42034$n4051
.sym 80343 $abc$42034$n2812
.sym 80344 r_adc_master_tx_buffer_2[105][7]
.sym 80345 r_adc_master_tx_buffer_2[105][2]
.sym 80346 r_adc_master_tx_buffer_2[104][2]
.sym 80347 r_adc_master_tx_buffer_2[105][4]
.sym 80414 r_adc_master_rx_buffer_1[22]
.sym 80415 $false
.sym 80416 $false
.sym 80417 $false
.sym 80460 $abc$42034$n5665
.sym 80461 blink_simple_LED2.i_clk$2
.sym 80462 $false
.sym 80463 $abc$42034$n3234
.sym 80466 r_adc_master_tx_buffer_1[69][2]
.sym 80469 r_adc_master_tx_buffer_1[68][6]
.sym 80470 r_adc_master_tx_buffer_1[71][0]
.sym 80537 r_adc_master_rx_buffer_1[10]
.sym 80538 $false
.sym 80539 $false
.sym 80540 $false
.sym 80549 r_adc_master_rx_buffer_1[9]
.sym 80550 $false
.sym 80551 $false
.sym 80552 $false
.sym 80583 $abc$42034$n5744
.sym 80584 blink_simple_LED2.i_clk$2
.sym 80585 $false
.sym 80589 r_adc_master_tx_buffer_2[111][0]
.sym 80592 r_adc_master_tx_buffer_2[108][2]
.sym 80593 r_adc_master_tx_buffer_2[109][4]
.sym 80666 r_adc_master_rx_buffer_1[18]
.sym 80667 $false
.sym 80668 $false
.sym 80669 $false
.sym 80706 $abc$42034$n5683
.sym 80707 blink_simple_LED2.i_clk$2
.sym 80708 $false
.sym 80906 $true$2
.sym 81063 $abc$42034$n756
.sym 81067 r_adc_master_tx_buffer_1[115][4]
.sym 81170 $abc$42034$n3031
.sym 81171 $abc$42034$n3034
.sym 81172 $false
.sym 81173 $false
.sym 81188 r_spi_master_adc_tx_dv
.sym 81189 $abc$42034$n3393
.sym 81190 $false
.sym 81191 $false
.sym 81194 r_adc_master_rx_buffer_1[11]
.sym 81195 $false
.sym 81196 $false
.sym 81197 $false
.sym 81200 r_adc_master_rx_buffer_1[19]
.sym 81201 $false
.sym 81202 $false
.sym 81203 $false
.sym 81212 r_adc_master_rx_buffer_1[3]
.sym 81213 $false
.sym 81214 $false
.sym 81215 $false
.sym 81216 $abc$42034$n5676
.sym 81217 blink_simple_LED2.i_clk$2
.sym 81218 $false
.sym 81220 r_adc_master_tx_buffer_1[36][5]
.sym 81226 r_adc_master_tx_buffer_1[38][5]
.sym 81299 r_adc_master_tx_buffer_1[42][3]
.sym 81300 r_adc_master_tx_buffer_1[46][3]
.sym 81301 r_spi_master_tx_counter[0]
.sym 81302 r_spi_master_tx_counter[2]
.sym 81305 r_adc_master_rx_buffer_1[17]
.sym 81306 $false
.sym 81307 $false
.sym 81308 $false
.sym 81311 r_adc_master_rx_buffer_1[11]
.sym 81312 $false
.sym 81313 $false
.sym 81314 $false
.sym 81339 $abc$42034$n5678
.sym 81340 blink_simple_LED2.i_clk$2
.sym 81341 $false
.sym 81342 $abc$42034$n5598
.sym 81343 r_spi_master_adc_tx_data[30]
.sym 81344 r_spi_master_adc_tx_data[22]
.sym 81345 r_spi_master_adc_tx_data[20]
.sym 81346 r_spi_master_adc_tx_data[28]
.sym 81347 r_spi_master_adc_tx_data[13]
.sym 81349 r_spi_master_adc_tx_data[15]
.sym 81378 $true
.sym 81415 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]$2
.sym 81416 $false
.sym 81417 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 81418 $false
.sym 81419 $false
.sym 81421 $auto$alumacc.cc:474:replace_alu$1785.C[2]$2
.sym 81423 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 81424 $true$2
.sym 81427 $auto$alumacc.cc:474:replace_alu$1785.C[3]$2
.sym 81429 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 81430 $true$2
.sym 81431 $auto$alumacc.cc:474:replace_alu$1785.C[2]$2
.sym 81433 $auto$alumacc.cc:474:replace_alu$1785.C[4]
.sym 81435 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 81436 $true$2
.sym 81437 $auto$alumacc.cc:474:replace_alu$1785.C[3]$2
.sym 81440 $false
.sym 81441 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 81442 $false
.sym 81443 $auto$alumacc.cc:474:replace_alu$1785.C[4]
.sym 81452 r_adc_master_rx_buffer_1[16]
.sym 81453 $false
.sym 81454 $false
.sym 81455 $false
.sym 81458 r_adc_master_rx_buffer_1[8]
.sym 81459 $false
.sym 81460 $false
.sym 81461 $false
.sym 81462 $abc$42034$n5720
.sym 81463 blink_simple_LED2.i_clk$2
.sym 81464 $false
.sym 81465 $abc$42034$n3256_1
.sym 81466 $abc$42034$n3261_1
.sym 81467 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 81468 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 81469 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 81470 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 81471 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 81545 $false
.sym 81546 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 81547 $false
.sym 81548 $false
.sym 81551 $false
.sym 81552 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 81553 $false
.sym 81554 $auto$alumacc.cc:474:replace_alu$1785.C[3]
.sym 81557 $false
.sym 81558 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 81559 $false
.sym 81560 $auto$alumacc.cc:474:replace_alu$1785.C[2]
.sym 81563 r_adc_master_tx_buffer_1[34][5]
.sym 81564 r_adc_master_tx_buffer_1[38][5]
.sym 81565 r_spi_master_tx_counter[3]
.sym 81566 $abc$42034$n5221_1
.sym 81569 $abc$42034$n5222_1
.sym 81570 $abc$42034$n5368
.sym 81571 r_spi_master_tx_counter[0]
.sym 81572 r_spi_master_tx_counter[1]
.sym 81581 r_adc_master_rx_buffer_1[23]
.sym 81582 $false
.sym 81583 $false
.sym 81584 $false
.sym 81585 $abc$42034$n5758$2
.sym 81586 blink_simple_LED2.i_clk$2
.sym 81587 $false
.sym 81588 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 81590 $abc$42034$n829
.sym 81591 $abc$42034$n3267
.sym 81592 r_adc_master_tx_buffer_2[65][7]
.sym 81593 r_adc_master_tx_buffer_2[67][2]
.sym 81594 r_adc_master_tx_buffer_2[65][3]
.sym 81595 r_adc_master_tx_buffer_2[67][0]
.sym 81662 $abc$42034$n50
.sym 81663 $abc$42034$n2758
.sym 81664 $abc$42034$n44
.sym 81665 $abc$42034$n2757
.sym 81668 r_adc_master_tx_buffer_1[19][2]
.sym 81669 r_adc_master_tx_buffer_1[23][2]
.sym 81670 r_spi_master_tx_counter[2]
.sym 81671 r_spi_master_tx_counter[0]
.sym 81674 $false
.sym 81675 $false
.sym 81676 $false
.sym 81677 $false
.sym 81680 $false
.sym 81681 $false
.sym 81682 $false
.sym 81683 $false
.sym 81686 $true$2
.sym 81687 $false
.sym 81688 $false
.sym 81689 $false
.sym 81692 $false
.sym 81693 $false
.sym 81694 $false
.sym 81695 $false
.sym 81698 $false
.sym 81699 $false
.sym 81700 $false
.sym 81701 $false
.sym 81704 $true$2
.sym 81705 $false
.sym 81706 $false
.sym 81707 $false
.sym 81708 $abc$42034$n5791$2
.sym 81709 blink_simple_LED2.i_clk$2
.sym 81710 $false
.sym 81711 $abc$42034$n3836
.sym 81712 $abc$42034$n3258
.sym 81713 $abc$42034$n3560
.sym 81714 $abc$42034$n4182
.sym 81715 $abc$42034$n5328_1
.sym 81716 $abc$42034$n5021_1
.sym 81717 r_adc_master_tx_buffer_2[22][1]
.sym 81718 r_adc_master_tx_buffer_2[21][3]
.sym 81785 r_adc_master_tx_buffer_1[10][4]
.sym 81786 r_adc_master_tx_buffer_1[14][4]
.sym 81787 r_spi_master_tx_counter[0]
.sym 81788 r_spi_master_tx_counter[2]
.sym 81791 r_adc_master_tx_buffer_1[8][5]
.sym 81792 r_adc_master_tx_buffer_1[12][5]
.sym 81793 r_spi_master_tx_counter[0]
.sym 81794 r_spi_master_tx_counter[2]
.sym 81797 $abc$42034$n4181
.sym 81798 $abc$42034$n4182
.sym 81799 r_spi_master_tx_counter[1]
.sym 81800 $false
.sym 81803 r_adc_master_tx_buffer_1[17][6]
.sym 81804 r_adc_master_tx_buffer_1[21][6]
.sym 81805 r_spi_master_tx_counter[1]
.sym 81806 $abc$42034$n5252_1
.sym 81809 r_adc_master_rx_buffer_1[22]
.sym 81810 $false
.sym 81811 $false
.sym 81812 $false
.sym 81821 r_adc_master_rx_buffer_1[2]
.sym 81822 $false
.sym 81823 $false
.sym 81824 $false
.sym 81831 $abc$42034$n5661
.sym 81832 blink_simple_LED2.i_clk$2
.sym 81833 $false
.sym 81834 $abc$42034$n3897
.sym 81835 r_adc_master_tx_buffer_1[18][4]
.sym 81836 r_adc_master_tx_buffer_1[19][4]
.sym 81838 r_adc_master_tx_buffer_1[16][4]
.sym 81839 r_adc_master_tx_buffer_1[16][2]
.sym 81840 r_adc_master_tx_buffer_1[17][4]
.sym 81841 r_adc_master_tx_buffer_1[19][7]
.sym 81914 $abc$42034$n3902
.sym 81915 $abc$42034$n3903
.sym 81916 r_spi_master_tx_counter[1]
.sym 81917 $abc$42034$n2789
.sym 81920 r_adc_master_tx_buffer_1[10][3]
.sym 81921 r_adc_master_tx_buffer_1[14][3]
.sym 81922 r_spi_master_tx_counter[0]
.sym 81923 r_spi_master_tx_counter[2]
.sym 81926 r_adc_master_tx_buffer_1[11][4]
.sym 81927 r_adc_master_tx_buffer_1[15][4]
.sym 81928 r_spi_master_tx_counter[2]
.sym 81929 r_spi_master_tx_counter[0]
.sym 81932 r_adc_master_tx_buffer_1[89][3]
.sym 81933 r_adc_master_tx_buffer_1[93][3]
.sym 81934 r_spi_master_tx_counter[2]
.sym 81935 r_spi_master_tx_counter[0]
.sym 81938 $abc$42034$n3039_1
.sym 81939 $abc$42034$n3038
.sym 81940 r_spi_master_tx_counter[1]
.sym 81941 r_spi_master_tx_counter[3]
.sym 81944 r_adc_master_rx_buffer_1[14]
.sym 81945 $false
.sym 81946 $false
.sym 81947 $false
.sym 81950 r_adc_master_rx_buffer_1[10]
.sym 81951 $false
.sym 81952 $false
.sym 81953 $false
.sym 81954 $abc$42034$n5718
.sym 81955 blink_simple_LED2.i_clk$2
.sym 81956 $false
.sym 81958 r_adc_master_tx_buffer_2[32][6]
.sym 81962 r_adc_master_tx_buffer_2[33][3]
.sym 82031 r_adc_master_tx_buffer_1[114][5]
.sym 82032 r_adc_master_tx_buffer_1[118][5]
.sym 82033 r_spi_master_tx_counter[0]
.sym 82034 $abc$42034$n5216_1
.sym 82043 $abc$42034$n2755
.sym 82044 r_spi_master_adc_tx_data[8]
.sym 82045 $abc$42034$n30
.sym 82046 $abc$42034$n2753
.sym 82049 r_adc_master_tx_buffer_1[90][1]
.sym 82050 r_adc_master_tx_buffer_1[94][1]
.sym 82051 r_spi_master_tx_counter[0]
.sym 82052 r_spi_master_tx_counter[2]
.sym 82061 $false
.sym 82062 $false
.sym 82063 $false
.sym 82064 $false
.sym 82073 r_adc_master_configured
.sym 82074 $false
.sym 82075 $false
.sym 82076 $false
.sym 82077 $abc$42034$n5791$2
.sym 82078 blink_simple_LED2.i_clk$2
.sym 82079 $false
.sym 82081 $abc$42034$n3899
.sym 82082 $abc$42034$n3930
.sym 82083 $abc$42034$n3898
.sym 82084 $abc$42034$n3895
.sym 82085 $abc$42034$n3894
.sym 82086 r_adc_master_tx_buffer_1[87][4]
.sym 82154 $abc$42034$n60
.sym 82155 $abc$42034$n2765
.sym 82156 $abc$42034$n2763
.sym 82157 $false
.sym 82166 $abc$42034$n56
.sym 82167 $abc$42034$n2765
.sym 82168 $abc$42034$n2763
.sym 82169 $false
.sym 82190 $abc$42034$n2765
.sym 82191 r_spi_master_tx_data_count[2]
.sym 82192 $false
.sym 82193 $false
.sym 82200 $abc$42034$n423
.sym 82201 blink_simple_LED2.i_clk$2
.sym 82202 $false
.sym 82203 $abc$42034$n2907
.sym 82204 $abc$42034$n4362_1
.sym 82205 r_adc_master_tx_buffer_2[76][5]
.sym 82206 r_adc_master_tx_buffer_2[78][5]
.sym 82207 r_adc_master_tx_buffer_2[79][2]
.sym 82208 r_adc_master_tx_buffer_2[79][5]
.sym 82295 r_adc_master_tx_buffer_2[107][7]
.sym 82296 r_adc_master_tx_buffer_2[111][7]
.sym 82297 r_spi_master_tx_counter[2]
.sym 82298 r_spi_master_tx_counter[0]
.sym 82301 r_adc_master_rx_buffer_1[29]
.sym 82302 $false
.sym 82303 $false
.sym 82304 $false
.sym 82307 r_adc_master_rx_buffer_1[8]
.sym 82308 $false
.sym 82309 $false
.sym 82310 $false
.sym 82323 $abc$42034$n5657
.sym 82324 blink_simple_LED2.i_clk$2
.sym 82325 $false
.sym 82327 $abc$42034$n3712
.sym 82328 $abc$42034$n4162
.sym 82329 $abc$42034$n2945
.sym 82330 $abc$42034$n5125_1
.sym 82331 r_adc_master_tx_buffer_1[36][2]
.sym 82332 r_adc_master_tx_buffer_1[36][1]
.sym 82400 $abc$42034$n3082
.sym 82401 $abc$42034$n3081
.sym 82402 r_spi_master_tx_counter[1]
.sym 82403 r_spi_master_tx_counter[3]
.sym 82406 r_adc_master_tx_buffer_1[91][3]
.sym 82407 r_adc_master_tx_buffer_1[95][3]
.sym 82408 r_spi_master_tx_counter[2]
.sym 82409 r_spi_master_tx_counter[0]
.sym 82412 r_adc_master_tx_buffer_1[88][3]
.sym 82413 r_adc_master_tx_buffer_1[92][3]
.sym 82414 r_spi_master_tx_counter[0]
.sym 82415 r_spi_master_tx_counter[2]
.sym 82418 $abc$42034$n3078
.sym 82419 $abc$42034$n3079
.sym 82420 r_spi_master_tx_counter[1]
.sym 82421 $abc$42034$n3080
.sym 82424 r_adc_master_tx_buffer_2[107][5]
.sym 82425 r_adc_master_tx_buffer_2[111][5]
.sym 82426 r_spi_master_tx_counter[2]
.sym 82427 r_spi_master_tx_counter[0]
.sym 82436 r_adc_master_rx_buffer_1[16]
.sym 82437 $false
.sym 82438 $false
.sym 82439 $false
.sym 82442 r_adc_master_rx_buffer_1[15]
.sym 82443 $false
.sym 82444 $false
.sym 82445 $false
.sym 82446 $abc$42034$n5723
.sym 82447 blink_simple_LED2.i_clk$2
.sym 82448 $false
.sym 82449 $abc$42034$n2752
.sym 82450 $abc$42034$n3253_1
.sym 82451 r_spi_master_adc_tx_data[31]
.sym 82452 r_spi_master_adc_tx_data[18]
.sym 82453 r_spi_master_adc_tx_data[7]
.sym 82454 r_spi_master_adc_tx_data[2]
.sym 82455 $abc$42034$n38
.sym 82456 r_spi_master_adc_tx_data[4]
.sym 82523 $abc$42034$n77
.sym 82524 r_spi_master_adc_tx_counter[0]
.sym 82525 r_spi_master_adc_tx_counter[1]
.sym 82526 $false
.sym 82535 r_adc_master_tx_buffer_2[72][1]
.sym 82536 r_adc_master_tx_buffer_2[76][1]
.sym 82537 r_spi_master_tx_counter[0]
.sym 82538 r_spi_master_tx_counter[2]
.sym 82541 $abc$42034$n77
.sym 82542 r_spi_master_adc_tx_counter[0]
.sym 82543 r_spi_master_adc_tx_counter[1]
.sym 82544 $false
.sym 82547 $abc$42034$n2942
.sym 82548 $abc$42034$n2945
.sym 82549 $abc$42034$n2946
.sym 82550 $abc$42034$n2801
.sym 82553 $abc$42034$n77
.sym 82554 r_spi_master_adc_tx_counter[1]
.sym 82555 r_spi_master_adc_tx_counter[0]
.sym 82556 $false
.sym 82559 r_adc_master_rx_buffer_1[8]
.sym 82560 $false
.sym 82561 $false
.sym 82562 $false
.sym 82565 r_adc_master_rx_buffer_1[25]
.sym 82566 $false
.sym 82567 $false
.sym 82568 $false
.sym 82569 $abc$42034$n5747
.sym 82570 blink_simple_LED2.i_clk$2
.sym 82571 $false
.sym 82572 $abc$42034$n4496_1
.sym 82573 $abc$42034$n4486_1
.sym 82574 $abc$42034$n2891
.sym 82575 $abc$42034$n4493_1
.sym 82576 $abc$42034$n5329_1
.sym 82578 r_adc_master_last_range[0]
.sym 82579 r_adc_master_last_range[1]
.sym 82646 $abc$42034$n3778
.sym 82647 $abc$42034$n3779
.sym 82648 r_spi_master_tx_counter[1]
.sym 82649 $false
.sym 82652 r_adc_master_tx_buffer_2[106][1]
.sym 82653 r_adc_master_tx_buffer_2[110][1]
.sym 82654 r_spi_master_tx_counter[0]
.sym 82655 r_spi_master_tx_counter[2]
.sym 82658 r_adc_master_tx_buffer_2[107][1]
.sym 82659 r_adc_master_tx_buffer_2[111][1]
.sym 82660 r_spi_master_tx_counter[2]
.sym 82661 r_spi_master_tx_counter[0]
.sym 82676 r_spi_master_tx_counter[5]
.sym 82677 $abc$42034$n3888
.sym 82678 $abc$42034$n3894
.sym 82679 $abc$42034$n3900
.sym 82682 r_spi_master_adc_tx_dv
.sym 82683 $abc$42034$n761
.sym 82684 $false
.sym 82685 $false
.sym 82688 $abc$42034$n3031
.sym 82689 $false
.sym 82690 $false
.sym 82691 $false
.sym 82692 $true
.sym 82693 blink_simple_LED2.i_clk$2
.sym 82694 $abc$42034$n997$2
.sym 82695 $abc$42034$n3031_1
.sym 82696 r_adc_master_tx_buffer_1[28][0]
.sym 82697 r_adc_master_tx_buffer_1[28][3]
.sym 82700 r_adc_master_tx_buffer_1[29][5]
.sym 82701 r_adc_master_tx_buffer_1[29][3]
.sym 82702 r_adc_master_tx_buffer_1[30][2]
.sym 82769 r_adc_master_tx_buffer_1[90][7]
.sym 82770 r_adc_master_tx_buffer_1[94][7]
.sym 82771 r_spi_master_tx_counter[0]
.sym 82772 r_spi_master_tx_counter[2]
.sym 82775 $abc$42034$n3031_1
.sym 82776 $abc$42034$n3032
.sym 82777 r_spi_master_tx_counter[1]
.sym 82778 r_spi_master_tx_counter[3]
.sym 82781 r_adc_master_tx_buffer_1[90][3]
.sym 82782 r_adc_master_tx_buffer_1[94][3]
.sym 82783 r_spi_master_tx_counter[0]
.sym 82784 r_spi_master_tx_counter[2]
.sym 82787 r_adc_master_tx_buffer_1[24][3]
.sym 82788 r_adc_master_tx_buffer_1[28][3]
.sym 82789 r_spi_master_tx_counter[0]
.sym 82790 r_spi_master_tx_counter[2]
.sym 82799 $abc$42034$n4657_1
.sym 82800 $abc$42034$n4654_1
.sym 82801 r_spi_master_tx_counter[0]
.sym 82802 $abc$42034$n5301_1
.sym 82805 r_adc_master_rx_buffer_1[11]
.sym 82806 $false
.sym 82807 $false
.sym 82808 $false
.sym 82811 r_adc_master_rx_buffer_1[15]
.sym 82812 $false
.sym 82813 $false
.sym 82814 $false
.sym 82815 $abc$42034$n5707
.sym 82816 blink_simple_LED2.i_clk$2
.sym 82817 $false
.sym 82818 $abc$42034$n3526
.sym 82819 $abc$42034$n3979
.sym 82821 $abc$42034$n3528
.sym 82823 $abc$42034$n3006
.sym 82825 r_adc_master_tx_buffer_2[62][4]
.sym 82892 $abc$42034$n3027_1
.sym 82893 $abc$42034$n3030
.sym 82894 $abc$42034$n3021_1
.sym 82895 $abc$42034$n3024_1
.sym 82898 $abc$42034$n77
.sym 82899 r_spi_master_adc_tx_counter[0]
.sym 82900 r_spi_master_adc_tx_counter[1]
.sym 82901 $false
.sym 82904 r_adc_master_tx_buffer_1[26][0]
.sym 82905 r_adc_master_tx_buffer_1[30][0]
.sym 82906 r_spi_master_tx_counter[2]
.sym 82907 $false
.sym 82910 r_adc_master_rx_buffer_1[17]
.sym 82911 $false
.sym 82912 $false
.sym 82913 $false
.sym 82916 r_adc_master_rx_buffer_1[23]
.sym 82917 $false
.sym 82918 $false
.sym 82919 $false
.sym 82922 r_adc_master_rx_buffer_1[8]
.sym 82923 $false
.sym 82924 $false
.sym 82925 $false
.sym 82938 $abc$42034$n5667
.sym 82939 blink_simple_LED2.i_clk$2
.sym 82940 $false
.sym 82941 $abc$42034$n4130
.sym 82943 $abc$42034$n5101_1
.sym 82944 $abc$42034$n4359_1
.sym 82945 $abc$42034$n5102_1
.sym 82946 r_adc_master_tx_buffer_2[34][6]
.sym 82947 r_adc_master_tx_buffer_2[34][7]
.sym 83015 $abc$42034$n3272
.sym 83016 $0\r_spi_master_adc_tx_dv[0:0]
.sym 83017 $false
.sym 83018 $false
.sym 83021 $abc$42034$n3525
.sym 83022 $abc$42034$n3524
.sym 83023 r_spi_master_tx_counter[0]
.sym 83024 r_spi_master_tx_counter[1]
.sym 83027 r_spi_master_adc_tx_dv
.sym 83028 $abc$42034$n3286
.sym 83029 $false
.sym 83030 $false
.sym 83033 $abc$42034$n77
.sym 83034 $0\r_spi_master_adc_tx_dv[0:0]
.sym 83035 $abc$42034$n3272
.sym 83036 $false
.sym 83039 $abc$42034$n2753
.sym 83040 $0\r_spi_master_adc_tx_dv[0:0]
.sym 83041 $false
.sym 83042 $false
.sym 83051 $abc$42034$n3028_1
.sym 83052 $abc$42034$n3029_1
.sym 83053 r_spi_master_tx_counter[1]
.sym 83054 $false
.sym 83057 $0\r_spi_master_adc_tx_dv[0:0]
.sym 83058 $false
.sym 83059 $false
.sym 83060 $false
.sym 83061 $abc$42034$n734
.sym 83062 blink_simple_LED2.i_clk$2
.sym 83063 $false
.sym 83067 $abc$42034$n4490_1
.sym 83070 $abc$42034$n4123
.sym 83071 r_adc_master_tx_buffer_2[67][7]
.sym 83150 $abc$42034$n3728
.sym 83151 $abc$42034$n3729
.sym 83152 r_spi_master_tx_counter[1]
.sym 83153 $false
.sym 83168 $abc$42034$n4123
.sym 83169 $abc$42034$n4122
.sym 83170 r_spi_master_tx_counter[1]
.sym 83171 r_spi_master_tx_counter[3]
.sym 83180 r_adc_master_rx_buffer_1[27]
.sym 83181 $false
.sym 83182 $false
.sym 83183 $false
.sym 83184 $abc$42034$n5718
.sym 83185 blink_simple_LED2.i_clk$2
.sym 83186 $false
.sym 83187 $abc$42034$n5077_1
.sym 83188 $abc$42034$n3871
.sym 83189 $abc$42034$n4543_1
.sym 83190 $abc$42034$n3867
.sym 83191 $abc$42034$n3336
.sym 83192 $abc$42034$n2554
.sym 83193 $abc$42034$n3337
.sym 83194 spiMasterCS.SPI_Master_Inst.r_Trailing_Edge
.sym 83261 $abc$42034$n3988
.sym 83262 $abc$42034$n3987
.sym 83263 r_spi_master_tx_counter[0]
.sym 83264 r_spi_master_tx_counter[1]
.sym 83267 r_adc_master_tx_buffer_1[42][4]
.sym 83268 r_adc_master_tx_buffer_1[46][4]
.sym 83269 r_spi_master_tx_counter[2]
.sym 83270 $false
.sym 83273 $abc$42034$n3104
.sym 83274 $abc$42034$n3103
.sym 83275 r_spi_master_tx_counter[0]
.sym 83276 $abc$42034$n5065_1
.sym 83279 $abc$42034$n3876
.sym 83280 $abc$42034$n3875
.sym 83281 r_spi_master_tx_counter[0]
.sym 83282 r_spi_master_tx_counter[1]
.sym 83285 r_adc_master_tx_buffer_1[2][4]
.sym 83286 r_adc_master_tx_buffer_1[6][4]
.sym 83287 r_spi_master_tx_counter[0]
.sym 83288 r_spi_master_tx_counter[2]
.sym 83291 $abc$42034$n3216
.sym 83292 spiMasterADC.r_SM_CS[0]
.sym 83293 $false
.sym 83294 $false
.sym 83297 r_adc_master_tx_buffer_2[18][4]
.sym 83298 r_adc_master_tx_buffer_2[22][4]
.sym 83299 r_spi_master_tx_counter[2]
.sym 83300 $false
.sym 83303 r_adc_master_rx_buffer_1[12]
.sym 83304 $false
.sym 83305 $false
.sym 83306 $false
.sym 83307 $abc$42034$n5654
.sym 83308 blink_simple_LED2.i_clk$2
.sym 83309 $false
.sym 83311 $abc$42034$n3189
.sym 83312 $abc$42034$n3327
.sym 83313 $abc$42034$n3115
.sym 83314 $abc$42034$n3187
.sym 83315 $abc$42034$n833
.sym 83316 $abc$42034$n3328
.sym 83317 spiMasterADC.r_TX_Count[2]
.sym 83384 $abc$42034$n2825
.sym 83385 r_adc_master_tx_buffer_1[120][4]
.sym 83386 $abc$42034$n3949
.sym 83387 $abc$42034$n3952
.sym 83390 r_adc_master_tx_buffer_1[32][7]
.sym 83391 r_adc_master_tx_buffer_1[36][7]
.sym 83392 r_spi_master_tx_counter[2]
.sym 83393 $abc$42034$n2779
.sym 83396 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 83397 $abc$42034$n319
.sym 83398 spiMasterADC.r_SM_CS[2]
.sym 83399 $false
.sym 83408 $abc$42034$n319
.sym 83409 spiMasterADC.r_SM_CS[2]
.sym 83410 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 83411 spiMasterADC.r_SM_CS[0]
.sym 83414 $abc$42034$n319
.sym 83415 spiMasterADC.r_SM_CS[2]
.sym 83416 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 83417 $false
.sym 83426 r_adc_master_rx_buffer_1[8]
.sym 83427 $false
.sym 83428 $false
.sym 83429 $false
.sym 83430 $abc$42034$n5654
.sym 83431 blink_simple_LED2.i_clk$2
.sym 83432 $false
.sym 83434 r_adc_master_tx_buffer_2[120][2]
.sym 83437 r_adc_master_tx_buffer_2[120][4]
.sym 83438 r_adc_master_tx_buffer_2[120][7]
.sym 83439 r_adc_master_tx_buffer_2[120][5]
.sym 83507 $abc$42034$n4571_1
.sym 83508 $abc$42034$n4570_1
.sym 83509 r_spi_master_tx_counter[2]
.sym 83510 r_spi_master_tx_counter[1]
.sym 83513 $abc$42034$n4677_1
.sym 83514 $abc$42034$n4678_1
.sym 83515 r_spi_master_tx_counter[1]
.sym 83516 $abc$42034$n2789
.sym 83519 $abc$42034$n2825
.sym 83520 r_adc_master_tx_buffer_2[120][7]
.sym 83521 $abc$42034$n4673_1
.sym 83522 $abc$42034$n4676_1
.sym 83525 r_adc_master_tx_buffer_1[91][1]
.sym 83526 r_adc_master_tx_buffer_1[95][1]
.sym 83527 r_spi_master_tx_counter[2]
.sym 83528 r_spi_master_tx_counter[0]
.sym 83531 $abc$42034$n4569_1
.sym 83532 $abc$42034$n4572_1
.sym 83533 $abc$42034$n4573_1
.sym 83534 $abc$42034$n2801
.sym 83537 r_adc_master_rx_buffer_1[27]
.sym 83538 $false
.sym 83539 $false
.sym 83540 $false
.sym 83543 r_adc_master_rx_buffer_1[21]
.sym 83544 $false
.sym 83545 $false
.sym 83546 $false
.sym 83549 r_adc_master_rx_buffer_1[8]
.sym 83550 $false
.sym 83551 $false
.sym 83552 $false
.sym 83553 $abc$42034$n5694
.sym 83554 blink_simple_LED2.i_clk$2
.sym 83555 $false
.sym 83558 $abc$42034$n2573
.sym 83559 $abc$42034$n5374
.sym 83560 $abc$42034$n4678_1
.sym 83561 r_adc_master_tx_buffer_2[106][7]
.sym 83562 r_adc_master_tx_buffer_2[106][5]
.sym 83563 r_adc_master_tx_buffer_2[106][3]
.sym 83630 $abc$42034$n3050_1
.sym 83631 $abc$42034$n3051
.sym 83632 r_spi_master_tx_counter[1]
.sym 83633 $false
.sym 83642 r_adc_master_tx_buffer_1[96][3]
.sym 83643 r_adc_master_tx_buffer_1[100][3]
.sym 83644 r_spi_master_tx_counter[0]
.sym 83645 r_spi_master_tx_counter[2]
.sym 83648 r_adc_master_tx_buffer_1[28][6]
.sym 83649 r_adc_master_tx_buffer_1[24][6]
.sym 83650 r_spi_master_tx_counter[1]
.sym 83651 $abc$42034$n5374
.sym 83672 r_adc_master_rx_buffer_1[27]
.sym 83673 $false
.sym 83674 $false
.sym 83675 $false
.sym 83676 $abc$42034$n5713
.sym 83677 blink_simple_LED2.i_clk$2
.sym 83678 $false
.sym 83679 $abc$42034$n3479
.sym 83681 $abc$42034$n4571_1
.sym 83682 $abc$42034$n3474
.sym 83683 r_adc_master_tx_buffer_1[33][5]
.sym 83684 r_adc_master_tx_buffer_1[32][1]
.sym 83685 r_adc_master_tx_buffer_1[33][0]
.sym 83686 r_adc_master_tx_buffer_1[34][7]
.sym 83753 $abc$42034$n4420_1
.sym 83754 $abc$42034$n4419_1
.sym 83755 r_spi_master_tx_counter[3]
.sym 83756 r_spi_master_tx_counter[0]
.sym 83771 r_adc_master_tx_buffer_1[49][6]
.sym 83772 r_adc_master_tx_buffer_1[53][6]
.sym 83773 r_spi_master_tx_counter[2]
.sym 83774 $false
.sym 83777 r_adc_master_tx_buffer_1[33][7]
.sym 83778 r_adc_master_tx_buffer_1[37][7]
.sym 83779 r_spi_master_tx_counter[2]
.sym 83780 $abc$42034$n2777
.sym 83783 r_adc_master_tx_buffer_1[86][0]
.sym 83784 r_adc_master_tx_buffer_1[87][0]
.sym 83785 r_spi_master_tx_counter[0]
.sym 83786 $false
.sym 83789 $abc$42034$n3491
.sym 83790 $abc$42034$n3490
.sym 83791 r_spi_master_tx_counter[2]
.sym 83792 r_spi_master_tx_counter[1]
.sym 83795 r_adc_master_rx_buffer_1[22]
.sym 83796 $false
.sym 83797 $false
.sym 83798 $false
.sym 83799 $abc$42034$n5681
.sym 83800 blink_simple_LED2.i_clk$2
.sym 83801 $false
.sym 83806 r_adc_master_tx_buffer_1[56][0]
.sym 83809 r_adc_master_tx_buffer_1[56][2]
.sym 83876 $abc$42034$n4674_1
.sym 83877 $abc$42034$n4675_1
.sym 83878 r_spi_master_tx_counter[1]
.sym 83879 $false
.sym 83882 r_adc_master_tx_buffer_1[3][1]
.sym 83883 r_adc_master_tx_buffer_1[7][1]
.sym 83884 r_spi_master_tx_counter[1]
.sym 83885 r_spi_master_tx_counter[2]
.sym 83888 r_adc_master_tx_buffer_2[104][7]
.sym 83889 r_adc_master_tx_buffer_2[108][7]
.sym 83890 r_spi_master_tx_counter[0]
.sym 83891 r_spi_master_tx_counter[2]
.sym 83894 r_adc_master_tx_buffer_1[2][6]
.sym 83895 r_adc_master_tx_buffer_1[3][6]
.sym 83896 r_spi_master_tx_counter[0]
.sym 83897 $false
.sym 83900 r_adc_master_rx_buffer_1[1]
.sym 83901 $false
.sym 83902 $false
.sym 83903 $false
.sym 83912 r_adc_master_rx_buffer_1[14]
.sym 83913 $false
.sym 83914 $false
.sym 83915 $false
.sym 83922 $abc$42034$n5665
.sym 83923 blink_simple_LED2.i_clk$2
.sym 83924 $false
.sym 83925 $abc$42034$n2888
.sym 83926 r_adc_master_tx_buffer_1[26][7]
.sym 83927 r_adc_master_tx_buffer_1[24][1]
.sym 83929 r_adc_master_tx_buffer_1[26][6]
.sym 83931 r_adc_master_tx_buffer_1[25][7]
.sym 83932 r_adc_master_tx_buffer_1[25][2]
.sym 84005 r_adc_master_tx_buffer_1[99][7]
.sym 84006 r_adc_master_tx_buffer_1[103][7]
.sym 84007 r_spi_master_tx_counter[2]
.sym 84008 r_spi_master_tx_counter[0]
.sym 84011 r_adc_master_tx_buffer_1[83][5]
.sym 84012 r_adc_master_tx_buffer_1[87][5]
.sym 84013 r_spi_master_tx_counter[2]
.sym 84014 r_spi_master_tx_counter[0]
.sym 84017 $abc$42034$n4524_1
.sym 84018 $abc$42034$n4523_1
.sym 84019 r_spi_master_tx_counter[1]
.sym 84020 r_spi_master_tx_counter[3]
.sym 84023 r_adc_master_tx_buffer_1[81][5]
.sym 84024 r_adc_master_tx_buffer_1[85][5]
.sym 84025 r_spi_master_tx_counter[2]
.sym 84026 r_spi_master_tx_counter[0]
.sym 84029 r_adc_master_rx_buffer_1[0]
.sym 84030 $false
.sym 84031 $false
.sym 84032 $false
.sym 84035 r_adc_master_rx_buffer_1[21]
.sym 84036 $false
.sym 84037 $false
.sym 84038 $false
.sym 84041 r_adc_master_rx_buffer_1[5]
.sym 84042 $false
.sym 84043 $false
.sym 84044 $false
.sym 84045 $abc$42034$n5704
.sym 84046 blink_simple_LED2.i_clk$2
.sym 84047 $false
.sym 84050 $abc$42034$n5105_1
.sym 84051 $abc$42034$n5180_1
.sym 84052 $abc$42034$n5178_1
.sym 84053 $abc$42034$n5179_1
.sym 84054 r_adc_master_tx_buffer_1[9][1]
.sym 84122 r_adc_master_rx_buffer_1[1]
.sym 84123 $false
.sym 84124 $false
.sym 84125 $false
.sym 84134 r_adc_master_rx_buffer_1[13]
.sym 84135 $false
.sym 84136 $false
.sym 84137 $false
.sym 84146 r_adc_master_rx_buffer_1[12]
.sym 84147 $false
.sym 84148 $false
.sym 84149 $false
.sym 84152 r_adc_master_rx_buffer_1[15]
.sym 84153 $false
.sym 84154 $false
.sym 84155 $false
.sym 84168 $abc$42034$n5709
.sym 84169 blink_simple_LED2.i_clk$2
.sym 84170 $false
.sym 84171 $abc$42034$n3594
.sym 84172 $abc$42034$n5104_1
.sym 84173 r_adc_master_tx_buffer_2[108][0]
.sym 84174 r_adc_master_tx_buffer_2[109][0]
.sym 84175 r_adc_master_tx_buffer_2[108][4]
.sym 84176 r_adc_master_tx_buffer_2[111][2]
.sym 84177 r_adc_master_tx_buffer_2[110][2]
.sym 84178 r_adc_master_tx_buffer_2[108][7]
.sym 84245 r_adc_master_tx_buffer_1[26][3]
.sym 84246 r_adc_master_tx_buffer_1[30][3]
.sym 84247 r_spi_master_tx_counter[0]
.sym 84248 r_spi_master_tx_counter[2]
.sym 84263 r_adc_master_tx_buffer_1[24][4]
.sym 84264 r_adc_master_tx_buffer_1[28][4]
.sym 84265 r_spi_master_tx_counter[0]
.sym 84266 r_spi_master_tx_counter[2]
.sym 84269 r_adc_master_rx_buffer_1[11]
.sym 84270 $false
.sym 84271 $false
.sym 84272 $false
.sym 84281 r_adc_master_rx_buffer_1[28]
.sym 84282 $false
.sym 84283 $false
.sym 84284 $false
.sym 84291 $abc$42034$n5657
.sym 84292 blink_simple_LED2.i_clk$2
.sym 84293 $false
.sym 84299 r_adc_master_tx_buffer_2[109][2]
.sym 84300 r_adc_master_tx_buffer_2[109][7]
.sym 84380 r_adc_master_tx_buffer_2[105][7]
.sym 84381 r_adc_master_tx_buffer_2[109][7]
.sym 84382 r_spi_master_tx_counter[2]
.sym 84383 r_spi_master_tx_counter[0]
.sym 84404 r_adc_master_tx_buffer_2[110][0]
.sym 84405 r_adc_master_tx_buffer_2[111][0]
.sym 84406 r_spi_master_tx_counter[0]
.sym 84407 $false
.sym 84410 r_adc_master_rx_buffer_1[1]
.sym 84411 $false
.sym 84412 $false
.sym 84413 $false
.sym 84414 $abc$42034$n5654
.sym 84415 blink_simple_LED2.i_clk$2
.sym 84416 $false
.sym 84418 r_adc_master_tx_buffer_1[3][6]
.sym 84422 r_adc_master_tx_buffer_1[2][5]
.sym 84424 r_adc_master_tx_buffer_1[2][4]
.sym 84491 $abc$42034$n2811
.sym 84492 $abc$42034$n2812
.sym 84493 r_spi_master_tx_counter[1]
.sym 84494 $false
.sym 84497 r_adc_master_tx_buffer_2[105][2]
.sym 84498 r_adc_master_tx_buffer_2[109][2]
.sym 84499 r_spi_master_tx_counter[2]
.sym 84500 r_spi_master_tx_counter[0]
.sym 84503 r_adc_master_tx_buffer_2[105][4]
.sym 84504 r_adc_master_tx_buffer_2[109][4]
.sym 84505 r_spi_master_tx_counter[2]
.sym 84506 $abc$42034$n2777
.sym 84509 r_adc_master_tx_buffer_2[104][2]
.sym 84510 r_adc_master_tx_buffer_2[108][2]
.sym 84511 r_spi_master_tx_counter[0]
.sym 84512 r_spi_master_tx_counter[2]
.sym 84515 r_adc_master_rx_buffer_1[23]
.sym 84516 $false
.sym 84517 $false
.sym 84518 $false
.sym 84521 r_adc_master_rx_buffer_1[18]
.sym 84522 $false
.sym 84523 $false
.sym 84524 $false
.sym 84527 r_adc_master_rx_buffer_1[26]
.sym 84528 $false
.sym 84529 $false
.sym 84530 $false
.sym 84533 r_adc_master_rx_buffer_1[20]
.sym 84534 $false
.sym 84535 $false
.sym 84536 $false
.sym 84537 $abc$42034$n5755
.sym 84538 blink_simple_LED2.i_clk$2
.sym 84539 $false
.sym 84540 r_adc_master_tx_buffer_2[25][6]
.sym 84541 r_adc_master_tx_buffer_2[25][4]
.sym 84542 r_adc_master_tx_buffer_2[26][5]
.sym 84546 r_adc_master_tx_buffer_2[24][1]
.sym 84614 r_spi_master_tx_counter[4]
.sym 84615 $abc$42034$n1379
.sym 84616 $abc$42034$n3224
.sym 84617 $abc$42034$n3230
.sym 84632 r_adc_master_rx_buffer_1[18]
.sym 84633 $false
.sym 84634 $false
.sym 84635 $false
.sym 84650 r_adc_master_rx_buffer_1[30]
.sym 84651 $false
.sym 84652 $false
.sym 84653 $false
.sym 84656 r_adc_master_rx_buffer_1[0]
.sym 84657 $false
.sym 84658 $false
.sym 84659 $false
.sym 84660 $abc$42034$n5694
.sym 84661 blink_simple_LED2.i_clk$2
.sym 84662 $false
.sym 84664 $abc$42034$n3188
.sym 84666 r_adc_master_tx_buffer_1[11][1]
.sym 84755 r_adc_master_rx_buffer_1[0]
.sym 84756 $false
.sym 84757 $false
.sym 84758 $false
.sym 84773 r_adc_master_rx_buffer_1[26]
.sym 84774 $false
.sym 84775 $false
.sym 84776 $false
.sym 84779 r_adc_master_rx_buffer_1[20]
.sym 84780 $false
.sym 84781 $false
.sym 84782 $false
.sym 84783 $abc$42034$n5756$2
.sym 84784 blink_simple_LED2.i_clk$2
.sym 84785 $false
.sym 84789 r_adc_master_tx_buffer_2[86][3]
.sym 85137 $abc$42034$n4289_1
.sym 85143 r_adc_master_tx_buffer_2[117][6]
.sym 85265 $abc$42034$n761
.sym 85266 $abc$42034$n3395
.sym 85267 r_spi_master_adc_tx_dv
.sym 85268 $abc$42034$n3393
.sym 85289 r_adc_master_rx_buffer_1[4]
.sym 85290 $false
.sym 85291 $false
.sym 85292 $false
.sym 85293 $abc$42034$n5723
.sym 85294 blink_simple_LED2.i_clk$2
.sym 85295 $false
.sym 85296 $abc$42034$n5367_1
.sym 85298 $abc$42034$n3005
.sym 85299 r_adc_master_tx_buffer_1[39][4]
.sym 85300 r_adc_master_tx_buffer_1[36][3]
.sym 85301 r_adc_master_tx_buffer_1[39][5]
.sym 85302 r_adc_master_tx_buffer_1[37][3]
.sym 85303 r_adc_master_tx_buffer_1[39][2]
.sym 85376 r_adc_master_rx_buffer_1[29]
.sym 85377 $false
.sym 85378 $false
.sym 85379 $false
.sym 85412 r_adc_master_rx_buffer_1[13]
.sym 85413 $false
.sym 85414 $false
.sym 85415 $false
.sym 85416 $abc$42034$n5673
.sym 85417 blink_simple_LED2.i_clk$2
.sym 85418 $false
.sym 85419 $abc$42034$n5602
.sym 85420 $abc$42034$n5535
.sym 85421 $abc$42034$n3004
.sym 85422 $abc$42034$n3003
.sym 85423 $abc$42034$n5604
.sym 85424 r_adc_master_tx_buffer_2[110][6]
.sym 85425 r_adc_master_tx_buffer_2[109][1]
.sym 85493 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 85494 $false
.sym 85495 $false
.sym 85496 $false
.sym 85499 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 85500 $false
.sym 85501 $false
.sym 85502 $false
.sym 85505 $false
.sym 85506 $false
.sym 85507 $false
.sym 85508 $false
.sym 85511 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 85512 $false
.sym 85513 $false
.sym 85514 $false
.sym 85517 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 85518 $false
.sym 85519 $false
.sym 85520 $false
.sym 85523 $false
.sym 85524 $false
.sym 85525 $false
.sym 85526 $false
.sym 85535 $false
.sym 85536 $false
.sym 85537 $false
.sym 85538 $false
.sym 85539 $abc$42034$n5791$2
.sym 85540 blink_simple_LED2.i_clk$2
.sym 85541 $false
.sym 85542 $abc$42034$n2843
.sym 85543 $abc$42034$n5368
.sym 85544 $abc$42034$n3709
.sym 85545 r_adc_master_tx_buffer_1[34][1]
.sym 85546 r_adc_master_tx_buffer_1[33][3]
.sym 85547 r_adc_master_tx_buffer_1[32][2]
.sym 85548 r_adc_master_tx_buffer_1[35][5]
.sym 85549 r_adc_master_tx_buffer_1[34][5]
.sym 85616 r_spi_master_adc_tx_data[30]
.sym 85617 $abc$42034$n2758
.sym 85618 $abc$42034$n2757
.sym 85619 r_spi_master_adc_tx_data[22]
.sym 85622 r_spi_master_adc_tx_data[28]
.sym 85623 $abc$42034$n2758
.sym 85624 $abc$42034$n2757
.sym 85625 r_spi_master_adc_tx_data[20]
.sym 85628 r_spi_master_tx_dv
.sym 85629 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 85630 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 85631 $false
.sym 85634 r_spi_master_tx_dv
.sym 85635 $abc$42034$n3254
.sym 85636 $false
.sym 85637 $false
.sym 85640 r_spi_master_tx_dv
.sym 85641 $abc$42034$n3256
.sym 85642 $false
.sym 85643 $false
.sym 85646 r_spi_master_tx_dv
.sym 85647 $abc$42034$n3252
.sym 85648 $false
.sym 85649 $false
.sym 85652 r_spi_master_tx_dv
.sym 85653 $abc$42034$n3248
.sym 85654 $false
.sym 85655 $false
.sym 85662 $abc$42034$n829
.sym 85663 blink_simple_LED2.i_clk$2
.sym 85664 $abc$42034$n995$2
.sym 85665 $abc$42034$n2840
.sym 85666 r_adc_master_tx_buffer_2[44][1]
.sym 85667 r_adc_master_tx_buffer_2[45][1]
.sym 85668 r_adc_master_tx_buffer_2[44][3]
.sym 85669 r_adc_master_tx_buffer_2[45][3]
.sym 85670 r_adc_master_tx_buffer_2[44][2]
.sym 85671 r_adc_master_tx_buffer_2[47][6]
.sym 85672 r_adc_master_tx_buffer_2[47][2]
.sym 85739 r_adc_master_configured
.sym 85740 $false
.sym 85741 $false
.sym 85742 $false
.sym 85751 $abc$42034$n824
.sym 85752 $abc$42034$n3417
.sym 85753 r_spi_master_tx_dv
.sym 85754 $false
.sym 85757 $abc$42034$n2758
.sym 85758 r_spi_master_adc_tx_data[24]
.sym 85759 $abc$42034$n42
.sym 85760 $abc$42034$n2757
.sym 85763 r_adc_master_rx_buffer_1[23]
.sym 85764 $false
.sym 85765 $false
.sym 85766 $false
.sym 85769 r_adc_master_rx_buffer_1[2]
.sym 85770 $false
.sym 85771 $false
.sym 85772 $false
.sym 85775 r_adc_master_rx_buffer_1[19]
.sym 85776 $false
.sym 85777 $false
.sym 85778 $false
.sym 85781 r_adc_master_rx_buffer_1[0]
.sym 85782 $false
.sym 85783 $false
.sym 85784 $false
.sym 85785 $abc$42034$n5745
.sym 85786 blink_simple_LED2.i_clk$2
.sym 85787 $false
.sym 85788 $abc$42034$n3252_1
.sym 85789 $abc$42034$n3255_1
.sym 85790 r_adc_master_tx_buffer_1[12][1]
.sym 85791 r_adc_master_tx_buffer_1[12][3]
.sym 85792 r_adc_master_tx_buffer_1[13][5]
.sym 85793 r_adc_master_tx_buffer_1[14][4]
.sym 85794 r_adc_master_tx_buffer_1[14][5]
.sym 85795 r_adc_master_tx_buffer_1[13][3]
.sym 85862 r_adc_master_tx_buffer_2[18][1]
.sym 85863 r_adc_master_tx_buffer_2[22][1]
.sym 85864 r_spi_master_tx_counter[0]
.sym 85865 r_spi_master_tx_counter[2]
.sym 85868 r_spi_master_adc_tx_data[13]
.sym 85869 $abc$42034$n2755
.sym 85870 $abc$42034$n2753
.sym 85871 r_spi_master_adc_tx_data[5]
.sym 85874 r_adc_master_tx_buffer_2[67][0]
.sym 85875 r_adc_master_tx_buffer_2[71][0]
.sym 85876 r_spi_master_tx_counter[2]
.sym 85877 r_spi_master_tx_counter[0]
.sym 85880 r_adc_master_tx_buffer_1[9][5]
.sym 85881 r_adc_master_tx_buffer_1[13][5]
.sym 85882 r_spi_master_tx_counter[2]
.sym 85883 r_spi_master_tx_counter[0]
.sym 85886 r_adc_master_tx_buffer_1[12][1]
.sym 85887 r_adc_master_tx_buffer_1[8][1]
.sym 85888 r_spi_master_tx_counter[1]
.sym 85889 $abc$42034$n5327_1
.sym 85892 r_adc_master_tx_buffer_2[67][2]
.sym 85893 r_adc_master_tx_buffer_2[71][2]
.sym 85894 r_spi_master_tx_counter[0]
.sym 85895 r_spi_master_tx_counter[2]
.sym 85898 r_adc_master_rx_buffer_1[9]
.sym 85899 $false
.sym 85900 $false
.sym 85901 $false
.sym 85904 r_adc_master_rx_buffer_1[19]
.sym 85905 $false
.sym 85906 $false
.sym 85907 $false
.sym 85908 $abc$42034$n5734
.sym 85909 blink_simple_LED2.i_clk$2
.sym 85910 $false
.sym 85911 $abc$42034$n3038
.sym 85912 $abc$42034$n3447
.sym 85913 $abc$42034$n2896
.sym 85914 r_adc_master_tx_buffer_1[14][2]
.sym 85915 r_adc_master_tx_buffer_1[13][2]
.sym 85916 r_adc_master_tx_buffer_1[15][3]
.sym 85917 r_adc_master_tx_buffer_1[14][0]
.sym 85918 r_adc_master_tx_buffer_1[15][4]
.sym 85985 r_adc_master_tx_buffer_1[18][4]
.sym 85986 r_adc_master_tx_buffer_1[19][4]
.sym 85987 r_spi_master_tx_counter[0]
.sym 85988 $false
.sym 85991 r_adc_master_rx_buffer_1[12]
.sym 85992 $false
.sym 85993 $false
.sym 85994 $false
.sym 85997 r_adc_master_rx_buffer_1[4]
.sym 85998 $false
.sym 85999 $false
.sym 86000 $false
.sym 86009 r_adc_master_rx_buffer_1[28]
.sym 86010 $false
.sym 86011 $false
.sym 86012 $false
.sym 86015 r_adc_master_rx_buffer_1[26]
.sym 86016 $false
.sym 86017 $false
.sym 86018 $false
.sym 86021 r_adc_master_rx_buffer_1[20]
.sym 86022 $false
.sym 86023 $false
.sym 86024 $false
.sym 86027 r_adc_master_rx_buffer_1[7]
.sym 86028 $false
.sym 86029 $false
.sym 86030 $false
.sym 86031 $abc$42034$n5644
.sym 86032 blink_simple_LED2.i_clk$2
.sym 86033 $false
.sym 86034 $abc$42034$n4540_1
.sym 86035 r_temp_adc_tx[6]
.sym 86036 r_temp_adc_tx[7]
.sym 86037 r_temp_adc_tx[1]
.sym 86038 r_temp_adc_tx[0]
.sym 86040 r_temp_adc_tx[5]
.sym 86041 r_temp_adc_tx[4]
.sym 86114 r_adc_master_rx_buffer_1[30]
.sym 86115 $false
.sym 86116 $false
.sym 86117 $false
.sym 86138 r_adc_master_rx_buffer_1[19]
.sym 86139 $false
.sym 86140 $false
.sym 86141 $false
.sym 86154 $abc$42034$n5737
.sym 86155 blink_simple_LED2.i_clk$2
.sym 86156 $false
.sym 86158 r_adc_master_tx_buffer_2[92][3]
.sym 86159 r_adc_master_tx_buffer_2[95][6]
.sym 86161 r_adc_master_tx_buffer_2[95][2]
.sym 86162 r_adc_master_tx_buffer_2[93][0]
.sym 86237 r_adc_master_tx_buffer_1[17][4]
.sym 86238 r_adc_master_tx_buffer_1[21][4]
.sym 86239 r_spi_master_tx_counter[2]
.sym 86240 $abc$42034$n2777
.sym 86243 r_adc_master_tx_buffer_1[86][4]
.sym 86244 r_adc_master_tx_buffer_1[87][4]
.sym 86245 r_spi_master_tx_counter[0]
.sym 86246 $false
.sym 86249 r_adc_master_tx_buffer_1[16][4]
.sym 86250 r_adc_master_tx_buffer_1[20][4]
.sym 86251 r_spi_master_tx_counter[2]
.sym 86252 $abc$42034$n2779
.sym 86255 $abc$42034$n3897
.sym 86256 $abc$42034$n3896
.sym 86257 r_spi_master_tx_counter[2]
.sym 86258 r_spi_master_tx_counter[1]
.sym 86261 $abc$42034$n3895
.sym 86262 $abc$42034$n3898
.sym 86263 $abc$42034$n3899
.sym 86264 $abc$42034$n2823
.sym 86267 r_adc_master_rx_buffer_1[4]
.sym 86268 $false
.sym 86269 $false
.sym 86270 $false
.sym 86277 $abc$42034$n5704
.sym 86278 blink_simple_LED2.i_clk$2
.sym 86279 $false
.sym 86280 $abc$42034$n3900
.sym 86281 $abc$42034$n3514
.sym 86283 r_spi_master_tx_data_count[3]
.sym 86284 r_adc_master_tx_buffer_1[117][4]
.sym 86286 r_adc_master_tx_buffer_1[119][1]
.sym 86287 r_adc_master_tx_buffer_1[119][0]
.sym 86354 r_adc_master_tx_buffer_1[16][2]
.sym 86355 r_adc_master_tx_buffer_1[20][2]
.sym 86356 r_spi_master_tx_counter[0]
.sym 86357 r_spi_master_tx_counter[2]
.sym 86360 r_adc_master_tx_buffer_2[32][6]
.sym 86361 r_adc_master_tx_buffer_2[36][6]
.sym 86362 r_spi_master_tx_counter[0]
.sym 86363 r_spi_master_tx_counter[2]
.sym 86366 r_adc_master_rx_buffer_1[29]
.sym 86367 $false
.sym 86368 $false
.sym 86369 $false
.sym 86372 r_adc_master_rx_buffer_1[13]
.sym 86373 $false
.sym 86374 $false
.sym 86375 $false
.sym 86378 r_adc_master_rx_buffer_1[2]
.sym 86379 $false
.sym 86380 $false
.sym 86381 $false
.sym 86384 r_adc_master_rx_buffer_1[5]
.sym 86385 $false
.sym 86386 $false
.sym 86387 $false
.sym 86400 $abc$42034$n5748
.sym 86401 blink_simple_LED2.i_clk$2
.sym 86402 $false
.sym 86403 $abc$42034$n5342_1
.sym 86404 $abc$42034$n5343_1
.sym 86405 $abc$42034$n5135_1
.sym 86406 $abc$42034$n5341_1
.sym 86407 r_spi_master_tx_data_count[0]
.sym 86408 $abc$42034$n58
.sym 86409 $abc$42034$n62
.sym 86410 r_spi_master_tx_data_count[1]
.sym 86483 r_adc_master_tx_buffer_1[32][1]
.sym 86484 r_adc_master_tx_buffer_1[36][1]
.sym 86485 r_spi_master_tx_counter[2]
.sym 86486 $false
.sym 86489 r_adc_master_tx_buffer_2[74][5]
.sym 86490 r_adc_master_tx_buffer_2[78][5]
.sym 86491 r_spi_master_tx_counter[0]
.sym 86492 r_spi_master_tx_counter[2]
.sym 86495 r_adc_master_tx_buffer_1[32][2]
.sym 86496 r_adc_master_tx_buffer_1[36][2]
.sym 86497 r_spi_master_tx_counter[2]
.sym 86498 $abc$42034$n2779
.sym 86501 $abc$42034$n3709
.sym 86502 $abc$42034$n3712
.sym 86503 r_spi_master_tx_counter[0]
.sym 86504 $abc$42034$n5124_1
.sym 86507 r_adc_master_rx_buffer_1[26]
.sym 86508 $false
.sym 86509 $false
.sym 86510 $false
.sym 86513 r_adc_master_rx_buffer_1[25]
.sym 86514 $false
.sym 86515 $false
.sym 86516 $false
.sym 86523 $abc$42034$n5673
.sym 86524 blink_simple_LED2.i_clk$2
.sym 86525 $false
.sym 86526 $abc$42034$n3309
.sym 86527 $abc$42034$n2756
.sym 86528 $abc$42034$n3262_1
.sym 86529 $abc$42034$n2761
.sym 86530 $abc$42034$n3312
.sym 86531 r_adc_master_range[1]
.sym 86532 w_adc_master_range_ua
.sym 86533 r_adc_master_range[0]
.sym 86600 $abc$42034$n38
.sym 86601 $abc$42034$n2755
.sym 86602 $abc$42034$n2753
.sym 86603 r_spi_master_adc_tx_data[2]
.sym 86606 r_spi_master_adc_tx_data[31]
.sym 86607 $abc$42034$n2758
.sym 86608 $abc$42034$n2753
.sym 86609 r_spi_master_adc_tx_data[7]
.sym 86612 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 86613 $false
.sym 86614 $false
.sym 86615 $false
.sym 86618 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 86619 $false
.sym 86620 $false
.sym 86621 $false
.sym 86624 $false
.sym 86625 $false
.sym 86626 $false
.sym 86627 $false
.sym 86630 $false
.sym 86631 $false
.sym 86632 $false
.sym 86633 $false
.sym 86636 $true$2
.sym 86637 $false
.sym 86638 $false
.sym 86639 $false
.sym 86642 $false
.sym 86643 $false
.sym 86644 $false
.sym 86645 $false
.sym 86646 $abc$42034$n5791$2
.sym 86647 blink_simple_LED2.i_clk$2
.sym 86648 $false
.sym 86650 $abc$42034$n3896
.sym 86651 r_adc_master_tx_buffer_1[10][0]
.sym 86652 r_adc_master_tx_buffer_1[11][2]
.sym 86653 r_adc_master_tx_buffer_1[10][3]
.sym 86656 r_adc_master_tx_buffer_1[10][2]
.sym 86723 $abc$42034$n4498_1
.sym 86724 $abc$42034$n4497_1
.sym 86725 r_spi_master_tx_counter[1]
.sym 86726 r_spi_master_tx_counter[3]
.sym 86729 $abc$42034$n4493_1
.sym 86730 $abc$42034$n4496_1
.sym 86731 $abc$42034$n4487_1
.sym 86732 $abc$42034$n4490_1
.sym 86735 r_adc_master_tx_buffer_1[26][2]
.sym 86736 r_adc_master_tx_buffer_1[30][2]
.sym 86737 r_spi_master_tx_counter[0]
.sym 86738 r_spi_master_tx_counter[2]
.sym 86741 $abc$42034$n4494_1
.sym 86742 $abc$42034$n4495_1
.sym 86743 r_spi_master_tx_counter[1]
.sym 86744 $false
.sym 86747 $abc$42034$n5328_1
.sym 86748 $abc$42034$n5105_1
.sym 86749 r_spi_master_tx_counter[0]
.sym 86750 $abc$42034$n2789
.sym 86759 r_adc_master_range[0]
.sym 86760 $false
.sym 86761 $false
.sym 86762 $false
.sym 86765 r_adc_master_range[1]
.sym 86766 $false
.sym 86767 $false
.sym 86768 $false
.sym 86769 $abc$42034$n5790
.sym 86770 blink_simple_LED2.i_clk$2
.sym 86771 $false
.sym 86772 $abc$42034$n2785
.sym 86773 r_adc_master_tx_buffer_1[21][4]
.sym 86774 r_adc_master_tx_buffer_1[22][5]
.sym 86775 r_adc_master_tx_buffer_1[20][5]
.sym 86776 r_adc_master_tx_buffer_1[23][3]
.sym 86777 r_adc_master_tx_buffer_1[20][4]
.sym 86778 r_adc_master_tx_buffer_1[23][4]
.sym 86779 r_adc_master_tx_buffer_1[20][2]
.sym 86846 r_adc_master_tx_buffer_1[25][3]
.sym 86847 r_adc_master_tx_buffer_1[29][3]
.sym 86848 r_spi_master_tx_counter[2]
.sym 86849 r_spi_master_tx_counter[0]
.sym 86852 r_adc_master_rx_buffer_1[24]
.sym 86853 $false
.sym 86854 $false
.sym 86855 $false
.sym 86858 r_adc_master_rx_buffer_1[27]
.sym 86859 $false
.sym 86860 $false
.sym 86861 $false
.sym 86876 r_adc_master_rx_buffer_1[21]
.sym 86877 $false
.sym 86878 $false
.sym 86879 $false
.sym 86882 r_adc_master_rx_buffer_1[19]
.sym 86883 $false
.sym 86884 $false
.sym 86885 $false
.sym 86888 r_adc_master_rx_buffer_1[10]
.sym 86889 $false
.sym 86890 $false
.sym 86891 $false
.sym 86892 $abc$42034$n5667
.sym 86893 blink_simple_LED2.i_clk$2
.sym 86894 $false
.sym 86895 $abc$42034$n4175
.sym 86897 $abc$42034$n4656_1
.sym 86898 $abc$42034$n5301_1
.sym 86900 $abc$42034$n4178
.sym 86902 r_adc_master_tx_buffer_2[45][7]
.sym 86969 $abc$42034$n3528
.sym 86970 $abc$42034$n3527
.sym 86971 r_spi_master_tx_counter[1]
.sym 86972 r_spi_master_tx_counter[0]
.sym 86975 r_adc_master_tx_buffer_2[58][4]
.sym 86976 r_adc_master_tx_buffer_2[62][4]
.sym 86977 r_spi_master_tx_counter[0]
.sym 86978 r_spi_master_tx_counter[2]
.sym 86987 r_adc_master_tx_buffer_1[24][0]
.sym 86988 r_adc_master_tx_buffer_1[28][0]
.sym 86989 r_spi_master_tx_counter[2]
.sym 86990 $false
.sym 86999 $abc$42034$n3013_1
.sym 87000 $abc$42034$n3007
.sym 87001 r_spi_master_tx_counter[4]
.sym 87002 r_spi_master_tx_counter[5]
.sym 87011 r_adc_master_rx_buffer_1[12]
.sym 87012 $false
.sym 87013 $false
.sym 87014 $false
.sym 87015 $abc$42034$n5744
.sym 87016 blink_simple_LED2.i_clk$2
.sym 87017 $false
.sym 87018 $abc$42034$n834
.sym 87019 $abc$42034$n3026_1
.sym 87022 $abc$42034$n3024_1
.sym 87023 $abc$42034$n54
.sym 87025 $abc$42034$n52
.sym 87092 $abc$42034$n2825
.sym 87093 r_adc_master_tx_buffer_2[120][5]
.sym 87094 $abc$42034$n4131
.sym 87095 $abc$42034$n4134
.sym 87104 $abc$42034$n3532
.sym 87105 r_spi_master_tx_counter[1]
.sym 87106 $abc$42034$n5099_1
.sym 87107 $abc$42034$n5100_1
.sym 87110 r_adc_master_tx_buffer_2[34][6]
.sym 87111 r_adc_master_tx_buffer_2[38][6]
.sym 87112 r_spi_master_tx_counter[0]
.sym 87113 r_spi_master_tx_counter[2]
.sym 87116 $abc$42034$n3533
.sym 87117 $abc$42034$n5101_1
.sym 87118 $abc$42034$n2823
.sym 87119 $abc$42034$n2883
.sym 87122 r_adc_master_rx_buffer_1[14]
.sym 87123 $false
.sym 87124 $false
.sym 87125 $false
.sym 87128 r_adc_master_rx_buffer_1[15]
.sym 87129 $false
.sym 87130 $false
.sym 87131 $false
.sym 87138 $abc$42034$n5737
.sym 87139 blink_simple_LED2.i_clk$2
.sym 87140 $false
.sym 87141 $abc$42034$n3730
.sym 87143 $abc$42034$n3731
.sym 87144 $abc$42034$n3193
.sym 87145 $abc$42034$n4539_1
.sym 87146 $abc$42034$n3194
.sym 87148 r_adc_master_tx_buffer_1[41][6]
.sym 87233 $abc$42034$n4492_1
.sym 87234 $abc$42034$n4491_1
.sym 87235 r_spi_master_tx_counter[1]
.sym 87236 r_spi_master_tx_counter[3]
.sym 87251 r_adc_master_tx_buffer_2[106][5]
.sym 87252 r_adc_master_tx_buffer_2[110][5]
.sym 87253 r_spi_master_tx_counter[0]
.sym 87254 r_spi_master_tx_counter[2]
.sym 87257 r_adc_master_rx_buffer_1[7]
.sym 87258 $false
.sym 87259 $false
.sym 87260 $false
.sym 87261 $abc$42034$n5745
.sym 87262 blink_simple_LED2.i_clk$2
.sym 87263 $false
.sym 87265 $abc$42034$n2571
.sym 87266 $abc$42034$n4542_1
.sym 87267 $abc$42034$n3334
.sym 87268 spiMasterADC.r_TX_Count[0]
.sym 87271 spiMasterADC.r_TX_Count[1]
.sym 87338 spiMasterADC.r_TX_Count[1]
.sym 87339 r_spi_master_adc_tx_data_count[1]
.sym 87340 r_spi_master_adc_tx_data_count[0]
.sym 87341 $abc$42034$n3216
.sym 87344 r_spi_master_tx_counter[1]
.sym 87345 $abc$42034$n3872
.sym 87346 $abc$42034$n3873
.sym 87347 $abc$42034$n2801
.sym 87350 r_adc_master_tx_buffer_1[25][7]
.sym 87351 r_adc_master_tx_buffer_1[29][7]
.sym 87352 r_spi_master_tx_counter[2]
.sym 87353 r_spi_master_tx_counter[0]
.sym 87356 $abc$42034$n3874
.sym 87357 $abc$42034$n3877
.sym 87358 $abc$42034$n3868
.sym 87359 $abc$42034$n3871
.sym 87362 $abc$42034$n2554
.sym 87363 $abc$42034$n3216
.sym 87364 spiMasterADC.r_SM_CS[0]
.sym 87365 $abc$42034$n3337
.sym 87368 $false
.sym 87369 r_spi_master_adc_tx_data_count[0]
.sym 87370 $false
.sym 87371 $false
.sym 87374 $abc$42034$n3330
.sym 87375 spiMasterADC.r_SM_CS[2]
.sym 87376 $abc$42034$n3329
.sym 87377 spiMasterADC.r_TX_Count[0]
.sym 87380 $abc$42034$n4729_1
.sym 87381 $abc$42034$n834
.sym 87382 $false
.sym 87383 $false
.sym 87384 $true
.sym 87385 blink_simple_LED2.i_clk$2
.sym 87386 $abc$42034$n995$2
.sym 87387 $abc$42034$n839
.sym 87388 $abc$42034$n4535_1
.sym 87389 $abc$42034$n4349_1
.sym 87390 $abc$42034$n626
.sym 87391 $abc$42034$n3186
.sym 87393 $abc$42034$n3330
.sym 87394 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 87467 r_adc_master_tx_buffer_2[83][3]
.sym 87468 r_adc_master_tx_buffer_2[87][3]
.sym 87469 r_spi_master_tx_counter[2]
.sym 87470 r_spi_master_tx_counter[0]
.sym 87473 $abc$42034$n2560
.sym 87474 $abc$42034$n3216
.sym 87475 spiMasterADC.r_SM_CS[0]
.sym 87476 $abc$42034$n3328
.sym 87479 r_adc_master_tx_buffer_2[106][3]
.sym 87480 r_adc_master_tx_buffer_2[110][3]
.sym 87481 r_spi_master_tx_counter[0]
.sym 87482 r_spi_master_tx_counter[2]
.sym 87485 $abc$42034$n3188
.sym 87486 $abc$42034$n3189
.sym 87487 r_spi_master_tx_counter[1]
.sym 87488 $false
.sym 87491 $abc$42034$n3417
.sym 87492 $abc$42034$n834
.sym 87493 $false
.sym 87494 $false
.sym 87497 $abc$42034$n3330
.sym 87498 spiMasterADC.r_SM_CS[2]
.sym 87499 $abc$42034$n3329
.sym 87500 spiMasterADC.r_TX_Count[2]
.sym 87503 $abc$42034$n2573
.sym 87504 $abc$42034$n3330
.sym 87505 spiMasterADC.r_SM_CS[2]
.sym 87506 $abc$42034$n3327
.sym 87507 $abc$42034$n626
.sym 87508 blink_simple_LED2.i_clk$2
.sym 87509 $abc$42034$n997$2
.sym 87510 $abc$42034$n5088_1
.sym 87512 $abc$42034$n3467
.sym 87514 $abc$42034$n3573
.sym 87515 $abc$42034$n5087_1
.sym 87516 r_adc_master_tx_buffer_2[8][1]
.sym 87517 r_adc_master_tx_buffer_2[9][0]
.sym 87590 r_adc_master_rx_buffer_1[26]
.sym 87591 $false
.sym 87592 $false
.sym 87593 $false
.sym 87608 r_adc_master_rx_buffer_1[28]
.sym 87609 $false
.sym 87610 $false
.sym 87611 $false
.sym 87614 r_adc_master_rx_buffer_1[31]
.sym 87615 $false
.sym 87616 $false
.sym 87617 $false
.sym 87620 r_adc_master_rx_buffer_1[29]
.sym 87621 $false
.sym 87622 $false
.sym 87623 $false
.sym 87630 $abc$42034$n5759
.sym 87631 blink_simple_LED2.i_clk$2
.sym 87632 $false
.sym 87633 $abc$42034$n5626
.sym 87634 $abc$42034$n4547_1
.sym 87637 $abc$42034$n4545_1
.sym 87638 $abc$42034$n3179
.sym 87639 $abc$42034$n4536_1
.sym 87640 r_adc_master_tx_buffer_1[30][7]
.sym 87669 $true
.sym 87706 spiMasterADC.r_TX_Count[0]$2
.sym 87707 $false
.sym 87708 spiMasterADC.r_TX_Count[0]
.sym 87709 $false
.sym 87710 $false
.sym 87712 $auto$alumacc.cc:474:replace_alu$1755.C[2]
.sym 87714 spiMasterADC.r_TX_Count[1]
.sym 87715 $true$2
.sym 87719 $false
.sym 87720 spiMasterADC.r_TX_Count[2]
.sym 87721 $false
.sym 87722 $auto$alumacc.cc:474:replace_alu$1755.C[2]
.sym 87725 r_adc_master_tx_buffer_1[26][6]
.sym 87726 r_adc_master_tx_buffer_1[30][6]
.sym 87727 r_spi_master_tx_counter[1]
.sym 87728 r_spi_master_tx_counter[2]
.sym 87731 r_adc_master_tx_buffer_2[106][7]
.sym 87732 r_adc_master_tx_buffer_2[110][7]
.sym 87733 r_spi_master_tx_counter[0]
.sym 87734 r_spi_master_tx_counter[2]
.sym 87737 r_adc_master_rx_buffer_1[15]
.sym 87738 $false
.sym 87739 $false
.sym 87740 $false
.sym 87743 r_adc_master_rx_buffer_1[13]
.sym 87744 $false
.sym 87745 $false
.sym 87746 $false
.sym 87749 r_adc_master_rx_buffer_1[11]
.sym 87750 $false
.sym 87751 $false
.sym 87752 $false
.sym 87753 $abc$42034$n5755
.sym 87754 blink_simple_LED2.i_clk$2
.sym 87755 $false
.sym 87759 $abc$42034$n319
.sym 87760 $abc$42034$n5625
.sym 87761 $abc$42034$n3873
.sym 87762 r_adc_master_tx_buffer_1[36][4]
.sym 87830 r_adc_master_tx_buffer_1[33][0]
.sym 87831 r_adc_master_tx_buffer_1[37][0]
.sym 87832 r_spi_master_tx_counter[2]
.sym 87833 r_spi_master_tx_counter[0]
.sym 87842 r_adc_master_tx_buffer_1[34][7]
.sym 87843 r_adc_master_tx_buffer_1[35][7]
.sym 87844 r_spi_master_tx_counter[0]
.sym 87845 $false
.sym 87848 $abc$42034$n3478
.sym 87849 $abc$42034$n3479
.sym 87850 $abc$42034$n5094_1
.sym 87851 r_spi_master_tx_counter[3]
.sym 87854 r_adc_master_rx_buffer_1[21]
.sym 87855 $false
.sym 87856 $false
.sym 87857 $false
.sym 87860 r_adc_master_rx_buffer_1[25]
.sym 87861 $false
.sym 87862 $false
.sym 87863 $false
.sym 87866 r_adc_master_rx_buffer_1[16]
.sym 87867 $false
.sym 87868 $false
.sym 87869 $false
.sym 87872 r_adc_master_rx_buffer_1[15]
.sym 87873 $false
.sym 87874 $false
.sym 87875 $false
.sym 87876 $abc$42034$n5671
.sym 87877 blink_simple_LED2.i_clk$2
.sym 87878 $false
.sym 87879 $abc$42034$n5326_1
.sym 87882 $abc$42034$n4420_1
.sym 87883 $abc$42034$n5325_1
.sym 87884 $abc$42034$n3862
.sym 87885 r_adc_master_tx_buffer_2[46][2]
.sym 87977 r_adc_master_rx_buffer_1[24]
.sym 87978 $false
.sym 87979 $false
.sym 87980 $false
.sym 87995 r_adc_master_rx_buffer_1[26]
.sym 87996 $false
.sym 87997 $false
.sym 87998 $false
.sym 87999 $abc$42034$n5686
.sym 88000 blink_simple_LED2.i_clk$2
.sym 88001 $false
.sym 88002 $abc$42034$n3192
.sym 88003 $abc$42034$n3190
.sym 88007 r_adc_master_tx_buffer_2[80][3]
.sym 88009 r_adc_master_tx_buffer_2[83][4]
.sym 88076 r_adc_master_tx_buffer_1[25][2]
.sym 88077 r_adc_master_tx_buffer_1[29][2]
.sym 88078 r_spi_master_tx_counter[2]
.sym 88079 r_spi_master_tx_counter[0]
.sym 88082 r_adc_master_rx_buffer_1[15]
.sym 88083 $false
.sym 88084 $false
.sym 88085 $false
.sym 88088 r_adc_master_rx_buffer_1[25]
.sym 88089 $false
.sym 88090 $false
.sym 88091 $false
.sym 88100 r_adc_master_rx_buffer_1[14]
.sym 88101 $false
.sym 88102 $false
.sym 88103 $false
.sym 88112 r_adc_master_rx_buffer_1[23]
.sym 88113 $false
.sym 88114 $false
.sym 88115 $false
.sym 88118 r_adc_master_rx_buffer_1[18]
.sym 88119 $false
.sym 88120 $false
.sym 88121 $false
.sym 88122 $abc$42034$n5657
.sym 88123 blink_simple_LED2.i_clk$2
.sym 88124 $false
.sym 88125 $abc$42034$n4255_1
.sym 88126 $abc$42034$n3660
.sym 88128 $abc$42034$n4256_1
.sym 88130 $abc$42034$n4254_1
.sym 88131 r_adc_master_tx_buffer_1[17][1]
.sym 88211 r_adc_master_tx_buffer_1[9][1]
.sym 88212 r_adc_master_tx_buffer_1[13][1]
.sym 88213 r_spi_master_tx_counter[1]
.sym 88214 $abc$42034$n5104_1
.sym 88217 $abc$42034$n5182_1
.sym 88218 $abc$42034$n5179_1
.sym 88219 r_spi_master_tx_counter[1]
.sym 88220 $abc$42034$n2801
.sym 88223 r_adc_master_tx_buffer_2[3][4]
.sym 88224 r_adc_master_tx_buffer_2[7][4]
.sym 88225 r_spi_master_tx_counter[0]
.sym 88226 r_spi_master_tx_counter[2]
.sym 88229 r_adc_master_tx_buffer_2[2][4]
.sym 88230 r_adc_master_tx_buffer_2[6][4]
.sym 88231 r_spi_master_tx_counter[0]
.sym 88232 $abc$42034$n5178_1
.sym 88235 r_adc_master_rx_buffer_1[17]
.sym 88236 $false
.sym 88237 $false
.sym 88238 $false
.sym 88245 $abc$42034$n5652
.sym 88246 blink_simple_LED2.i_clk$2
.sym 88247 $false
.sym 88248 $abc$42034$n4537_1
.sym 88249 $abc$42034$n4653_1
.sym 88250 $abc$42034$n2960
.sym 88251 r_adc_master_tx_buffer_1[21][7]
.sym 88252 r_adc_master_tx_buffer_1[20][3]
.sym 88254 r_adc_master_tx_buffer_1[21][1]
.sym 88322 r_adc_master_tx_buffer_2[108][0]
.sym 88323 r_adc_master_tx_buffer_2[109][0]
.sym 88324 r_spi_master_tx_counter[0]
.sym 88325 $false
.sym 88328 r_adc_master_tx_buffer_1[11][1]
.sym 88329 r_adc_master_tx_buffer_1[15][1]
.sym 88330 r_spi_master_tx_counter[1]
.sym 88331 r_spi_master_tx_counter[2]
.sym 88334 r_adc_master_rx_buffer_1[24]
.sym 88335 $false
.sym 88336 $false
.sym 88337 $false
.sym 88340 r_adc_master_rx_buffer_1[16]
.sym 88341 $false
.sym 88342 $false
.sym 88343 $false
.sym 88346 r_adc_master_rx_buffer_1[28]
.sym 88347 $false
.sym 88348 $false
.sym 88349 $false
.sym 88352 r_adc_master_rx_buffer_1[2]
.sym 88353 $false
.sym 88354 $false
.sym 88355 $false
.sym 88358 r_adc_master_rx_buffer_1[10]
.sym 88359 $false
.sym 88360 $false
.sym 88361 $false
.sym 88364 r_adc_master_rx_buffer_1[31]
.sym 88365 $false
.sym 88366 $false
.sym 88367 $false
.sym 88368 $abc$42034$n5756$2
.sym 88369 blink_simple_LED2.i_clk$2
.sym 88370 $false
.sym 88371 $abc$42034$n4372_1
.sym 88376 $abc$42034$n3122
.sym 88377 r_adc_master_tx_buffer_2[50][3]
.sym 88378 r_adc_master_tx_buffer_2[51][3]
.sym 88475 r_adc_master_rx_buffer_1[18]
.sym 88476 $false
.sym 88477 $false
.sym 88478 $false
.sym 88481 r_adc_master_rx_buffer_1[23]
.sym 88482 $false
.sym 88483 $false
.sym 88484 $false
.sym 88491 $abc$42034$n5756$2
.sym 88492 blink_simple_LED2.i_clk$2
.sym 88493 $false
.sym 88495 $abc$42034$n4375_1
.sym 88500 blink_simple_LED2.r_clock_counter[0]
.sym 88574 r_adc_master_rx_buffer_1[6]
.sym 88575 $false
.sym 88576 $false
.sym 88577 $false
.sym 88598 r_adc_master_rx_buffer_1[13]
.sym 88599 $false
.sym 88600 $false
.sym 88601 $false
.sym 88610 r_adc_master_rx_buffer_1[12]
.sym 88611 $false
.sym 88612 $false
.sym 88613 $false
.sym 88614 $abc$42034$n5665
.sym 88615 blink_simple_LED2.i_clk$2
.sym 88616 $false
.sym 88617 r_adc_master_tx_buffer_1[52][5]
.sym 88618 r_adc_master_tx_buffer_1[53][5]
.sym 88619 r_adc_master_tx_buffer_1[52][2]
.sym 88620 r_adc_master_tx_buffer_1[55][3]
.sym 88622 r_adc_master_tx_buffer_1[52][6]
.sym 88691 r_adc_master_rx_buffer_1[22]
.sym 88692 $false
.sym 88693 $false
.sym 88694 $false
.sym 88697 r_adc_master_rx_buffer_1[20]
.sym 88698 $false
.sym 88699 $false
.sym 88700 $false
.sym 88703 r_adc_master_rx_buffer_1[13]
.sym 88704 $false
.sym 88705 $false
.sym 88706 $false
.sym 88727 r_adc_master_rx_buffer_1[25]
.sym 88728 $false
.sym 88729 $false
.sym 88730 $false
.sym 88737 $abc$42034$n5735
.sym 88738 blink_simple_LED2.i_clk$2
.sym 88739 $false
.sym 88741 r_adc_master_tx_buffer_2[54][6]
.sym 88742 r_adc_master_tx_buffer_2[53][3]
.sym 88745 r_adc_master_tx_buffer_2[52][6]
.sym 88820 r_adc_master_tx_buffer_2[82][3]
.sym 88821 r_adc_master_tx_buffer_2[86][3]
.sym 88822 r_spi_master_tx_counter[0]
.sym 88823 r_spi_master_tx_counter[2]
.sym 88832 r_adc_master_rx_buffer_1[1]
.sym 88833 $false
.sym 88834 $false
.sym 88835 $false
.sym 88860 $abc$42034$n5652
.sym 88861 blink_simple_LED2.i_clk$2
.sym 88862 $false
.sym 88866 r_adc_master_tx_buffer_2[88][3]
.sym 88955 r_adc_master_rx_buffer_1[11]
.sym 88956 $false
.sym 88957 $false
.sym 88958 $false
.sym 88983 $abc$42034$n5750
.sym 88984 blink_simple_LED2.i_clk$2
.sym 88985 $false
.sym 89220 r_adc_master_tx_buffer_2[65][5]
.sym 89324 r_adc_master_tx_buffer_2[113][6]
.sym 89325 r_adc_master_tx_buffer_2[117][6]
.sym 89326 r_spi_master_tx_counter[1]
.sym 89327 r_spi_master_tx_counter[2]
.sym 89360 r_adc_master_rx_buffer_1[22]
.sym 89361 $false
.sym 89362 $false
.sym 89363 $false
.sym 89370 $abc$42034$n5758$2
.sym 89371 blink_simple_LED2.i_clk$2
.sym 89372 $false
.sym 89373 $abc$42034$n3869
.sym 89377 r_adc_master_tx_buffer_1[9][5]
.sym 89379 r_adc_master_tx_buffer_1[11][3]
.sym 89447 r_adc_master_tx_buffer_1[39][5]
.sym 89448 r_adc_master_tx_buffer_1[47][5]
.sym 89449 r_spi_master_tx_counter[2]
.sym 89450 r_spi_master_tx_counter[3]
.sym 89459 r_adc_master_tx_buffer_1[32][3]
.sym 89460 r_adc_master_tx_buffer_1[36][3]
.sym 89461 r_spi_master_tx_counter[0]
.sym 89462 r_spi_master_tx_counter[2]
.sym 89465 r_adc_master_rx_buffer_1[4]
.sym 89466 $false
.sym 89467 $false
.sym 89468 $false
.sym 89471 r_adc_master_rx_buffer_1[27]
.sym 89472 $false
.sym 89473 $false
.sym 89474 $false
.sym 89477 r_adc_master_rx_buffer_1[5]
.sym 89478 $false
.sym 89479 $false
.sym 89480 $false
.sym 89483 r_adc_master_rx_buffer_1[19]
.sym 89484 $false
.sym 89485 $false
.sym 89486 $false
.sym 89489 r_adc_master_rx_buffer_1[2]
.sym 89490 $false
.sym 89491 $false
.sym 89492 $false
.sym 89493 $abc$42034$n5673
.sym 89494 blink_simple_LED2.i_clk$2
.sym 89495 $false
.sym 89501 $abc$42034$n824
.sym 89502 $abc$42034$n5600
.sym 89503 spiMasterADC.SPI_Master_Inst.r_TX_Byte[7]
.sym 89570 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 89571 $false
.sym 89572 $false
.sym 89573 $false
.sym 89576 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 89577 $false
.sym 89578 $false
.sym 89579 $false
.sym 89582 r_adc_master_tx_buffer_1[33][3]
.sym 89583 r_adc_master_tx_buffer_1[37][3]
.sym 89584 r_spi_master_tx_counter[2]
.sym 89585 r_spi_master_tx_counter[0]
.sym 89588 $abc$42034$n3004
.sym 89589 $abc$42034$n3005
.sym 89590 r_spi_master_tx_counter[1]
.sym 89591 r_spi_master_tx_counter[3]
.sym 89594 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 89595 $false
.sym 89596 $false
.sym 89597 $false
.sym 89600 r_adc_master_rx_buffer_1[14]
.sym 89601 $false
.sym 89602 $false
.sym 89603 $false
.sym 89606 r_adc_master_rx_buffer_1[17]
.sym 89607 $false
.sym 89608 $false
.sym 89609 $false
.sym 89616 $abc$42034$n5756$2
.sym 89617 blink_simple_LED2.i_clk$2
.sym 89618 $false
.sym 89619 $abc$42034$n4660_1
.sym 89623 $abc$42034$n4659_1
.sym 89624 r_adc_master_tx_buffer_2[61][0]
.sym 89625 r_adc_master_tx_buffer_2[63][6]
.sym 89626 r_adc_master_tx_buffer_2[61][7]
.sym 89693 r_adc_master_tx_buffer_2[43][2]
.sym 89694 r_adc_master_tx_buffer_2[47][2]
.sym 89695 r_spi_master_tx_counter[2]
.sym 89696 $false
.sym 89699 r_adc_master_tx_buffer_1[35][5]
.sym 89700 r_adc_master_tx_buffer_1[43][5]
.sym 89701 r_spi_master_tx_counter[2]
.sym 89702 $abc$42034$n5367_1
.sym 89705 r_adc_master_tx_buffer_1[34][1]
.sym 89706 r_adc_master_tx_buffer_1[38][1]
.sym 89707 r_spi_master_tx_counter[2]
.sym 89708 $false
.sym 89711 r_adc_master_rx_buffer_1[9]
.sym 89712 $false
.sym 89713 $false
.sym 89714 $false
.sym 89717 r_adc_master_rx_buffer_1[19]
.sym 89718 $false
.sym 89719 $false
.sym 89720 $false
.sym 89723 r_adc_master_rx_buffer_1[26]
.sym 89724 $false
.sym 89725 $false
.sym 89726 $false
.sym 89729 r_adc_master_rx_buffer_1[5]
.sym 89730 $false
.sym 89731 $false
.sym 89732 $false
.sym 89735 r_adc_master_rx_buffer_1[13]
.sym 89736 $false
.sym 89737 $false
.sym 89738 $false
.sym 89739 $abc$42034$n5671
.sym 89740 blink_simple_LED2.i_clk$2
.sym 89741 $false
.sym 89742 $abc$42034$n3144
.sym 89743 $abc$42034$n3143
.sym 89744 $abc$42034$n4358_1
.sym 89746 $abc$42034$n3142
.sym 89747 $abc$42034$n42
.sym 89748 $abc$42034$n36
.sym 89749 $abc$42034$n32
.sym 89816 r_adc_master_tx_buffer_2[40][2]
.sym 89817 r_adc_master_tx_buffer_2[44][2]
.sym 89818 r_spi_master_tx_counter[2]
.sym 89819 $false
.sym 89822 r_adc_master_rx_buffer_1[25]
.sym 89823 $false
.sym 89824 $false
.sym 89825 $false
.sym 89828 r_adc_master_rx_buffer_1[17]
.sym 89829 $false
.sym 89830 $false
.sym 89831 $false
.sym 89834 r_adc_master_rx_buffer_1[27]
.sym 89835 $false
.sym 89836 $false
.sym 89837 $false
.sym 89840 r_adc_master_rx_buffer_1[19]
.sym 89841 $false
.sym 89842 $false
.sym 89843 $false
.sym 89846 r_adc_master_rx_buffer_1[26]
.sym 89847 $false
.sym 89848 $false
.sym 89849 $false
.sym 89852 r_adc_master_rx_buffer_1[6]
.sym 89853 $false
.sym 89854 $false
.sym 89855 $false
.sym 89858 r_adc_master_rx_buffer_1[2]
.sym 89859 $false
.sym 89860 $false
.sym 89861 $false
.sym 89862 $abc$42034$n5740
.sym 89863 blink_simple_LED2.i_clk$2
.sym 89864 $false
.sym 89865 $abc$42034$n3265
.sym 89866 $abc$42034$n2760
.sym 89867 $abc$42034$n3170
.sym 89870 $abc$42034$n3264_1
.sym 89871 r_adc_master_tx_buffer_1[75][7]
.sym 89872 r_adc_master_tx_buffer_1[75][3]
.sym 89939 r_spi_master_adc_tx_data[23]
.sym 89940 $abc$42034$n2757
.sym 89941 $abc$42034$n2755
.sym 89942 r_spi_master_adc_tx_data[15]
.sym 89945 r_spi_master_adc_tx_data[14]
.sym 89946 $abc$42034$n2755
.sym 89947 $abc$42034$n2753
.sym 89948 r_spi_master_adc_tx_data[6]
.sym 89951 r_adc_master_rx_buffer_1[25]
.sym 89952 $false
.sym 89953 $false
.sym 89954 $false
.sym 89957 r_adc_master_rx_buffer_1[27]
.sym 89958 $false
.sym 89959 $false
.sym 89960 $false
.sym 89963 r_adc_master_rx_buffer_1[21]
.sym 89964 $false
.sym 89965 $false
.sym 89966 $false
.sym 89969 r_adc_master_rx_buffer_1[12]
.sym 89970 $false
.sym 89971 $false
.sym 89972 $false
.sym 89975 r_adc_master_rx_buffer_1[13]
.sym 89976 $false
.sym 89977 $false
.sym 89978 $false
.sym 89981 r_adc_master_rx_buffer_1[19]
.sym 89982 $false
.sym 89983 $false
.sym 89984 $false
.sym 89985 $abc$42034$n5648
.sym 89986 blink_simple_LED2.i_clk$2
.sym 89987 $false
.sym 89992 r_adc_master_tx_buffer_2[111][7]
.sym 89993 r_adc_master_tx_buffer_2[108][6]
.sym 89995 r_adc_master_tx_buffer_2[111][5]
.sym 90062 r_adc_master_tx_buffer_1[11][3]
.sym 90063 r_adc_master_tx_buffer_1[15][3]
.sym 90064 r_spi_master_tx_counter[2]
.sym 90065 r_spi_master_tx_counter[0]
.sym 90068 r_adc_master_tx_buffer_1[115][0]
.sym 90069 r_adc_master_tx_buffer_1[119][0]
.sym 90070 r_spi_master_tx_counter[2]
.sym 90071 $false
.sym 90074 r_adc_master_tx_buffer_1[10][2]
.sym 90075 r_adc_master_tx_buffer_1[14][2]
.sym 90076 r_spi_master_tx_counter[0]
.sym 90077 r_spi_master_tx_counter[2]
.sym 90080 r_adc_master_rx_buffer_1[10]
.sym 90081 $false
.sym 90082 $false
.sym 90083 $false
.sym 90086 r_adc_master_rx_buffer_1[18]
.sym 90087 $false
.sym 90088 $false
.sym 90089 $false
.sym 90092 r_adc_master_rx_buffer_1[3]
.sym 90093 $false
.sym 90094 $false
.sym 90095 $false
.sym 90098 r_adc_master_rx_buffer_1[8]
.sym 90099 $false
.sym 90100 $false
.sym 90101 $false
.sym 90104 r_adc_master_rx_buffer_1[4]
.sym 90105 $false
.sym 90106 $false
.sym 90107 $false
.sym 90108 $abc$42034$n5648
.sym 90109 blink_simple_LED2.i_clk$2
.sym 90110 $false
.sym 90112 r_adc_master_tx_buffer_2[99][1]
.sym 90113 r_adc_master_tx_buffer_2[99][7]
.sym 90114 r_adc_master_tx_buffer_2[99][6]
.sym 90115 r_adc_master_tx_buffer_2[96][6]
.sym 90116 r_adc_master_tx_buffer_2[99][4]
.sym 90117 r_adc_master_tx_buffer_2[98][1]
.sym 90185 r_adc_master_tx_buffer_1[19][7]
.sym 90186 r_adc_master_tx_buffer_1[23][7]
.sym 90187 r_spi_master_tx_counter[2]
.sym 90188 r_spi_master_tx_counter[0]
.sym 90191 $abc$42034$n3255_1
.sym 90192 $abc$42034$n3256_1
.sym 90193 $false
.sym 90194 $false
.sym 90197 $abc$42034$n3252_1
.sym 90198 $abc$42034$n3253_1
.sym 90199 $false
.sym 90200 $false
.sym 90203 $abc$42034$n3264_1
.sym 90204 $abc$42034$n3265
.sym 90205 $false
.sym 90206 $false
.sym 90209 $abc$42034$n3267
.sym 90210 $abc$42034$n3268_1
.sym 90211 $false
.sym 90212 $false
.sym 90221 $abc$42034$n3258
.sym 90222 $abc$42034$n3259_1
.sym 90223 $false
.sym 90224 $false
.sym 90227 $abc$42034$n3261_1
.sym 90228 $abc$42034$n3262_1
.sym 90229 $false
.sym 90230 $false
.sym 90231 $abc$42034$n737
.sym 90232 blink_simple_LED2.i_clk$2
.sym 90233 $abc$42034$n77
.sym 90234 r_spi_master_tx_data_count[5]
.sym 90235 $abc$42034$n4156
.sym 90238 $abc$42034$n4230
.sym 90239 $abc$42034$n3169
.sym 90241 r_adc_master_tx_buffer_1[103][5]
.sym 90314 r_adc_master_rx_buffer_1[27]
.sym 90315 $false
.sym 90316 $false
.sym 90317 $false
.sym 90320 r_adc_master_rx_buffer_1[6]
.sym 90321 $false
.sym 90322 $false
.sym 90323 $false
.sym 90332 r_adc_master_rx_buffer_1[2]
.sym 90333 $false
.sym 90334 $false
.sym 90335 $false
.sym 90338 r_adc_master_rx_buffer_1[16]
.sym 90339 $false
.sym 90340 $false
.sym 90341 $false
.sym 90354 $abc$42034$n5752
.sym 90355 blink_simple_LED2.i_clk$2
.sym 90356 $false
.sym 90359 $auto$alumacc.cc:474:replace_alu$1773.C[2]
.sym 90360 $auto$alumacc.cc:474:replace_alu$1773.C[3]
.sym 90361 $auto$alumacc.cc:474:replace_alu$1773.C[4]
.sym 90362 $auto$alumacc.cc:474:replace_alu$1773.C[5]
.sym 90363 $abc$42034$n2709
.sym 90364 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 90431 r_spi_master_tx_counter[1]
.sym 90432 $abc$42034$n3904
.sym 90433 $abc$42034$n3905
.sym 90434 $abc$42034$n3901
.sym 90437 r_adc_master_tx_buffer_1[10][0]
.sym 90438 r_adc_master_tx_buffer_1[14][0]
.sym 90439 r_spi_master_tx_counter[2]
.sym 90440 $false
.sym 90449 $abc$42034$n56
.sym 90450 $false
.sym 90451 $false
.sym 90452 $false
.sym 90455 r_adc_master_rx_buffer_1[20]
.sym 90456 $false
.sym 90457 $false
.sym 90458 $false
.sym 90467 r_adc_master_rx_buffer_1[1]
.sym 90468 $false
.sym 90469 $false
.sym 90470 $false
.sym 90473 r_adc_master_rx_buffer_1[0]
.sym 90474 $false
.sym 90475 $false
.sym 90476 $false
.sym 90477 $abc$42034$n5725
.sym 90478 blink_simple_LED2.i_clk$2
.sym 90479 $false
.sym 90480 $abc$42034$n2697
.sym 90481 r_spi_master_tx_data_count[4]
.sym 90482 $abc$42034$n2703
.sym 90483 r_spi_master_tx_data_count[6]
.sym 90485 r_adc_master_tx_buffer_1[26][1]
.sym 90486 r_adc_master_tx_buffer_1[27][0]
.sym 90487 r_adc_master_tx_buffer_1[26][2]
.sym 90554 r_adc_master_tx_buffer_2[40][1]
.sym 90555 r_adc_master_tx_buffer_2[44][1]
.sym 90556 r_spi_master_tx_counter[1]
.sym 90557 $abc$42034$n5341_1
.sym 90560 $abc$42034$n5342_1
.sym 90561 $abc$42034$n5135_1
.sym 90562 r_spi_master_tx_counter[0]
.sym 90563 $abc$42034$n2789
.sym 90566 r_adc_master_tx_buffer_2[41][1]
.sym 90567 r_adc_master_tx_buffer_2[45][1]
.sym 90568 r_spi_master_tx_counter[1]
.sym 90569 $abc$42034$n5134_1
.sym 90572 r_adc_master_tx_buffer_2[42][1]
.sym 90573 r_adc_master_tx_buffer_2[46][1]
.sym 90574 r_spi_master_tx_counter[1]
.sym 90575 r_spi_master_tx_counter[2]
.sym 90578 $abc$42034$n2765
.sym 90579 r_spi_master_tx_data_count[0]
.sym 90580 $false
.sym 90581 $false
.sym 90584 $abc$42034$n58
.sym 90585 $abc$42034$n2765
.sym 90586 $abc$42034$n2763
.sym 90587 $false
.sym 90590 $abc$42034$n62
.sym 90591 $abc$42034$n2765
.sym 90592 $abc$42034$n2763
.sym 90593 $false
.sym 90596 $abc$42034$n2765
.sym 90597 r_spi_master_tx_data_count[1]
.sym 90598 $false
.sym 90599 $false
.sym 90600 $abc$42034$n423
.sym 90601 blink_simple_LED2.i_clk$2
.sym 90602 $false
.sym 90603 $abc$42034$n3319
.sym 90604 $abc$42034$n3311
.sym 90605 $abc$42034$n3318
.sym 90606 $abc$42034$n3316
.sym 90607 $abc$42034$n3308
.sym 90608 $abc$42034$n40
.sym 90609 $abc$42034$n46
.sym 90610 $abc$42034$n34
.sym 90677 $abc$42034$n2744
.sym 90678 r_adc_master_range[1]
.sym 90679 $false
.sym 90680 $false
.sym 90683 $abc$42034$n46
.sym 90684 $abc$42034$n2758
.sym 90685 $abc$42034$n2757
.sym 90686 r_spi_master_adc_tx_data[18]
.sym 90689 $abc$42034$n40
.sym 90690 $abc$42034$n2755
.sym 90691 $abc$42034$n2753
.sym 90692 r_spi_master_adc_tx_data[4]
.sym 90695 $abc$42034$n2755
.sym 90696 r_spi_master_adc_tx_data[11]
.sym 90697 $abc$42034$n34
.sym 90698 $abc$42034$n2753
.sym 90701 $abc$42034$n2744
.sym 90702 r_adc_master_range[0]
.sym 90703 $false
.sym 90704 $false
.sym 90707 $abc$42034$n2732_1
.sym 90708 r_adc_master_last_range[1]
.sym 90709 $abc$42034$n3308
.sym 90710 $abc$42034$n3309
.sym 90713 $abc$42034$n2740
.sym 90714 $abc$42034$n3318
.sym 90715 $abc$42034$n5790
.sym 90716 $abc$42034$n3319
.sym 90719 $abc$42034$n2740
.sym 90720 $abc$42034$n3311
.sym 90721 $abc$42034$n5790
.sym 90722 $abc$42034$n3312
.sym 90723 $true
.sym 90724 blink_simple_LED2.i_clk$2
.sym 90725 $abc$42034$n69
.sym 90727 $abc$42034$n4494_1
.sym 90728 $abc$42034$n423
.sym 90729 $abc$42034$n2763
.sym 90730 r_adc_master_tx_buffer_2[64][6]
.sym 90731 r_adc_master_tx_buffer_2[67][3]
.sym 90806 r_adc_master_tx_buffer_1[22][4]
.sym 90807 r_adc_master_tx_buffer_1[23][4]
.sym 90808 r_spi_master_tx_counter[0]
.sym 90809 $false
.sym 90812 r_adc_master_rx_buffer_1[8]
.sym 90813 $false
.sym 90814 $false
.sym 90815 $false
.sym 90818 r_adc_master_rx_buffer_1[2]
.sym 90819 $false
.sym 90820 $false
.sym 90821 $false
.sym 90824 r_adc_master_rx_buffer_1[11]
.sym 90825 $false
.sym 90826 $false
.sym 90827 $false
.sym 90842 r_adc_master_rx_buffer_1[10]
.sym 90843 $false
.sym 90844 $false
.sym 90845 $false
.sym 90846 $abc$42034$n5652
.sym 90847 blink_simple_LED2.i_clk$2
.sym 90848 $false
.sym 90849 $abc$42034$n3021_1
.sym 90850 $abc$42034$n4357_1
.sym 90851 $abc$42034$n3022
.sym 90853 r_adc_master_tx_buffer_2[91][7]
.sym 90854 r_adc_master_tx_buffer_2[91][2]
.sym 90855 r_adc_master_tx_buffer_2[91][0]
.sym 90856 r_adc_master_tx_buffer_2[88][5]
.sym 90923 r_adc_master_tx_buffer_2[91][2]
.sym 90924 r_adc_master_tx_buffer_2[95][2]
.sym 90925 r_spi_master_tx_counter[2]
.sym 90926 r_spi_master_tx_counter[0]
.sym 90929 r_adc_master_rx_buffer_1[20]
.sym 90930 $false
.sym 90931 $false
.sym 90932 $false
.sym 90935 r_adc_master_rx_buffer_1[13]
.sym 90936 $false
.sym 90937 $false
.sym 90938 $false
.sym 90941 r_adc_master_rx_buffer_1[29]
.sym 90942 $false
.sym 90943 $false
.sym 90944 $false
.sym 90947 r_adc_master_rx_buffer_1[3]
.sym 90948 $false
.sym 90949 $false
.sym 90950 $false
.sym 90953 r_adc_master_rx_buffer_1[28]
.sym 90954 $false
.sym 90955 $false
.sym 90956 $false
.sym 90959 r_adc_master_rx_buffer_1[4]
.sym 90960 $false
.sym 90961 $false
.sym 90962 $false
.sym 90965 r_adc_master_rx_buffer_1[26]
.sym 90966 $false
.sym 90967 $false
.sym 90968 $false
.sym 90969 $abc$42034$n5661
.sym 90970 blink_simple_LED2.i_clk$2
.sym 90971 $false
.sym 90973 $abc$42034$n3527
.sym 90974 $abc$42034$n3014
.sym 90975 $abc$42034$n3016_1
.sym 90976 $abc$42034$n3013_1
.sym 90977 $abc$42034$n3015_1
.sym 90978 r_adc_master_tx_buffer_1[16][5]
.sym 90979 r_adc_master_tx_buffer_1[19][3]
.sym 91046 r_adc_master_tx_buffer_1[18][5]
.sym 91047 r_adc_master_tx_buffer_1[22][5]
.sym 91048 r_spi_master_tx_counter[0]
.sym 91049 r_spi_master_tx_counter[2]
.sym 91058 r_adc_master_tx_buffer_2[41][7]
.sym 91059 r_adc_master_tx_buffer_2[45][7]
.sym 91060 r_spi_master_tx_counter[2]
.sym 91061 $false
.sym 91064 $abc$42034$n4656_1
.sym 91065 $abc$42034$n4653_1
.sym 91066 r_spi_master_tx_counter[0]
.sym 91067 r_spi_master_tx_counter[1]
.sym 91076 r_adc_master_tx_buffer_1[16][5]
.sym 91077 r_adc_master_tx_buffer_1[20][5]
.sym 91078 r_spi_master_tx_counter[0]
.sym 91079 r_spi_master_tx_counter[2]
.sym 91088 r_adc_master_rx_buffer_1[23]
.sym 91089 $false
.sym 91090 $false
.sym 91091 $false
.sym 91092 $abc$42034$n5740
.sym 91093 blink_simple_LED2.i_clk$2
.sym 91094 $false
.sym 91095 $abc$42034$n4604_1
.sym 91096 $abc$42034$n4409_1
.sym 91097 $abc$42034$n3524
.sym 91098 $abc$42034$n3197
.sym 91099 r_adc_master_tx_buffer_2[69][5]
.sym 91100 r_adc_master_tx_buffer_2[69][7]
.sym 91101 r_adc_master_tx_buffer_2[68][3]
.sym 91102 r_adc_master_tx_buffer_2[71][3]
.sym 91169 $abc$42034$n824
.sym 91170 r_spi_master_tx_dv
.sym 91171 $false
.sym 91172 $false
.sym 91175 r_adc_master_tx_buffer_1[16][3]
.sym 91176 r_adc_master_tx_buffer_1[20][3]
.sym 91177 r_spi_master_tx_counter[0]
.sym 91178 r_spi_master_tx_counter[2]
.sym 91193 $abc$42034$n3025_1
.sym 91194 $abc$42034$n3026_1
.sym 91195 r_spi_master_tx_counter[1]
.sym 91196 r_spi_master_tx_counter[3]
.sym 91199 $abc$42034$n2760
.sym 91200 $abc$42034$n2761
.sym 91201 $false
.sym 91202 $false
.sym 91211 $abc$42034$n2752
.sym 91212 $abc$42034$n2756
.sym 91213 $false
.sym 91214 $false
.sym 91215 $abc$42034$n737
.sym 91216 blink_simple_LED2.i_clk$2
.sym 91217 $false
.sym 91218 $abc$42034$n4541_1
.sym 91219 $abc$42034$n5265_1
.sym 91220 $abc$42034$n4431_1
.sym 91221 $abc$42034$n4602_1
.sym 91222 $abc$42034$n3732
.sym 91223 r_adc_master_tx_buffer_1[46][4]
.sym 91224 r_adc_master_tx_buffer_1[46][1]
.sym 91225 r_adc_master_tx_buffer_1[47][2]
.sym 91292 $abc$42034$n3731
.sym 91293 $abc$42034$n3732
.sym 91294 r_spi_master_tx_counter[1]
.sym 91295 r_spi_master_tx_counter[4]
.sym 91304 r_adc_master_tx_buffer_1[89][1]
.sym 91305 r_adc_master_tx_buffer_1[93][1]
.sym 91306 r_spi_master_tx_counter[2]
.sym 91307 r_spi_master_tx_counter[0]
.sym 91310 $abc$42034$n3194
.sym 91311 $abc$42034$n3195
.sym 91312 r_spi_master_tx_counter[1]
.sym 91313 $false
.sym 91316 $abc$42034$n4541_1
.sym 91317 $abc$42034$n4540_1
.sym 91318 r_spi_master_tx_counter[1]
.sym 91319 r_spi_master_tx_counter[3]
.sym 91322 r_adc_master_tx_buffer_2[65][3]
.sym 91323 r_adc_master_tx_buffer_2[69][3]
.sym 91324 r_spi_master_tx_counter[2]
.sym 91325 r_spi_master_tx_counter[0]
.sym 91334 r_adc_master_rx_buffer_1[22]
.sym 91335 $false
.sym 91336 $false
.sym 91337 $false
.sym 91338 $abc$42034$n5676
.sym 91339 blink_simple_LED2.i_clk$2
.sym 91340 $false
.sym 91341 $abc$42034$n4729_1
.sym 91342 $abc$42034$n3459
.sym 91343 $abc$42034$n3868
.sym 91345 $abc$42034$n3240
.sym 91346 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 91347 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 91348 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 91421 $false
.sym 91422 spiMasterADC.r_TX_Count[0]
.sym 91423 $false
.sym 91424 $false
.sym 91427 $abc$42034$n4543_1
.sym 91428 $abc$42034$n4544_1
.sym 91429 r_spi_master_tx_counter[1]
.sym 91430 $false
.sym 91433 spiMasterADC.r_TX_Count[0]
.sym 91434 $abc$42034$n3330
.sym 91435 spiMasterADC.r_TX_Count[1]
.sym 91436 spiMasterADC.r_SM_CS[2]
.sym 91439 $abc$42034$n2571
.sym 91440 $abc$42034$n3330
.sym 91441 spiMasterADC.r_SM_CS[2]
.sym 91442 $abc$42034$n3336
.sym 91457 $abc$42034$n5077_1
.sym 91458 spiMasterADC.r_SM_CS[0]
.sym 91459 $abc$42034$n3334
.sym 91460 $false
.sym 91461 $abc$42034$n626
.sym 91462 blink_simple_LED2.i_clk$2
.sym 91463 $abc$42034$n997$2
.sym 91464 $abc$42034$n4369_1
.sym 91465 $abc$42034$n3417
.sym 91466 $abc$42034$n3196
.sym 91467 $abc$42034$n4055
.sym 91468 r_adc_master_tx_buffer_2[58][4]
.sym 91469 r_adc_master_tx_buffer_2[58][6]
.sym 91470 r_adc_master_tx_buffer_2[56][6]
.sym 91471 r_adc_master_tx_buffer_2[57][6]
.sym 91538 $abc$42034$n834
.sym 91539 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 91540 $false
.sym 91541 $false
.sym 91544 $abc$42034$n4542_1
.sym 91545 $abc$42034$n4545_1
.sym 91546 $abc$42034$n4536_1
.sym 91547 $abc$42034$n4539_1
.sym 91550 $abc$42034$n4363_1
.sym 91551 $abc$42034$n4350_1
.sym 91552 r_spi_master_tx_counter[4]
.sym 91553 $abc$42034$n2855
.sym 91556 spiMasterADC.r_SM_CS[2]
.sym 91557 spiMasterADC.r_SM_CS[0]
.sym 91558 $false
.sym 91559 $false
.sym 91562 $abc$42034$n3193
.sym 91563 $abc$42034$n3196
.sym 91564 $abc$42034$n3187
.sym 91565 $abc$42034$n3190
.sym 91574 $abc$42034$n319
.sym 91575 r_spi_master_adc_tx_dv
.sym 91576 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 91577 $false
.sym 91580 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 91581 $false
.sym 91582 $false
.sym 91583 $false
.sym 91584 $abc$42034$n839
.sym 91585 blink_simple_LED2.i_clk$2
.sym 91586 $abc$42034$n995$2
.sym 91589 $abc$42034$n3244
.sym 91590 $abc$42034$n3246
.sym 91591 $abc$42034$n740
.sym 91593 $abc$42034$n417
.sym 91594 r_adc_master_tx_buffer_2[70][3]
.sym 91661 $abc$42034$n3467
.sym 91662 $abc$42034$n5087_1
.sym 91663 $abc$42034$n2855
.sym 91664 $false
.sym 91673 $abc$42034$n3474
.sym 91674 $abc$42034$n3468
.sym 91675 r_spi_master_tx_counter[4]
.sym 91676 r_spi_master_tx_counter[1]
.sym 91685 r_adc_master_tx_buffer_2[9][0]
.sym 91686 r_adc_master_tx_buffer_2[13][0]
.sym 91687 r_spi_master_tx_counter[2]
.sym 91688 r_spi_master_tx_counter[0]
.sym 91691 $abc$42034$n3454
.sym 91692 $abc$42034$n5326_1
.sym 91693 r_spi_master_tx_counter[1]
.sym 91694 r_spi_master_tx_counter[4]
.sym 91697 r_adc_master_rx_buffer_1[25]
.sym 91698 $false
.sym 91699 $false
.sym 91700 $false
.sym 91703 r_adc_master_rx_buffer_1[16]
.sym 91704 $false
.sym 91705 $false
.sym 91706 $false
.sym 91707 $abc$42034$n5731
.sym 91708 blink_simple_LED2.i_clk$2
.sym 91709 $false
.sym 91711 $abc$42034$n4609_1
.sym 91713 $abc$42034$n4610_1
.sym 91715 r_spi_master_tx_dv
.sym 91784 spiMasterADC.r_TX_Count[2]
.sym 91785 $false
.sym 91786 $false
.sym 91787 $false
.sym 91790 r_adc_master_tx_buffer_1[26][7]
.sym 91791 r_adc_master_tx_buffer_1[30][7]
.sym 91792 r_spi_master_tx_counter[0]
.sym 91793 r_spi_master_tx_counter[2]
.sym 91808 $abc$42034$n4547_1
.sym 91809 $abc$42034$n4546_1
.sym 91810 r_spi_master_tx_counter[1]
.sym 91811 r_spi_master_tx_counter[3]
.sym 91814 r_adc_master_tx_buffer_2[88][3]
.sym 91815 r_adc_master_tx_buffer_2[92][3]
.sym 91816 r_spi_master_tx_counter[0]
.sym 91817 r_spi_master_tx_counter[2]
.sym 91820 $abc$42034$n4537_1
.sym 91821 $abc$42034$n4538_1
.sym 91822 r_spi_master_tx_counter[1]
.sym 91823 $false
.sym 91826 r_adc_master_rx_buffer_1[15]
.sym 91827 $false
.sym 91828 $false
.sym 91829 $false
.sym 91830 $abc$42034$n5667
.sym 91831 blink_simple_LED2.i_clk$2
.sym 91832 $false
.sym 91833 $abc$42034$n3007
.sym 91834 $abc$42034$n3008
.sym 91835 $abc$42034$n4611_1
.sym 91840 r_adc_master_tx_buffer_1[18][7]
.sym 91869 $true
.sym 91906 $abc$42034$n5625$2
.sym 91907 $false
.sym 91908 $abc$42034$n5625
.sym 91909 $false
.sym 91910 $false
.sym 91912 $auto$alumacc.cc:474:replace_alu$1628.C[2]
.sym 91914 $false
.sym 91915 $abc$42034$n5526
.sym 91918 $abc$42034$n319$2
.sym 91920 $false
.sym 91921 $abc$42034$n5626
.sym 91928 $abc$42034$n319$2
.sym 91931 spiMasterADC.r_TX_Count[0]
.sym 91932 $false
.sym 91933 $false
.sym 91934 $false
.sym 91937 r_adc_master_tx_buffer_1[32][4]
.sym 91938 r_adc_master_tx_buffer_1[36][4]
.sym 91939 r_spi_master_tx_counter[0]
.sym 91940 r_spi_master_tx_counter[2]
.sym 91943 r_adc_master_rx_buffer_1[28]
.sym 91944 $false
.sym 91945 $false
.sym 91946 $false
.sym 91953 $abc$42034$n5673
.sym 91954 blink_simple_LED2.i_clk$2
.sym 91955 $false
.sym 91956 $abc$42034$n3009
.sym 91957 r_adc_master_tx_buffer_1[90][2]
.sym 91959 r_adc_master_tx_buffer_1[88][1]
.sym 91960 r_adc_master_tx_buffer_1[89][7]
.sym 91962 r_adc_master_tx_buffer_1[88][2]
.sym 92030 $abc$42034$n5325_1
.sym 92031 $abc$42034$n5324_1
.sym 92032 r_spi_master_tx_counter[3]
.sym 92033 $false
.sym 92048 r_adc_master_tx_buffer_1[48][6]
.sym 92049 r_adc_master_tx_buffer_1[52][6]
.sym 92050 r_spi_master_tx_counter[2]
.sym 92051 $false
.sym 92054 r_adc_master_tx_buffer_1[60][0]
.sym 92055 r_adc_master_tx_buffer_1[56][0]
.sym 92056 r_spi_master_tx_counter[0]
.sym 92057 $abc$42034$n5084_1
.sym 92060 r_adc_master_tx_buffer_1[51][4]
.sym 92061 r_adc_master_tx_buffer_1[55][4]
.sym 92062 r_spi_master_tx_counter[2]
.sym 92063 r_spi_master_tx_counter[0]
.sym 92066 r_adc_master_rx_buffer_1[10]
.sym 92067 $false
.sym 92068 $false
.sym 92069 $false
.sym 92076 $abc$42034$n5740
.sym 92077 blink_simple_LED2.i_clk$2
.sym 92078 $false
.sym 92082 $abc$42034$n4094
.sym 92083 $abc$42034$n3012_1
.sym 92086 r_adc_master_tx_buffer_2[20][5]
.sym 92153 r_adc_master_tx_buffer_2[80][3]
.sym 92154 r_adc_master_tx_buffer_2[84][3]
.sym 92155 r_spi_master_tx_counter[0]
.sym 92156 r_spi_master_tx_counter[2]
.sym 92159 $abc$42034$n3191
.sym 92160 $abc$42034$n3192
.sym 92161 r_spi_master_tx_counter[1]
.sym 92162 r_spi_master_tx_counter[4]
.sym 92183 r_adc_master_rx_buffer_1[27]
.sym 92184 $false
.sym 92185 $false
.sym 92186 $false
.sym 92195 r_adc_master_rx_buffer_1[4]
.sym 92196 $false
.sym 92197 $false
.sym 92198 $false
.sym 92199 $abc$42034$n5749
.sym 92200 blink_simple_LED2.i_clk$2
.sym 92201 $false
.sym 92203 $abc$42034$n3011_1
.sym 92204 r_adc_master_tx_buffer_1[51][4]
.sym 92205 r_adc_master_tx_buffer_1[50][3]
.sym 92206 r_adc_master_tx_buffer_1[49][5]
.sym 92207 r_adc_master_tx_buffer_1[50][6]
.sym 92208 r_adc_master_tx_buffer_1[51][3]
.sym 92209 r_adc_master_tx_buffer_1[48][5]
.sym 92276 r_adc_master_tx_buffer_1[49][5]
.sym 92277 r_adc_master_tx_buffer_1[53][5]
.sym 92278 r_spi_master_tx_counter[2]
.sym 92279 $false
.sym 92282 r_adc_master_tx_buffer_1[17][1]
.sym 92283 r_adc_master_tx_buffer_1[21][1]
.sym 92284 r_spi_master_tx_counter[2]
.sym 92285 $abc$42034$n2777
.sym 92294 r_adc_master_tx_buffer_1[48][5]
.sym 92295 r_adc_master_tx_buffer_1[52][5]
.sym 92296 r_spi_master_tx_counter[2]
.sym 92297 $false
.sym 92306 $abc$42034$n4256_1
.sym 92307 $abc$42034$n4255_1
.sym 92308 r_spi_master_tx_counter[3]
.sym 92309 r_spi_master_tx_counter[0]
.sym 92312 r_adc_master_rx_buffer_1[17]
.sym 92313 $false
.sym 92314 $false
.sym 92315 $false
.sym 92322 $abc$42034$n5644
.sym 92323 blink_simple_LED2.i_clk$2
.sym 92324 $false
.sym 92325 r_adc_master_tx_buffer_1[63][0]
.sym 92330 r_adc_master_tx_buffer_1[60][0]
.sym 92332 r_adc_master_tx_buffer_1[63][3]
.sym 92399 r_adc_master_tx_buffer_1[17][7]
.sym 92400 r_adc_master_tx_buffer_1[21][7]
.sym 92401 r_spi_master_tx_counter[2]
.sym 92402 r_spi_master_tx_counter[0]
.sym 92405 r_adc_master_tx_buffer_2[43][7]
.sym 92406 r_adc_master_tx_buffer_2[47][7]
.sym 92407 r_spi_master_tx_counter[2]
.sym 92408 $false
.sym 92411 r_adc_master_tx_buffer_1[48][2]
.sym 92412 r_adc_master_tx_buffer_1[52][2]
.sym 92413 r_spi_master_tx_counter[0]
.sym 92414 r_spi_master_tx_counter[2]
.sym 92417 r_adc_master_rx_buffer_1[23]
.sym 92418 $false
.sym 92419 $false
.sym 92420 $false
.sym 92423 r_adc_master_rx_buffer_1[27]
.sym 92424 $false
.sym 92425 $false
.sym 92426 $false
.sym 92435 r_adc_master_rx_buffer_1[17]
.sym 92436 $false
.sym 92437 $false
.sym 92438 $false
.sym 92445 $abc$42034$n5661
.sym 92446 blink_simple_LED2.i_clk$2
.sym 92447 $false
.sym 92448 r_adc_master_tx_buffer_1[28][4]
.sym 92449 r_adc_master_tx_buffer_1[29][0]
.sym 92450 r_adc_master_tx_buffer_1[29][2]
.sym 92451 r_adc_master_tx_buffer_1[30][3]
.sym 92452 r_adc_master_tx_buffer_1[31][0]
.sym 92455 r_adc_master_tx_buffer_1[31][5]
.sym 92522 r_adc_master_tx_buffer_2[50][6]
.sym 92523 r_adc_master_tx_buffer_2[54][6]
.sym 92524 r_spi_master_tx_counter[0]
.sym 92525 r_spi_master_tx_counter[2]
.sym 92552 r_adc_master_tx_buffer_2[50][3]
.sym 92553 r_adc_master_tx_buffer_2[51][3]
.sym 92554 r_spi_master_tx_counter[0]
.sym 92555 $false
.sym 92558 r_adc_master_rx_buffer_1[11]
.sym 92559 $false
.sym 92560 $false
.sym 92561 $false
.sym 92564 r_adc_master_rx_buffer_1[3]
.sym 92565 $false
.sym 92566 $false
.sym 92567 $false
.sym 92568 $abc$42034$n5741
.sym 92569 blink_simple_LED2.i_clk$2
.sym 92570 $false
.sym 92571 $abc$42034$n3590
.sym 92576 $abc$42034$n4524_1
.sym 92577 r_adc_master_tx_buffer_2[2][0]
.sym 92651 r_adc_master_tx_buffer_2[48][6]
.sym 92652 r_adc_master_tx_buffer_2[52][6]
.sym 92653 r_spi_master_tx_counter[0]
.sym 92654 r_spi_master_tx_counter[2]
.sym 92681 $false
.sym 92682 $false
.sym 92683 blink_simple_LED2.r_clock_counter[0]
.sym 92684 $false
.sym 92691 $true
.sym 92692 blink_simple_LED2.i_clk$2
.sym 92693 $false
.sym 92696 r_adc_master_tx_buffer_1[98][7]
.sym 92768 r_adc_master_rx_buffer_1[29]
.sym 92769 $false
.sym 92770 $false
.sym 92771 $false
.sym 92774 r_adc_master_rx_buffer_1[21]
.sym 92775 $false
.sym 92776 $false
.sym 92777 $false
.sym 92780 r_adc_master_rx_buffer_1[26]
.sym 92781 $false
.sym 92782 $false
.sym 92783 $false
.sym 92786 r_adc_master_rx_buffer_1[3]
.sym 92787 $false
.sym 92788 $false
.sym 92789 $false
.sym 92798 r_adc_master_rx_buffer_1[30]
.sym 92799 $false
.sym 92800 $false
.sym 92801 $false
.sym 92814 $abc$42034$n5683
.sym 92815 blink_simple_LED2.i_clk$2
.sym 92816 $false
.sym 92818 $abc$42034$n3191
.sym 92819 r_adc_master_tx_buffer_2[81][3]
.sym 92820 r_adc_master_tx_buffer_2[81][2]
.sym 92822 r_adc_master_tx_buffer_2[82][7]
.sym 92823 r_adc_master_tx_buffer_2[83][7]
.sym 92824 r_adc_master_tx_buffer_2[82][3]
.sym 92897 r_adc_master_rx_buffer_1[14]
.sym 92898 $false
.sym 92899 $false
.sym 92900 $false
.sym 92903 r_adc_master_rx_buffer_1[19]
.sym 92904 $false
.sym 92905 $false
.sym 92906 $false
.sym 92921 r_adc_master_rx_buffer_1[30]
.sym 92922 $false
.sym 92923 $false
.sym 92924 $false
.sym 92937 $abc$42034$n5742
.sym 92938 blink_simple_LED2.i_clk$2
.sym 92939 $false
.sym 93032 r_adc_master_rx_buffer_1[27]
.sym 93033 $false
.sym 93034 $false
.sym 93035 $false
.sym 93060 $abc$42034$n5751
.sym 93061 blink_simple_LED2.i_clk$2
.sym 93062 $false
.sym 93167 r_adc_master_tx_buffer_1[102][5]
.sym 93291 $abc$42034$n4597_1
.sym 93292 r_adc_master_tx_buffer_2[112][0]
.sym 93294 r_adc_master_tx_buffer_2[112][1]
.sym 93437 r_adc_master_rx_buffer_1[21]
.sym 93438 $false
.sym 93439 $false
.sym 93440 $false
.sym 93447 $abc$42034$n5745
.sym 93448 blink_simple_LED2.i_clk$2
.sym 93449 $false
.sym 93450 r_adc_master_tx_buffer_1[34][6]
.sym 93451 r_adc_master_tx_buffer_1[32][3]
.sym 93455 r_adc_master_tx_buffer_1[35][4]
.sym 93524 r_adc_master_tx_buffer_1[35][4]
.sym 93525 r_adc_master_tx_buffer_1[39][4]
.sym 93526 r_spi_master_tx_counter[2]
.sym 93527 r_spi_master_tx_counter[0]
.sym 93548 r_adc_master_rx_buffer_1[21]
.sym 93549 $false
.sym 93550 $false
.sym 93551 $false
.sym 93560 r_adc_master_rx_buffer_1[3]
.sym 93561 $false
.sym 93562 $false
.sym 93563 $false
.sym 93570 $abc$42034$n5652
.sym 93571 blink_simple_LED2.i_clk$2
.sym 93572 $false
.sym 93573 r_adc_master_tx_buffer_2[16][3]
.sym 93576 r_adc_master_tx_buffer_2[16][4]
.sym 93578 r_adc_master_tx_buffer_2[18][4]
.sym 93580 r_adc_master_tx_buffer_2[16][1]
.sym 93609 $true
.sym 93646 $abc$42034$n5598$2
.sym 93647 $false
.sym 93648 $abc$42034$n5598
.sym 93649 $false
.sym 93650 $false
.sym 93652 $auto$alumacc.cc:474:replace_alu$1603.C[2]
.sym 93654 $false
.sym 93655 $abc$42034$n5535
.sym 93658 $auto$alumacc.cc:474:replace_alu$1603.C[3]
.sym 93660 $false
.sym 93661 $abc$42034$n5600
.sym 93664 $auto$alumacc.cc:474:replace_alu$1603.C[4]
.sym 93666 $false
.sym 93667 $abc$42034$n5602
.sym 93670 $abc$42034$n824$2
.sym 93672 $false
.sym 93673 $abc$42034$n5604
.sym 93680 $abc$42034$n824$2
.sym 93683 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 93684 $false
.sym 93685 $false
.sym 93686 $false
.sym 93689 r_temp_adc_tx[7]
.sym 93690 $false
.sym 93691 $false
.sym 93692 $false
.sym 93693 r_spi_master_adc_tx_dv
.sym 93694 blink_simple_LED2.i_clk$2
.sym 93695 $abc$42034$n997$2
.sym 93697 r_adc_master_tx_buffer_1[95][5]
.sym 93700 r_adc_master_tx_buffer_1[95][7]
.sym 93703 r_adc_master_tx_buffer_1[94][0]
.sym 93770 r_adc_master_tx_buffer_2[60][7]
.sym 93771 r_adc_master_tx_buffer_2[61][7]
.sym 93772 r_spi_master_tx_counter[0]
.sym 93773 $false
.sym 93794 $abc$42034$n4661_1
.sym 93795 $abc$42034$n4660_1
.sym 93796 r_spi_master_tx_counter[1]
.sym 93797 r_spi_master_tx_counter[2]
.sym 93800 r_adc_master_rx_buffer_1[16]
.sym 93801 $false
.sym 93802 $false
.sym 93803 $false
.sym 93806 r_adc_master_rx_buffer_1[6]
.sym 93807 $false
.sym 93808 $false
.sym 93809 $false
.sym 93812 r_adc_master_rx_buffer_1[23]
.sym 93813 $false
.sym 93814 $false
.sym 93815 $false
.sym 93816 $abc$42034$n5744
.sym 93817 blink_simple_LED2.i_clk$2
.sym 93818 $false
.sym 93820 $abc$42034$n5345_1
.sym 93822 $abc$42034$n5255_1
.sym 93823 r_adc_master_tx_buffer_2[19][6]
.sym 93825 r_adc_master_tx_buffer_2[18][6]
.sym 93826 r_adc_master_tx_buffer_2[17][3]
.sym 93893 r_adc_master_tx_buffer_2[40][3]
.sym 93894 r_adc_master_tx_buffer_2[44][3]
.sym 93895 r_spi_master_tx_counter[0]
.sym 93896 r_spi_master_tx_counter[2]
.sym 93899 r_adc_master_tx_buffer_2[41][3]
.sym 93900 r_adc_master_tx_buffer_2[45][3]
.sym 93901 r_spi_master_tx_counter[2]
.sym 93902 r_spi_master_tx_counter[0]
.sym 93905 r_adc_master_tx_buffer_2[35][6]
.sym 93906 r_adc_master_tx_buffer_2[39][6]
.sym 93907 r_spi_master_tx_counter[2]
.sym 93908 r_spi_master_tx_counter[0]
.sym 93917 r_spi_master_tx_counter[1]
.sym 93918 $abc$42034$n3143
.sym 93919 $abc$42034$n3144
.sym 93920 $abc$42034$n2789
.sym 93923 $true$2
.sym 93924 $false
.sym 93925 $false
.sym 93926 $false
.sym 93929 $true$2
.sym 93930 $false
.sym 93931 $false
.sym 93932 $false
.sym 93935 r_adc_master_configured
.sym 93936 $false
.sym 93937 $false
.sym 93938 $false
.sym 93939 $abc$42034$n5791$2
.sym 93940 blink_simple_LED2.i_clk$2
.sym 93941 $false
.sym 93942 $abc$42034$n4228
.sym 93943 $abc$42034$n4229
.sym 93944 $abc$42034$n4331_1
.sym 93945 $abc$42034$n4332_1
.sym 93946 $abc$42034$n4232_1
.sym 93947 $abc$42034$n4330_1
.sym 93948 r_adc_master_tx_buffer_1[40][1]
.sym 93949 r_adc_master_tx_buffer_1[43][5]
.sym 94016 $abc$42034$n2758
.sym 94017 r_spi_master_adc_tx_data[25]
.sym 94018 $abc$42034$n32
.sym 94019 $abc$42034$n2753
.sym 94022 $abc$42034$n48
.sym 94023 $abc$42034$n2758
.sym 94024 $abc$42034$n2757
.sym 94025 r_spi_master_adc_tx_data[19]
.sym 94028 r_adc_master_tx_buffer_2[17][3]
.sym 94029 r_adc_master_tx_buffer_2[21][3]
.sym 94030 r_spi_master_tx_counter[2]
.sym 94031 r_spi_master_tx_counter[0]
.sym 94046 $abc$42034$n2757
.sym 94047 r_spi_master_adc_tx_data[17]
.sym 94048 $abc$42034$n36
.sym 94049 $abc$42034$n2755
.sym 94052 r_adc_master_rx_buffer_1[7]
.sym 94053 $false
.sym 94054 $false
.sym 94055 $false
.sym 94058 r_adc_master_rx_buffer_1[3]
.sym 94059 $false
.sym 94060 $false
.sym 94061 $false
.sym 94062 $abc$42034$n5697
.sym 94063 blink_simple_LED2.i_clk$2
.sym 94064 $false
.sym 94065 $abc$42034$n4029
.sym 94068 $abc$42034$n4214
.sym 94069 $abc$42034$n4497_1
.sym 94070 r_adc_master_tx_buffer_2[14][1]
.sym 94163 r_adc_master_rx_buffer_1[7]
.sym 94164 $false
.sym 94165 $false
.sym 94166 $false
.sym 94169 r_adc_master_rx_buffer_1[30]
.sym 94170 $false
.sym 94171 $false
.sym 94172 $false
.sym 94181 r_adc_master_rx_buffer_1[5]
.sym 94182 $false
.sym 94183 $false
.sym 94184 $false
.sym 94185 $abc$42034$n5756$2
.sym 94186 blink_simple_LED2.i_clk$2
.sym 94187 $false
.sym 94188 $abc$42034$n3023_1
.sym 94189 r_adc_master_tx_buffer_1[21][0]
.sym 94191 r_adc_master_tx_buffer_1[23][7]
.sym 94192 r_adc_master_tx_buffer_1[22][7]
.sym 94193 r_adc_master_tx_buffer_1[22][3]
.sym 94195 r_adc_master_tx_buffer_1[22][6]
.sym 94268 r_adc_master_rx_buffer_1[1]
.sym 94269 $false
.sym 94270 $false
.sym 94271 $false
.sym 94274 r_adc_master_rx_buffer_1[7]
.sym 94275 $false
.sym 94276 $false
.sym 94277 $false
.sym 94280 r_adc_master_rx_buffer_1[6]
.sym 94281 $false
.sym 94282 $false
.sym 94283 $false
.sym 94286 r_adc_master_rx_buffer_1[30]
.sym 94287 $false
.sym 94288 $false
.sym 94289 $false
.sym 94292 r_adc_master_rx_buffer_1[4]
.sym 94293 $false
.sym 94294 $false
.sym 94295 $false
.sym 94298 r_adc_master_rx_buffer_1[9]
.sym 94299 $false
.sym 94300 $false
.sym 94301 $false
.sym 94308 $abc$42034$n5753
.sym 94309 blink_simple_LED2.i_clk$2
.sym 94310 $false
.sym 94311 $abc$42034$n3171
.sym 94312 $abc$42034$n4361_1
.sym 94313 $abc$42034$n3622
.sym 94314 r_adc_master_tx_buffer_2[33][5]
.sym 94315 r_adc_master_tx_buffer_2[35][3]
.sym 94316 r_adc_master_tx_buffer_2[33][6]
.sym 94317 r_adc_master_tx_buffer_2[34][0]
.sym 94318 r_adc_master_tx_buffer_2[35][5]
.sym 94385 $abc$42034$n60
.sym 94386 $false
.sym 94387 $false
.sym 94388 $false
.sym 94391 r_adc_master_tx_buffer_2[65][5]
.sym 94392 r_adc_master_tx_buffer_2[69][5]
.sym 94393 r_spi_master_tx_counter[2]
.sym 94394 r_spi_master_tx_counter[0]
.sym 94409 r_adc_master_tx_buffer_1[99][5]
.sym 94410 r_adc_master_tx_buffer_1[103][5]
.sym 94411 r_spi_master_tx_counter[2]
.sym 94412 r_spi_master_tx_counter[0]
.sym 94415 $abc$42034$n3170
.sym 94416 $abc$42034$n3171
.sym 94417 r_spi_master_tx_counter[1]
.sym 94418 r_spi_master_tx_counter[3]
.sym 94427 r_adc_master_rx_buffer_1[5]
.sym 94428 $false
.sym 94429 $false
.sym 94430 $false
.sym 94431 $abc$42034$n5715
.sym 94432 blink_simple_LED2.i_clk$2
.sym 94433 $false
.sym 94434 $abc$42034$n4360_1
.sym 94435 $abc$42034$n2700
.sym 94437 $abc$42034$n2825
.sym 94438 $abc$42034$n2706
.sym 94439 $abc$42034$n3905
.sym 94440 r_adc_master_tx_buffer_2[110][0]
.sym 94470 $true
.sym 94507 r_spi_master_tx_data_count[0]$2
.sym 94508 $false
.sym 94509 r_spi_master_tx_data_count[0]
.sym 94510 $false
.sym 94511 $false
.sym 94513 $auto$alumacc.cc:474:replace_alu$1773.C[2]$2
.sym 94515 r_spi_master_tx_data_count[1]
.sym 94516 $true$2
.sym 94519 $auto$alumacc.cc:474:replace_alu$1773.C[3]$2
.sym 94521 r_spi_master_tx_data_count[2]
.sym 94522 $true$2
.sym 94523 $auto$alumacc.cc:474:replace_alu$1773.C[2]$2
.sym 94525 $auto$alumacc.cc:474:replace_alu$1773.C[4]$2
.sym 94527 r_spi_master_tx_data_count[3]
.sym 94528 $true$2
.sym 94529 $auto$alumacc.cc:474:replace_alu$1773.C[3]$2
.sym 94531 $auto$alumacc.cc:474:replace_alu$1773.C[5]$2
.sym 94533 r_spi_master_tx_data_count[4]
.sym 94534 $true$2
.sym 94535 $auto$alumacc.cc:474:replace_alu$1773.C[4]$2
.sym 94537 $auto$alumacc.cc:474:replace_alu$1773.C[6]
.sym 94539 r_spi_master_tx_data_count[5]
.sym 94540 $true$2
.sym 94541 $auto$alumacc.cc:474:replace_alu$1773.C[5]$2
.sym 94544 $false
.sym 94545 r_spi_master_tx_data_count[6]
.sym 94546 $false
.sym 94547 $auto$alumacc.cc:474:replace_alu$1773.C[6]
.sym 94550 r_spi_master_tx_dv
.sym 94551 $abc$42034$n824
.sym 94552 $false
.sym 94553 $false
.sym 94554 $true
.sym 94555 blink_simple_LED2.i_clk$2
.sym 94556 $abc$42034$n995$2
.sym 94557 $abc$42034$n2691
.sym 94559 $abc$42034$n2928
.sym 94560 $abc$42034$n3774
.sym 94561 $abc$42034$n3369
.sym 94562 $abc$42034$n4368_1
.sym 94563 r_adc_master_tx_buffer_2[55][2]
.sym 94564 r_adc_master_tx_buffer_2[54][1]
.sym 94631 $false
.sym 94632 r_spi_master_tx_data_count[2]
.sym 94633 $false
.sym 94634 $auto$alumacc.cc:474:replace_alu$1773.C[2]
.sym 94637 $abc$42034$n58
.sym 94638 $false
.sym 94639 $false
.sym 94640 $false
.sym 94643 $false
.sym 94644 r_spi_master_tx_data_count[4]
.sym 94645 $false
.sym 94646 $auto$alumacc.cc:474:replace_alu$1773.C[4]
.sym 94649 $abc$42034$n62
.sym 94650 $false
.sym 94651 $false
.sym 94652 $false
.sym 94661 r_adc_master_rx_buffer_1[9]
.sym 94662 $false
.sym 94663 $false
.sym 94664 $false
.sym 94667 r_adc_master_rx_buffer_1[0]
.sym 94668 $false
.sym 94669 $false
.sym 94670 $false
.sym 94673 r_adc_master_rx_buffer_1[10]
.sym 94674 $false
.sym 94675 $false
.sym 94676 $false
.sym 94677 $abc$42034$n5657
.sym 94678 blink_simple_LED2.i_clk$2
.sym 94679 $false
.sym 94680 $abc$42034$n3362
.sym 94681 $abc$42034$n4303_1
.sym 94682 $abc$42034$n4045
.sym 94683 $abc$42034$n3366
.sym 94684 $abc$42034$n3371
.sym 94685 $abc$42034$n3364
.sym 94686 $abc$42034$n2735
.sym 94687 r_adc_master_tx_buffer_2[119][4]
.sym 94754 $abc$42034$n2744
.sym 94755 w_adc_master_range_ua
.sym 94756 $false
.sym 94757 $false
.sym 94760 $abc$42034$n2732_1
.sym 94761 r_adc_master_last_range[0]
.sym 94762 $abc$42034$n2738_1
.sym 94763 $abc$42034$n2718
.sym 94766 $abc$42034$n2732_1
.sym 94767 w_adc_master_range_ua
.sym 94768 $abc$42034$n2738_1
.sym 94769 $abc$42034$n2718
.sym 94772 w_adc_master_range_na
.sym 94773 $abc$42034$n2732_1
.sym 94774 $abc$42034$n2738_1
.sym 94775 $false
.sym 94778 $abc$42034$n2740
.sym 94779 $abc$42034$n2718
.sym 94780 $abc$42034$n5790
.sym 94781 $false
.sym 94784 $true$2
.sym 94785 $false
.sym 94786 $false
.sym 94787 $false
.sym 94790 $true$2
.sym 94791 $false
.sym 94792 $false
.sym 94793 $false
.sym 94796 r_adc_master_configured
.sym 94797 $false
.sym 94798 $false
.sym 94799 $false
.sym 94800 $abc$42034$n5791$2
.sym 94801 blink_simple_LED2.i_clk$2
.sym 94802 $false
.sym 94803 $abc$42034$n5614
.sym 94804 $abc$42034$n2868
.sym 94805 $abc$42034$n3360
.sym 94806 $abc$42034$n2736
.sym 94807 $abc$42034$n3354
.sym 94808 $abc$42034$n5615
.sym 94809 r_adc_master_tx_buffer_1[22][4]
.sym 94810 r_adc_master_tx_buffer_1[20][7]
.sym 94883 r_adc_master_tx_buffer_1[89][7]
.sym 94884 r_adc_master_tx_buffer_1[93][7]
.sym 94885 r_spi_master_tx_counter[2]
.sym 94886 r_spi_master_tx_counter[0]
.sym 94889 r_spi_master_state[0]
.sym 94890 r_spi_master_state[1]
.sym 94891 $abc$42034$n79
.sym 94892 $false
.sym 94895 $abc$42034$n79
.sym 94896 r_spi_master_state[1]
.sym 94897 r_spi_master_state[0]
.sym 94898 $false
.sym 94901 r_adc_master_rx_buffer_1[30]
.sym 94902 $false
.sym 94903 $false
.sym 94904 $false
.sym 94907 r_adc_master_rx_buffer_1[3]
.sym 94908 $false
.sym 94909 $false
.sym 94910 $false
.sym 94923 $abc$42034$n5745
.sym 94924 blink_simple_LED2.i_clk$2
.sym 94925 $false
.sym 94926 $abc$42034$n2732
.sym 94927 spiMasterCS.r_TX_Count[0]
.sym 94928 spiMasterCS.r_TX_Count[3]
.sym 94929 spiMasterCS.r_TX_Count[6]
.sym 94930 spiMasterCS.r_TX_Count[1]
.sym 94931 spiMasterCS.r_TX_Count[4]
.sym 94932 spiMasterCS.r_TX_Count[5]
.sym 94933 spiMasterCS.r_TX_Count[2]
.sym 95000 $abc$42034$n3022
.sym 95001 $abc$42034$n3023_1
.sym 95002 r_spi_master_tx_counter[1]
.sym 95003 $false
.sym 95006 $abc$42034$n4358_1
.sym 95007 $abc$42034$n4359_1
.sym 95008 r_spi_master_tx_counter[1]
.sym 95009 $false
.sym 95012 r_adc_master_tx_buffer_1[19][3]
.sym 95013 r_adc_master_tx_buffer_1[23][3]
.sym 95014 r_spi_master_tx_counter[2]
.sym 95015 r_spi_master_tx_counter[0]
.sym 95024 r_adc_master_rx_buffer_1[7]
.sym 95025 $false
.sym 95026 $false
.sym 95027 $false
.sym 95030 r_adc_master_rx_buffer_1[2]
.sym 95031 $false
.sym 95032 $false
.sym 95033 $false
.sym 95036 r_adc_master_rx_buffer_1[0]
.sym 95037 $false
.sym 95038 $false
.sym 95039 $false
.sym 95042 r_adc_master_rx_buffer_1[29]
.sym 95043 $false
.sym 95044 $false
.sym 95045 $false
.sym 95046 $abc$42034$n5751
.sym 95047 blink_simple_LED2.i_clk$2
.sym 95048 $false
.sym 95049 $abc$42034$n676
.sym 95050 $abc$42034$n3355
.sym 95051 $abc$42034$n3358
.sym 95053 $abc$42034$n5055_1
.sym 95054 r_adc_master_tx_buffer_1[62][2]
.sym 95055 r_adc_master_tx_buffer_1[62][3]
.sym 95056 r_adc_master_tx_buffer_1[60][1]
.sym 95129 r_adc_master_tx_buffer_1[25][0]
.sym 95130 r_adc_master_tx_buffer_1[29][0]
.sym 95131 r_spi_master_tx_counter[2]
.sym 95132 $false
.sym 95135 $abc$42034$n3016_1
.sym 95136 $abc$42034$n3015_1
.sym 95137 r_spi_master_tx_counter[1]
.sym 95138 r_spi_master_tx_counter[3]
.sym 95141 r_adc_master_tx_buffer_1[59][3]
.sym 95142 r_adc_master_tx_buffer_1[63][3]
.sym 95143 r_spi_master_tx_counter[2]
.sym 95144 r_spi_master_tx_counter[0]
.sym 95147 r_spi_master_tx_counter[1]
.sym 95148 $abc$42034$n3017_1
.sym 95149 $abc$42034$n3018_1
.sym 95150 $abc$42034$n3014
.sym 95153 r_adc_master_tx_buffer_1[58][3]
.sym 95154 r_adc_master_tx_buffer_1[62][3]
.sym 95155 r_spi_master_tx_counter[0]
.sym 95156 r_spi_master_tx_counter[2]
.sym 95159 r_adc_master_rx_buffer_1[29]
.sym 95160 $false
.sym 95161 $false
.sym 95162 $false
.sym 95165 r_adc_master_rx_buffer_1[3]
.sym 95166 $false
.sym 95167 $false
.sym 95168 $false
.sym 95169 $abc$42034$n5644
.sym 95170 blink_simple_LED2.i_clk$2
.sym 95171 $false
.sym 95172 $abc$42034$n3533
.sym 95173 $abc$42034$n3877
.sym 95176 $abc$42034$n3158
.sym 95179 r_adc_master_tx_buffer_1[17][0]
.sym 95246 r_adc_master_tx_buffer_2[65][7]
.sym 95247 r_adc_master_tx_buffer_2[69][7]
.sym 95248 r_spi_master_tx_counter[2]
.sym 95249 r_spi_master_tx_counter[0]
.sym 95252 r_adc_master_tx_buffer_1[50][6]
.sym 95253 r_adc_master_tx_buffer_1[54][6]
.sym 95254 r_spi_master_tx_counter[0]
.sym 95255 r_spi_master_tx_counter[2]
.sym 95258 r_adc_master_tx_buffer_1[27][0]
.sym 95259 r_adc_master_tx_buffer_1[31][0]
.sym 95260 r_spi_master_tx_counter[2]
.sym 95261 $false
.sym 95264 r_adc_master_tx_buffer_2[67][3]
.sym 95265 r_adc_master_tx_buffer_2[71][3]
.sym 95266 r_spi_master_tx_counter[2]
.sym 95267 r_spi_master_tx_counter[0]
.sym 95270 r_adc_master_rx_buffer_1[21]
.sym 95271 $false
.sym 95272 $false
.sym 95273 $false
.sym 95276 r_adc_master_rx_buffer_1[23]
.sym 95277 $false
.sym 95278 $false
.sym 95279 $false
.sym 95282 r_adc_master_rx_buffer_1[27]
.sym 95283 $false
.sym 95284 $false
.sym 95285 $false
.sym 95288 r_adc_master_rx_buffer_1[3]
.sym 95289 $false
.sym 95290 $false
.sym 95291 $false
.sym 95292 $abc$42034$n5746
.sym 95293 blink_simple_LED2.i_clk$2
.sym 95294 $false
.sym 95295 $abc$42034$n4021
.sym 95297 $abc$42034$n4023
.sym 95300 r_adc_master_tx_buffer_1[49][4]
.sym 95369 r_adc_master_tx_buffer_1[18][7]
.sym 95370 r_adc_master_tx_buffer_1[22][7]
.sym 95371 r_spi_master_tx_counter[0]
.sym 95372 r_spi_master_tx_counter[2]
.sym 95375 $abc$42034$n4434_1
.sym 95376 $abc$42034$n4431_1
.sym 95377 r_spi_master_tx_counter[1]
.sym 95378 r_spi_master_tx_counter[3]
.sym 95381 r_adc_master_tx_buffer_1[41][6]
.sym 95382 r_adc_master_tx_buffer_1[45][6]
.sym 95383 r_spi_master_tx_counter[2]
.sym 95384 r_spi_master_tx_counter[0]
.sym 95387 $abc$42034$n4609_1
.sym 95388 $abc$42034$n4612_1
.sym 95389 $abc$42034$n4603_1
.sym 95390 $abc$42034$n4606_1
.sym 95393 r_adc_master_tx_buffer_1[88][1]
.sym 95394 r_adc_master_tx_buffer_1[92][1]
.sym 95395 r_spi_master_tx_counter[0]
.sym 95396 r_spi_master_tx_counter[2]
.sym 95399 r_adc_master_rx_buffer_1[12]
.sym 95400 $false
.sym 95401 $false
.sym 95402 $false
.sym 95405 r_adc_master_rx_buffer_1[9]
.sym 95406 $false
.sym 95407 $false
.sym 95408 $false
.sym 95411 r_adc_master_rx_buffer_1[2]
.sym 95412 $false
.sym 95413 $false
.sym 95414 $false
.sym 95415 $abc$42034$n5678
.sym 95416 blink_simple_LED2.i_clk$2
.sym 95417 $false
.sym 95418 $abc$42034$n5194_1
.sym 95420 r_adc_master_tx_buffer_2[53][6]
.sym 95422 r_adc_master_tx_buffer_2[55][5]
.sym 95424 r_adc_master_tx_buffer_2[52][1]
.sym 95492 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 95493 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 95494 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 95495 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 95498 r_adc_master_tx_buffer_1[59][0]
.sym 95499 r_adc_master_tx_buffer_1[63][0]
.sym 95500 r_spi_master_tx_counter[2]
.sym 95501 r_spi_master_tx_counter[0]
.sym 95504 $abc$42034$n3869
.sym 95505 $abc$42034$n3870
.sym 95506 r_spi_master_tx_counter[1]
.sym 95507 $false
.sym 95516 $false
.sym 95517 $false
.sym 95518 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 95519 $false
.sym 95522 $abc$42034$n4729_1
.sym 95523 $abc$42034$n3244
.sym 95524 $false
.sym 95525 $false
.sym 95528 $abc$42034$n4729_1
.sym 95529 $abc$42034$n3240
.sym 95530 $false
.sym 95531 $false
.sym 95534 $abc$42034$n4729_1
.sym 95535 $abc$42034$n3246
.sym 95536 $false
.sym 95537 $false
.sym 95538 $abc$42034$n834
.sym 95539 blink_simple_LED2.i_clk$2
.sym 95540 $abc$42034$n995$2
.sym 95541 $abc$42034$n4370_1
.sym 95542 $abc$42034$n4366_1
.sym 95543 $abc$42034$n4363_1
.sym 95544 $abc$42034$n4367_1
.sym 95545 $abc$42034$n4373_1
.sym 95546 $abc$42034$n4364_1
.sym 95547 r_adc_master_tx_buffer_2[20][3]
.sym 95548 r_adc_master_tx_buffer_2[23][4]
.sym 95615 r_adc_master_tx_buffer_2[58][6]
.sym 95616 r_adc_master_tx_buffer_2[62][6]
.sym 95617 r_spi_master_tx_counter[0]
.sym 95618 r_spi_master_tx_counter[2]
.sym 95621 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 95622 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 95623 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 95624 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 95627 $abc$42034$n3198
.sym 95628 $abc$42034$n3197
.sym 95629 r_spi_master_tx_counter[1]
.sym 95630 r_spi_master_tx_counter[4]
.sym 95633 r_adc_master_tx_buffer_2[99][4]
.sym 95634 r_adc_master_tx_buffer_2[103][4]
.sym 95635 r_spi_master_tx_counter[2]
.sym 95636 r_spi_master_tx_counter[0]
.sym 95639 r_adc_master_rx_buffer_1[12]
.sym 95640 $false
.sym 95641 $false
.sym 95642 $false
.sym 95645 r_adc_master_rx_buffer_1[14]
.sym 95646 $false
.sym 95647 $false
.sym 95648 $false
.sym 95651 r_adc_master_rx_buffer_1[30]
.sym 95652 $false
.sym 95653 $false
.sym 95654 $false
.sym 95657 r_adc_master_rx_buffer_1[22]
.sym 95658 $false
.sym 95659 $false
.sym 95660 $false
.sym 95661 $abc$42034$n5743
.sym 95662 blink_simple_LED2.i_clk$2
.sym 95663 $false
.sym 95665 $abc$42034$n4563_1
.sym 95666 $abc$42034$n2765
.sym 95667 $abc$42034$n3472
.sym 95671 r_spi_master_reset
.sym 95700 $true
.sym 95737 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]$2
.sym 95738 $false
.sym 95739 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 95740 $false
.sym 95741 $false
.sym 95743 $auto$alumacc.cc:474:replace_alu$1782.C[2]
.sym 95745 $false
.sym 95746 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 95749 $auto$alumacc.cc:474:replace_alu$1782.C[3]
.sym 95750 $false
.sym 95751 $false
.sym 95752 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 95753 $auto$alumacc.cc:474:replace_alu$1782.C[2]
.sym 95756 $false
.sym 95757 $false
.sym 95758 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 95759 $auto$alumacc.cc:474:replace_alu$1782.C[3]
.sym 95762 $0\r_spi_master_tx_dv[0:0]
.sym 95763 $abc$42034$n3224
.sym 95764 $abc$42034$n3230
.sym 95765 $false
.sym 95774 r_spi_master_state[0]
.sym 95775 r_spi_master_state[1]
.sym 95776 $abc$42034$n79
.sym 95777 $false
.sym 95780 r_adc_master_rx_buffer_1[11]
.sym 95781 $false
.sym 95782 $false
.sym 95783 $false
.sym 95784 $abc$42034$n5746
.sym 95785 blink_simple_LED2.i_clk$2
.sym 95786 $false
.sym 95788 $abc$42034$n3865
.sym 95791 $abc$42034$n4562_1
.sym 95792 $abc$42034$n3864
.sym 95794 r_adc_master_tx_buffer_1[51][7]
.sym 95867 $abc$42034$n4610_1
.sym 95868 $abc$42034$n4611_1
.sym 95869 r_spi_master_tx_counter[1]
.sym 95870 $false
.sym 95879 r_adc_master_tx_buffer_2[83][7]
.sym 95880 r_adc_master_tx_buffer_2[87][7]
.sym 95881 r_spi_master_tx_counter[2]
.sym 95882 r_spi_master_tx_counter[0]
.sym 95891 $0\r_spi_master_tx_dv[0:0]
.sym 95892 $false
.sym 95893 $false
.sym 95894 $false
.sym 95907 $abc$42034$n740
.sym 95908 blink_simple_LED2.i_clk$2
.sym 95909 $false
.sym 95910 $abc$42034$n3949
.sym 95911 $abc$42034$n4022
.sym 95913 r_adc_master_tx_buffer_2[75][0]
.sym 95914 r_adc_master_tx_buffer_2[74][4]
.sym 95915 r_adc_master_tx_buffer_2[73][0]
.sym 95916 r_adc_master_tx_buffer_2[74][5]
.sym 95917 r_adc_master_tx_buffer_2[75][6]
.sym 95984 $abc$42034$n3011_1
.sym 95985 $abc$42034$n3012_1
.sym 95986 r_spi_master_tx_counter[1]
.sym 95987 $abc$42034$n3008
.sym 95990 $abc$42034$n3009
.sym 95991 $abc$42034$n3010
.sym 95992 r_spi_master_tx_counter[1]
.sym 95993 r_spi_master_tx_counter[3]
.sym 95996 r_adc_master_tx_buffer_2[82][7]
.sym 95997 r_adc_master_tx_buffer_2[86][7]
.sym 95998 r_spi_master_tx_counter[0]
.sym 95999 r_spi_master_tx_counter[2]
.sym 96026 r_adc_master_rx_buffer_1[15]
.sym 96027 $false
.sym 96028 $false
.sym 96029 $false
.sym 96030 $abc$42034$n5644
.sym 96031 blink_simple_LED2.i_clk$2
.sym 96032 $false
.sym 96033 $abc$42034$n4566_1
.sym 96035 $abc$42034$n3866
.sym 96036 r_adc_master_tx_buffer_1[48][6]
.sym 96037 r_adc_master_tx_buffer_1[49][7]
.sym 96038 r_adc_master_tx_buffer_1[48][3]
.sym 96039 r_adc_master_tx_buffer_1[48][7]
.sym 96040 r_adc_master_tx_buffer_1[48][4]
.sym 96107 r_adc_master_tx_buffer_1[49][3]
.sym 96108 r_adc_master_tx_buffer_1[53][3]
.sym 96109 r_spi_master_tx_counter[2]
.sym 96110 r_spi_master_tx_counter[0]
.sym 96113 r_adc_master_rx_buffer_1[10]
.sym 96114 $false
.sym 96115 $false
.sym 96116 $false
.sym 96125 r_adc_master_rx_buffer_1[25]
.sym 96126 $false
.sym 96127 $false
.sym 96128 $false
.sym 96131 r_adc_master_rx_buffer_1[23]
.sym 96132 $false
.sym 96133 $false
.sym 96134 $false
.sym 96143 r_adc_master_rx_buffer_1[26]
.sym 96144 $false
.sym 96145 $false
.sym 96146 $false
.sym 96153 $abc$42034$n5707
.sym 96154 blink_simple_LED2.i_clk$2
.sym 96155 $false
.sym 96157 $abc$42034$n3002
.sym 96158 r_adc_master_tx_buffer_1[54][2]
.sym 96160 r_adc_master_tx_buffer_1[53][4]
.sym 96161 r_adc_master_tx_buffer_1[52][4]
.sym 96162 r_adc_master_tx_buffer_1[54][3]
.sym 96163 r_adc_master_tx_buffer_1[52][7]
.sym 96248 r_adc_master_tx_buffer_2[16][5]
.sym 96249 r_adc_master_tx_buffer_2[20][5]
.sym 96250 r_spi_master_tx_counter[2]
.sym 96251 $abc$42034$n2779
.sym 96254 r_adc_master_tx_buffer_1[50][3]
.sym 96255 r_adc_master_tx_buffer_1[54][3]
.sym 96256 r_spi_master_tx_counter[0]
.sym 96257 r_spi_master_tx_counter[2]
.sym 96272 r_adc_master_rx_buffer_1[29]
.sym 96273 $false
.sym 96274 $false
.sym 96275 $false
.sym 96276 $abc$42034$n5734
.sym 96277 blink_simple_LED2.i_clk$2
.sym 96278 $false
.sym 96279 $abc$42034$n3586
.sym 96280 $abc$42034$n3951
.sym 96281 r_adc_master_tx_buffer_1[94][2]
.sym 96282 r_adc_master_tx_buffer_1[94][3]
.sym 96359 r_adc_master_tx_buffer_1[51][3]
.sym 96360 r_adc_master_tx_buffer_1[55][3]
.sym 96361 r_spi_master_tx_counter[2]
.sym 96362 r_spi_master_tx_counter[0]
.sym 96365 r_adc_master_rx_buffer_1[4]
.sym 96366 $false
.sym 96367 $false
.sym 96368 $false
.sym 96371 r_adc_master_rx_buffer_1[11]
.sym 96372 $false
.sym 96373 $false
.sym 96374 $false
.sym 96377 r_adc_master_rx_buffer_1[21]
.sym 96378 $false
.sym 96379 $false
.sym 96380 $false
.sym 96383 r_adc_master_rx_buffer_1[14]
.sym 96384 $false
.sym 96385 $false
.sym 96386 $false
.sym 96389 r_adc_master_rx_buffer_1[3]
.sym 96390 $false
.sym 96391 $false
.sym 96392 $false
.sym 96395 r_adc_master_rx_buffer_1[29]
.sym 96396 $false
.sym 96397 $false
.sym 96398 $false
.sym 96399 $abc$42034$n5681
.sym 96400 blink_simple_LED2.i_clk$2
.sym 96401 $false
.sym 96403 r_adc_master_tx_buffer_1[35][6]
.sym 96404 r_adc_master_tx_buffer_1[34][3]
.sym 96406 r_adc_master_tx_buffer_1[32][4]
.sym 96409 r_adc_master_tx_buffer_1[35][7]
.sym 96476 r_adc_master_rx_buffer_1[0]
.sym 96477 $false
.sym 96478 $false
.sym 96479 $false
.sym 96506 r_adc_master_rx_buffer_1[24]
.sym 96507 $false
.sym 96508 $false
.sym 96509 $false
.sym 96518 r_adc_master_rx_buffer_1[3]
.sym 96519 $false
.sym 96520 $false
.sym 96521 $false
.sym 96522 $abc$42034$n5688
.sym 96523 blink_simple_LED2.i_clk$2
.sym 96524 $false
.sym 96525 $abc$42034$n125
.sym 96526 r_adc_master_tx_buffer_1[13][1]
.sym 96528 r_adc_master_tx_buffer_1[12][4]
.sym 96599 r_adc_master_rx_buffer_1[28]
.sym 96600 $false
.sym 96601 $false
.sym 96602 $false
.sym 96605 r_adc_master_rx_buffer_1[16]
.sym 96606 $false
.sym 96607 $false
.sym 96608 $false
.sym 96611 r_adc_master_rx_buffer_1[18]
.sym 96612 $false
.sym 96613 $false
.sym 96614 $false
.sym 96617 r_adc_master_rx_buffer_1[11]
.sym 96618 $false
.sym 96619 $false
.sym 96620 $false
.sym 96623 r_adc_master_rx_buffer_1[0]
.sym 96624 $false
.sym 96625 $false
.sym 96626 $false
.sym 96641 r_adc_master_rx_buffer_1[5]
.sym 96642 $false
.sym 96643 $false
.sym 96644 $false
.sym 96645 $abc$42034$n5667
.sym 96646 blink_simple_LED2.i_clk$2
.sym 96647 $false
.sym 96651 r_adc_master_tx_buffer_1[102][7]
.sym 96655 r_adc_master_tx_buffer_1[100][3]
.sym 96722 r_adc_master_tx_buffer_2[2][0]
.sym 96723 r_adc_master_tx_buffer_2[6][0]
.sym 96724 r_spi_master_tx_counter[0]
.sym 96725 r_spi_master_tx_counter[2]
.sym 96752 r_adc_master_tx_buffer_1[98][7]
.sym 96753 r_adc_master_tx_buffer_1[102][7]
.sym 96754 r_spi_master_tx_counter[0]
.sym 96755 r_spi_master_tx_counter[2]
.sym 96758 r_adc_master_rx_buffer_1[8]
.sym 96759 $false
.sym 96760 $false
.sym 96761 $false
.sym 96768 $abc$42034$n5729
.sym 96769 blink_simple_LED2.i_clk$2
.sym 96770 $false
.sym 96771 $abc$42034$n98
.sym 96774 r_adc_master_tx_buffer_1[97][3]
.sym 96775 r_adc_master_tx_buffer_1[96][4]
.sym 96778 r_adc_master_tx_buffer_1[96][2]
.sym 96857 r_adc_master_rx_buffer_1[15]
.sym 96858 $false
.sym 96859 $false
.sym 96860 $false
.sym 96891 $abc$42034$n5713
.sym 96892 blink_simple_LED2.i_clk$2
.sym 96893 $false
.sym 96894 $abc$42034$n91
.sym 96901 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 96974 r_adc_master_tx_buffer_2[81][3]
.sym 96975 r_adc_master_tx_buffer_2[85][3]
.sym 96976 r_spi_master_tx_counter[2]
.sym 96977 r_spi_master_tx_counter[0]
.sym 96980 r_adc_master_rx_buffer_1[19]
.sym 96981 $false
.sym 96982 $false
.sym 96983 $false
.sym 96986 r_adc_master_rx_buffer_1[18]
.sym 96987 $false
.sym 96988 $false
.sym 96989 $false
.sym 96998 r_adc_master_rx_buffer_1[15]
.sym 96999 $false
.sym 97000 $false
.sym 97001 $false
.sym 97004 r_adc_master_rx_buffer_1[7]
.sym 97005 $false
.sym 97006 $false
.sym 97007 $false
.sym 97010 r_adc_master_rx_buffer_1[11]
.sym 97011 $false
.sym 97012 $false
.sym 97013 $false
.sym 97014 $abc$42034$n5749
.sym 97015 blink_simple_LED2.i_clk$2
.sym 97016 $false
.sym 97017 r_adc_master_rx_buffer_1[7]
.sym 97339 r_adc_master_rx_buffer_1[13]
.sym 97340 $false
.sym 97341 $false
.sym 97342 $false
.sym 97361 $abc$42034$n5715
.sym 97362 blink_simple_LED2.i_clk$2
.sym 97363 $false
.sym 97478 r_adc_master_tx_buffer_2[75][7]
.sym 97479 r_adc_master_tx_buffer_2[79][7]
.sym 97480 r_spi_master_tx_counter[2]
.sym 97481 r_spi_master_tx_counter[0]
.sym 97484 r_adc_master_rx_buffer_1[24]
.sym 97485 $false
.sym 97486 $false
.sym 97487 $false
.sym 97496 r_adc_master_rx_buffer_1[25]
.sym 97497 $false
.sym 97498 $false
.sym 97499 $false
.sym 97524 $abc$42034$n5757$2
.sym 97525 blink_simple_LED2.i_clk$2
.sym 97526 $false
.sym 97601 r_adc_master_rx_buffer_1[14]
.sym 97602 $false
.sym 97603 $false
.sym 97604 $false
.sym 97607 r_adc_master_rx_buffer_1[27]
.sym 97608 $false
.sym 97609 $false
.sym 97610 $false
.sym 97631 r_adc_master_rx_buffer_1[4]
.sym 97632 $false
.sym 97633 $false
.sym 97634 $false
.sym 97647 $abc$42034$n5671
.sym 97648 blink_simple_LED2.i_clk$2
.sym 97649 $false
.sym 97724 r_adc_master_rx_buffer_1[27]
.sym 97725 $false
.sym 97726 $false
.sym 97727 $false
.sym 97742 r_adc_master_rx_buffer_1[28]
.sym 97743 $false
.sym 97744 $false
.sym 97745 $false
.sym 97754 r_adc_master_rx_buffer_1[12]
.sym 97755 $false
.sym 97756 $false
.sym 97757 $false
.sym 97766 r_adc_master_rx_buffer_1[25]
.sym 97767 $false
.sym 97768 $false
.sym 97769 $false
.sym 97770 $abc$42034$n5733
.sym 97771 blink_simple_LED2.i_clk$2
.sym 97772 $false
.sym 97853 r_adc_master_rx_buffer_1[5]
.sym 97854 $false
.sym 97855 $false
.sym 97856 $false
.sym 97871 r_adc_master_rx_buffer_1[7]
.sym 97872 $false
.sym 97873 $false
.sym 97874 $false
.sym 97889 r_adc_master_rx_buffer_1[8]
.sym 97890 $false
.sym 97891 $false
.sym 97892 $false
.sym 97893 $abc$42034$n5709
.sym 97894 blink_simple_LED2.i_clk$2
.sym 97895 $false
.sym 97976 r_adc_master_tx_buffer_2[114][1]
.sym 97977 r_adc_master_tx_buffer_2[118][1]
.sym 97978 r_spi_master_tx_counter[1]
.sym 97979 r_spi_master_tx_counter[2]
.sym 97988 r_adc_master_tx_buffer_1[18][6]
.sym 97989 r_adc_master_tx_buffer_1[22][6]
.sym 97990 r_spi_master_tx_counter[1]
.sym 97991 r_spi_master_tx_counter[2]
.sym 97994 r_adc_master_rx_buffer_1[6]
.sym 97995 $false
.sym 97996 $false
.sym 97997 $false
.sym 98006 r_adc_master_rx_buffer_1[14]
.sym 98007 $false
.sym 98008 $false
.sym 98009 $false
.sym 98012 r_adc_master_rx_buffer_1[19]
.sym 98013 $false
.sym 98014 $false
.sym 98015 $false
.sym 98016 $abc$42034$n5733
.sym 98017 blink_simple_LED2.i_clk$2
.sym 98018 $false
.sym 98093 r_spi_master_tx_counter[1]
.sym 98094 $abc$42034$n4232_1
.sym 98095 $abc$42034$n4233_1
.sym 98096 $abc$42034$n4229
.sym 98099 $abc$42034$n4230
.sym 98100 $abc$42034$n4231
.sym 98101 r_spi_master_tx_counter[1]
.sym 98102 $abc$42034$n2801
.sym 98105 r_adc_master_tx_buffer_2[19][6]
.sym 98106 r_adc_master_tx_buffer_2[23][6]
.sym 98107 r_spi_master_tx_counter[2]
.sym 98108 r_spi_master_tx_counter[0]
.sym 98111 r_adc_master_tx_buffer_2[18][6]
.sym 98112 r_adc_master_tx_buffer_2[22][6]
.sym 98113 r_spi_master_tx_counter[0]
.sym 98114 r_spi_master_tx_counter[2]
.sym 98117 r_adc_master_tx_buffer_1[97][5]
.sym 98118 r_adc_master_tx_buffer_1[101][5]
.sym 98119 r_spi_master_tx_counter[2]
.sym 98120 r_spi_master_tx_counter[0]
.sym 98123 $abc$42034$n4331_1
.sym 98124 $abc$42034$n4332_1
.sym 98125 r_spi_master_tx_counter[1]
.sym 98126 $false
.sym 98129 r_adc_master_rx_buffer_1[25]
.sym 98130 $false
.sym 98131 $false
.sym 98132 $false
.sym 98135 r_adc_master_rx_buffer_1[5]
.sym 98136 $false
.sym 98137 $false
.sym 98138 $false
.sym 98139 $abc$42034$n5676
.sym 98140 blink_simple_LED2.i_clk$2
.sym 98141 $false
.sym 98216 r_adc_master_tx_buffer_2[74][4]
.sym 98217 r_adc_master_tx_buffer_2[78][4]
.sym 98218 r_spi_master_tx_counter[0]
.sym 98219 r_spi_master_tx_counter[2]
.sym 98234 r_adc_master_tx_buffer_1[91][5]
.sym 98235 r_adc_master_tx_buffer_1[95][5]
.sym 98236 r_spi_master_tx_counter[2]
.sym 98237 r_spi_master_tx_counter[0]
.sym 98240 r_adc_master_tx_buffer_1[91][7]
.sym 98241 r_adc_master_tx_buffer_1[95][7]
.sym 98242 r_spi_master_tx_counter[2]
.sym 98243 r_spi_master_tx_counter[0]
.sym 98246 r_adc_master_rx_buffer_1[9]
.sym 98247 $false
.sym 98248 $false
.sym 98249 $false
.sym 98262 $abc$42034$n5732
.sym 98263 blink_simple_LED2.i_clk$2
.sym 98264 $false
.sym 98339 r_adc_master_tx_buffer_1[18][3]
.sym 98340 r_adc_master_tx_buffer_1[22][3]
.sym 98341 r_spi_master_tx_counter[0]
.sym 98342 r_spi_master_tx_counter[2]
.sym 98345 r_adc_master_rx_buffer_1[16]
.sym 98346 $false
.sym 98347 $false
.sym 98348 $false
.sym 98357 r_adc_master_rx_buffer_1[7]
.sym 98358 $false
.sym 98359 $false
.sym 98360 $false
.sym 98363 r_adc_master_rx_buffer_1[15]
.sym 98364 $false
.sym 98365 $false
.sym 98366 $false
.sym 98369 r_adc_master_rx_buffer_1[11]
.sym 98370 $false
.sym 98371 $false
.sym 98372 $false
.sym 98381 r_adc_master_rx_buffer_1[14]
.sym 98382 $false
.sym 98383 $false
.sym 98384 $false
.sym 98385 $abc$42034$n5661
.sym 98386 blink_simple_LED2.i_clk$2
.sym 98387 $false
.sym 98462 r_adc_master_tx_buffer_2[16][3]
.sym 98463 r_adc_master_tx_buffer_2[20][3]
.sym 98464 r_spi_master_tx_counter[0]
.sym 98465 r_spi_master_tx_counter[2]
.sym 98468 r_adc_master_tx_buffer_2[33][6]
.sym 98469 r_adc_master_tx_buffer_2[37][6]
.sym 98470 r_spi_master_tx_counter[2]
.sym 98471 r_spi_master_tx_counter[0]
.sym 98474 r_adc_master_tx_buffer_2[34][0]
.sym 98475 r_adc_master_tx_buffer_2[38][0]
.sym 98476 r_spi_master_tx_counter[2]
.sym 98477 $false
.sym 98480 r_adc_master_rx_buffer_1[21]
.sym 98481 $false
.sym 98482 $false
.sym 98483 $false
.sym 98486 r_adc_master_rx_buffer_1[3]
.sym 98487 $false
.sym 98488 $false
.sym 98489 $false
.sym 98492 r_adc_master_rx_buffer_1[22]
.sym 98493 $false
.sym 98494 $false
.sym 98495 $false
.sym 98498 r_adc_master_rx_buffer_1[8]
.sym 98499 $false
.sym 98500 $false
.sym 98501 $false
.sym 98504 r_adc_master_rx_buffer_1[5]
.sym 98505 $false
.sym 98506 $false
.sym 98507 $false
.sym 98508 $abc$42034$n5737
.sym 98509 blink_simple_LED2.i_clk$2
.sym 98510 $false
.sym 98585 $abc$42034$n4361_1
.sym 98586 $abc$42034$n4362_1
.sym 98587 r_spi_master_tx_counter[1]
.sym 98588 r_spi_master_tx_counter[3]
.sym 98591 $false
.sym 98592 r_spi_master_tx_data_count[3]
.sym 98593 $false
.sym 98594 $auto$alumacc.cc:474:replace_alu$1773.C[3]
.sym 98603 r_spi_master_tx_counter[3]
.sym 98604 r_spi_master_tx_counter[4]
.sym 98605 $false
.sym 98606 $false
.sym 98609 $false
.sym 98610 r_spi_master_tx_data_count[5]
.sym 98611 $false
.sym 98612 $auto$alumacc.cc:474:replace_alu$1773.C[5]
.sym 98615 r_adc_master_tx_buffer_1[8][4]
.sym 98616 r_adc_master_tx_buffer_1[12][4]
.sym 98617 r_spi_master_tx_counter[0]
.sym 98618 r_spi_master_tx_counter[2]
.sym 98621 r_adc_master_rx_buffer_1[8]
.sym 98622 $false
.sym 98623 $false
.sym 98624 $false
.sym 98631 $abc$42034$n5756$2
.sym 98632 blink_simple_LED2.i_clk$2
.sym 98633 $false
.sym 98708 $false
.sym 98709 r_spi_master_tx_data_count[0]
.sym 98710 $false
.sym 98711 $false
.sym 98720 r_adc_master_tx_buffer_1[86][2]
.sym 98721 r_adc_master_tx_buffer_1[87][2]
.sym 98722 r_spi_master_tx_counter[0]
.sym 98723 $false
.sym 98726 r_adc_master_tx_buffer_2[50][1]
.sym 98727 r_adc_master_tx_buffer_2[54][1]
.sym 98728 r_spi_master_tx_counter[0]
.sym 98729 r_spi_master_tx_counter[2]
.sym 98732 r_spi_master_tx_data_count[0]
.sym 98733 r_spi_master_tx_data_count[1]
.sym 98734 $abc$42034$n3358
.sym 98735 $false
.sym 98738 r_adc_master_tx_buffer_2[59][6]
.sym 98739 r_adc_master_tx_buffer_2[63][6]
.sym 98740 r_spi_master_tx_counter[2]
.sym 98741 r_spi_master_tx_counter[0]
.sym 98744 r_adc_master_rx_buffer_1[2]
.sym 98745 $false
.sym 98746 $false
.sym 98747 $false
.sym 98750 r_adc_master_rx_buffer_1[9]
.sym 98751 $false
.sym 98752 $false
.sym 98753 $false
.sym 98754 $abc$42034$n5742
.sym 98755 blink_simple_LED2.i_clk$2
.sym 98756 $false
.sym 98831 $abc$42034$n3358
.sym 98832 $abc$42034$n2703
.sym 98833 $abc$42034$n3355
.sym 98834 spiMasterCS.r_TX_Count[4]
.sym 98837 r_adc_master_tx_buffer_2[75][6]
.sym 98838 r_adc_master_tx_buffer_2[79][6]
.sym 98839 r_spi_master_tx_counter[2]
.sym 98840 $false
.sym 98843 r_adc_master_tx_buffer_2[115][4]
.sym 98844 r_adc_master_tx_buffer_2[119][4]
.sym 98845 r_spi_master_tx_counter[2]
.sym 98846 r_spi_master_tx_counter[1]
.sym 98849 $abc$42034$n3358
.sym 98850 $abc$42034$n2697
.sym 98851 $abc$42034$n3355
.sym 98852 spiMasterCS.r_TX_Count[2]
.sym 98855 $abc$42034$n3358
.sym 98856 $abc$42034$n2691
.sym 98857 $abc$42034$n3355
.sym 98858 spiMasterCS.r_TX_Count[0]
.sym 98861 $abc$42034$n3358
.sym 98862 $abc$42034$n2700
.sym 98863 $abc$42034$n3355
.sym 98864 spiMasterCS.r_TX_Count[3]
.sym 98867 $false
.sym 98868 spiMasterCS.r_TX_Count[3]
.sym 98869 $false
.sym 98870 $auto$alumacc.cc:474:replace_alu$1776.C[3]
.sym 98873 r_adc_master_rx_buffer_1[4]
.sym 98874 $false
.sym 98875 $false
.sym 98876 $false
.sym 98877 $abc$42034$n5758$2
.sym 98878 blink_simple_LED2.i_clk$2
.sym 98879 $false
.sym 98954 spiMasterCS.r_TX_Count[5]
.sym 98955 $false
.sym 98956 $false
.sym 98957 $false
.sym 98960 r_adc_master_tx_buffer_2[16][2]
.sym 98961 r_adc_master_tx_buffer_2[20][2]
.sym 98962 r_spi_master_tx_counter[2]
.sym 98963 $abc$42034$n2779
.sym 98966 $abc$42034$n3358
.sym 98967 $abc$42034$n2706
.sym 98968 $abc$42034$n3355
.sym 98969 spiMasterCS.r_TX_Count[5]
.sym 98972 $false
.sym 98973 spiMasterCS.r_TX_Count[4]
.sym 98974 $false
.sym 98975 $auto$alumacc.cc:474:replace_alu$1776.C[4]
.sym 98978 $abc$42034$n3358
.sym 98979 $abc$42034$n2709
.sym 98980 $abc$42034$n3355
.sym 98981 spiMasterCS.r_TX_Count[6]
.sym 98984 spiMasterCS.r_TX_Count[6]
.sym 98985 $false
.sym 98986 $false
.sym 98987 $false
.sym 98990 r_adc_master_rx_buffer_1[12]
.sym 98991 $false
.sym 98992 $false
.sym 98993 $false
.sym 98996 r_adc_master_rx_buffer_1[31]
.sym 98997 $false
.sym 98998 $false
.sym 98999 $false
.sym 99000 $abc$42034$n5661
.sym 99001 blink_simple_LED2.i_clk$2
.sym 99002 $false
.sym 99077 $false
.sym 99078 spiMasterCS.r_TX_Count[0]
.sym 99079 $false
.sym 99080 $false
.sym 99083 $abc$42034$n2732
.sym 99084 $abc$42034$n3357
.sym 99085 spiMasterCS.r_SM_CS[2]
.sym 99086 $abc$42034$n3371
.sym 99089 $abc$42034$n2735
.sym 99090 $abc$42034$n3357
.sym 99091 spiMasterCS.r_SM_CS[2]
.sym 99092 $abc$42034$n3364
.sym 99095 $abc$42034$n2738
.sym 99096 $abc$42034$n3357
.sym 99097 spiMasterCS.r_SM_CS[2]
.sym 99098 $abc$42034$n3354
.sym 99101 spiMasterCS.r_TX_Count[1]
.sym 99102 $abc$42034$n3356
.sym 99103 $abc$42034$n3368
.sym 99104 $abc$42034$n3369
.sym 99107 $abc$42034$n2736
.sym 99108 $abc$42034$n3357
.sym 99109 spiMasterCS.r_SM_CS[2]
.sym 99110 $abc$42034$n3362
.sym 99113 $abc$42034$n2737
.sym 99114 $abc$42034$n3357
.sym 99115 spiMasterCS.r_SM_CS[2]
.sym 99116 $abc$42034$n3360
.sym 99119 $abc$42034$n2734
.sym 99120 $abc$42034$n3357
.sym 99121 spiMasterCS.r_SM_CS[2]
.sym 99122 $abc$42034$n3366
.sym 99123 $abc$42034$n676
.sym 99124 blink_simple_LED2.i_clk$2
.sym 99125 $abc$42034$n995$2
.sym 99200 spiMasterCS.r_SM_CS[2]
.sym 99201 spiMasterCS.r_SM_CS[0]
.sym 99202 $false
.sym 99203 $false
.sym 99206 spiMasterCS.r_SM_CS[2]
.sym 99207 $abc$42034$n3357
.sym 99208 $abc$42034$n3356
.sym 99209 $false
.sym 99212 spiMasterCS.r_SM_CS[0]
.sym 99213 r_spi_master_tx_dv
.sym 99214 spiMasterCS.r_CS_n
.sym 99215 $false
.sym 99224 r_adc_master_tx_buffer_1[58][2]
.sym 99225 r_adc_master_tx_buffer_1[62][2]
.sym 99226 r_spi_master_tx_counter[0]
.sym 99227 $abc$42034$n5054_1
.sym 99230 r_adc_master_rx_buffer_1[10]
.sym 99231 $false
.sym 99232 $false
.sym 99233 $false
.sym 99236 r_adc_master_rx_buffer_1[11]
.sym 99237 $false
.sym 99238 $false
.sym 99239 $false
.sym 99242 r_adc_master_rx_buffer_1[25]
.sym 99243 $false
.sym 99244 $false
.sym 99245 $false
.sym 99246 $abc$42034$n5688
.sym 99247 blink_simple_LED2.i_clk$2
.sym 99248 $false
.sym 99323 r_adc_master_tx_buffer_1[17][0]
.sym 99324 r_adc_master_tx_buffer_1[21][0]
.sym 99325 r_spi_master_tx_counter[2]
.sym 99326 $abc$42034$n2777
.sym 99329 r_spi_master_tx_counter[1]
.sym 99330 $abc$42034$n3878
.sym 99331 $abc$42034$n3879
.sym 99332 $abc$42034$n2789
.sym 99347 r_adc_master_tx_buffer_2[0][3]
.sym 99348 r_adc_master_tx_buffer_2[4][3]
.sym 99349 r_spi_master_tx_counter[0]
.sym 99350 r_spi_master_tx_counter[2]
.sym 99365 r_adc_master_rx_buffer_1[16]
.sym 99366 $false
.sym 99367 $false
.sym 99368 $false
.sym 99369 $abc$42034$n5644
.sym 99370 blink_simple_LED2.i_clk$2
.sym 99371 $false
.sym 99446 $abc$42034$n4023
.sym 99447 $abc$42034$n4022
.sym 99448 r_spi_master_tx_counter[2]
.sym 99449 r_spi_master_tx_counter[1]
.sym 99458 r_adc_master_tx_buffer_2[82][4]
.sym 99459 r_adc_master_tx_buffer_2[83][4]
.sym 99460 r_spi_master_tx_counter[0]
.sym 99461 $false
.sym 99476 r_adc_master_rx_buffer_1[20]
.sym 99477 $false
.sym 99478 $false
.sym 99479 $false
.sym 99492 $abc$42034$n5681
.sym 99493 blink_simple_LED2.i_clk$2
.sym 99494 $false
.sym 99569 r_adc_master_tx_buffer_2[51][5]
.sym 99570 r_adc_master_tx_buffer_2[55][5]
.sym 99571 r_spi_master_tx_counter[0]
.sym 99572 r_spi_master_tx_counter[2]
.sym 99581 r_adc_master_rx_buffer_1[22]
.sym 99582 $false
.sym 99583 $false
.sym 99584 $false
.sym 99593 r_adc_master_rx_buffer_1[5]
.sym 99594 $false
.sym 99595 $false
.sym 99596 $false
.sym 99605 r_adc_master_rx_buffer_1[25]
.sym 99606 $false
.sym 99607 $false
.sym 99608 $false
.sym 99615 $abc$42034$n5742
.sym 99616 blink_simple_LED2.i_clk$2
.sym 99617 $false
.sym 99692 $abc$42034$n4371_1
.sym 99693 $abc$42034$n4372_1
.sym 99694 r_spi_master_tx_counter[1]
.sym 99695 $false
.sym 99698 r_adc_master_tx_buffer_2[57][6]
.sym 99699 r_adc_master_tx_buffer_2[61][6]
.sym 99700 r_spi_master_tx_counter[2]
.sym 99701 r_spi_master_tx_counter[0]
.sym 99704 $abc$42034$n4370_1
.sym 99705 $abc$42034$n4373_1
.sym 99706 $abc$42034$n4364_1
.sym 99707 $abc$42034$n4367_1
.sym 99710 $abc$42034$n4369_1
.sym 99711 $abc$42034$n4368_1
.sym 99712 r_spi_master_tx_counter[1]
.sym 99713 r_spi_master_tx_counter[3]
.sym 99716 $abc$42034$n4374_1
.sym 99717 $abc$42034$n4375_1
.sym 99718 r_spi_master_tx_counter[1]
.sym 99719 r_spi_master_tx_counter[3]
.sym 99722 $abc$42034$n4365_1
.sym 99723 $abc$42034$n4366_1
.sym 99724 r_spi_master_tx_counter[1]
.sym 99725 $false
.sym 99728 r_adc_master_rx_buffer_1[27]
.sym 99729 $false
.sym 99730 $false
.sym 99731 $false
.sym 99734 r_adc_master_rx_buffer_1[4]
.sym 99735 $false
.sym 99736 $false
.sym 99737 $false
.sym 99738 $abc$42034$n5734
.sym 99739 blink_simple_LED2.i_clk$2
.sym 99740 $false
.sym 99821 $abc$42034$n4565_1
.sym 99822 $abc$42034$n4564_1
.sym 99823 r_spi_master_tx_counter[2]
.sym 99824 r_spi_master_tx_counter[1]
.sym 99827 $abc$42034$n79
.sym 99828 r_spi_master_state[1]
.sym 99829 r_spi_master_state[0]
.sym 99830 r_spi_master_reset
.sym 99833 r_adc_master_tx_buffer_1[42][0]
.sym 99834 r_adc_master_tx_buffer_1[46][0]
.sym 99835 r_spi_master_tx_counter[0]
.sym 99836 r_spi_master_tx_counter[2]
.sym 99857 r_spi_master_state[1]
.sym 99858 r_spi_master_state[0]
.sym 99859 r_spi_master_reset
.sym 99860 $abc$42034$n79
.sym 99861 $true
.sym 99862 blink_simple_LED2.i_clk$2
.sym 99863 $abc$42034$n79
.sym 99944 r_adc_master_tx_buffer_1[49][4]
.sym 99945 r_adc_master_tx_buffer_1[53][4]
.sym 99946 r_spi_master_tx_counter[2]
.sym 99947 r_spi_master_tx_counter[0]
.sym 99962 $abc$42034$n4563_1
.sym 99963 $abc$42034$n4566_1
.sym 99964 $abc$42034$n4567_1
.sym 99965 $abc$42034$n2823
.sym 99968 $abc$42034$n3865
.sym 99969 $abc$42034$n3866
.sym 99970 r_spi_master_tx_counter[1]
.sym 99971 r_spi_master_tx_counter[3]
.sym 99980 r_adc_master_rx_buffer_1[7]
.sym 99981 $false
.sym 99982 $false
.sym 99983 $false
.sym 99984 $abc$42034$n5681
.sym 99985 blink_simple_LED2.i_clk$2
.sym 99986 $false
.sym 100061 $abc$42034$n3950
.sym 100062 $abc$42034$n3951
.sym 100063 r_spi_master_tx_counter[1]
.sym 100064 $false
.sym 100067 r_adc_master_tx_buffer_2[86][4]
.sym 100068 r_adc_master_tx_buffer_2[87][4]
.sym 100069 r_spi_master_tx_counter[0]
.sym 100070 $false
.sym 100079 r_adc_master_rx_buffer_1[0]
.sym 100080 $false
.sym 100081 $false
.sym 100082 $false
.sym 100085 r_adc_master_rx_buffer_1[12]
.sym 100086 $false
.sym 100087 $false
.sym 100088 $false
.sym 100091 r_adc_master_rx_buffer_1[16]
.sym 100092 $false
.sym 100093 $false
.sym 100094 $false
.sym 100097 r_adc_master_rx_buffer_1[13]
.sym 100098 $false
.sym 100099 $false
.sym 100100 $false
.sym 100103 r_adc_master_rx_buffer_1[6]
.sym 100104 $false
.sym 100105 $false
.sym 100106 $false
.sym 100107 $abc$42034$n5747
.sym 100108 blink_simple_LED2.i_clk$2
.sym 100109 $false
.sym 100184 r_adc_master_tx_buffer_1[48][7]
.sym 100185 r_adc_master_tx_buffer_1[52][7]
.sym 100186 r_spi_master_tx_counter[2]
.sym 100187 $abc$42034$n2779
.sym 100196 r_adc_master_tx_buffer_1[48][4]
.sym 100197 r_adc_master_tx_buffer_1[52][4]
.sym 100198 r_spi_master_tx_counter[0]
.sym 100199 r_spi_master_tx_counter[2]
.sym 100202 r_adc_master_rx_buffer_1[30]
.sym 100203 $false
.sym 100204 $false
.sym 100205 $false
.sym 100208 r_adc_master_rx_buffer_1[23]
.sym 100209 $false
.sym 100210 $false
.sym 100211 $false
.sym 100214 r_adc_master_rx_buffer_1[27]
.sym 100215 $false
.sym 100216 $false
.sym 100217 $false
.sym 100220 r_adc_master_rx_buffer_1[31]
.sym 100221 $false
.sym 100222 $false
.sym 100223 $false
.sym 100226 r_adc_master_rx_buffer_1[28]
.sym 100227 $false
.sym 100228 $false
.sym 100229 $false
.sym 100230 $abc$42034$n5681
.sym 100231 blink_simple_LED2.i_clk$2
.sym 100232 $false
.sym 100313 r_adc_master_tx_buffer_1[34][3]
.sym 100314 r_adc_master_tx_buffer_1[38][3]
.sym 100315 r_spi_master_tx_counter[2]
.sym 100316 $false
.sym 100319 r_adc_master_rx_buffer_1[10]
.sym 100320 $false
.sym 100321 $false
.sym 100322 $false
.sym 100331 r_adc_master_rx_buffer_1[20]
.sym 100332 $false
.sym 100333 $false
.sym 100334 $false
.sym 100337 r_adc_master_rx_buffer_1[28]
.sym 100338 $false
.sym 100339 $false
.sym 100340 $false
.sym 100343 r_adc_master_rx_buffer_1[11]
.sym 100344 $false
.sym 100345 $false
.sym 100346 $false
.sym 100349 r_adc_master_rx_buffer_1[31]
.sym 100350 $false
.sym 100351 $false
.sym 100352 $false
.sym 100353 $abc$42034$n5683
.sym 100354 blink_simple_LED2.i_clk$2
.sym 100355 $false
.sym 100430 r_adc_master_tx_buffer_2[1][0]
.sym 100431 r_adc_master_tx_buffer_2[5][0]
.sym 100432 r_spi_master_tx_counter[2]
.sym 100433 r_spi_master_tx_counter[0]
.sym 100436 r_adc_master_tx_buffer_1[96][4]
.sym 100437 r_adc_master_tx_buffer_1[100][4]
.sym 100438 r_spi_master_tx_counter[0]
.sym 100439 r_spi_master_tx_counter[2]
.sym 100442 r_adc_master_rx_buffer_1[10]
.sym 100443 $false
.sym 100444 $false
.sym 100445 $false
.sym 100448 r_adc_master_rx_buffer_1[11]
.sym 100449 $false
.sym 100450 $false
.sym 100451 $false
.sym 100476 $abc$42034$n5709
.sym 100477 blink_simple_LED2.i_clk$2
.sym 100478 $false
.sym 100559 r_adc_master_rx_buffer_1[6]
.sym 100560 $false
.sym 100561 $false
.sym 100562 $false
.sym 100565 r_adc_master_rx_buffer_1[11]
.sym 100566 $false
.sym 100567 $false
.sym 100568 $false
.sym 100577 r_adc_master_rx_buffer_1[28]
.sym 100578 $false
.sym 100579 $false
.sym 100580 $false
.sym 100595 r_adc_master_rx_buffer_1[7]
.sym 100596 $false
.sym 100597 $false
.sym 100598 $false
.sym 100599 $abc$42034$n5671
.sym 100600 blink_simple_LED2.i_clk$2
.sym 100601 $false
.sym 100676 r_adc_master_rx_buffer_1[2]
.sym 100677 $false
.sym 100678 $false
.sym 100679 $false
.sym 100682 r_adc_master_rx_buffer_1[17]
.sym 100683 $false
.sym 100684 $false
.sym 100685 $false
.sym 100694 r_adc_master_rx_buffer_1[28]
.sym 100695 $false
.sym 100696 $false
.sym 100697 $false
.sym 100722 $abc$42034$n5648
.sym 100723 blink_simple_LED2.i_clk$2
.sym 100724 $false
.sym 100817 r_adc_master_rx_buffer_1[15]
.sym 100818 $false
.sym 100819 $false
.sym 100820 $false
.sym 100841 r_adc_master_rx_buffer_1[27]
.sym 100842 $false
.sym 100843 $false
.sym 100844 $false
.sym 100845 $abc$42034$n5715
.sym 100846 blink_simple_LED2.i_clk$2
.sym 100847 $false
.sym 100922 r_adc_master_rx_buffer_1[20]
.sym 100923 $false
.sym 100924 $false
.sym 100925 $false
.sym 100940 r_adc_master_rx_buffer_1[19]
.sym 100941 $false
.sym 100942 $false
.sym 100943 $false
.sym 100946 r_adc_master_rx_buffer_1[28]
.sym 100947 $false
.sym 100948 $false
.sym 100949 $false
.sym 100964 r_adc_master_rx_buffer_1[26]
.sym 100965 $false
.sym 100966 $false
.sym 100967 $false
.sym 100968 $abc$42034$n5713
.sym 100969 blink_simple_LED2.i_clk$2
.sym 100970 $false
.sym 101045 r_adc_master_rx_buffer_1[25]
.sym 101046 $false
.sym 101047 $false
.sym 101048 $false
.sym 101087 PIN_8$2
.sym 101088 $false
.sym 101089 $false
.sym 101090 $false
.sym 101091 $abc$42034$n818
.sym 101092 blink_simple_LED2.i_clk$2
.sym 101093 $abc$42034$n997$2
.sym 101168 r_adc_master_rx_buffer_1[7]
.sym 101169 r_spi_master_adc_rx_data[13]
.sym 101170 $abc$42034$n4760_1
.sym 101171 $abc$42034$n3376
.sym 101214 $true
.sym 101215 blink_simple_LED2.i_clk$2
.sym 101216 $false
.sym 101321 r_adc_master_tx_buffer_2[75][7]
.sym 101399 r_adc_master_tx_buffer_1[47][5]
.sym 101536 r_adc_master_tx_buffer_1[32][5]
.sym 101635 $abc$42034$n4288_1
.sym 101637 r_adc_master_tx_buffer_1[38][1]
.sym 101735 r_adc_master_tx_buffer_2[43][2]
.sym 101738 r_adc_master_tx_buffer_2[40][3]
.sym 101739 r_adc_master_tx_buffer_2[41][3]
.sym 101742 r_adc_master_tx_buffer_2[40][2]
.sym 101837 $abc$42034$n5347
.sym 101838 $abc$42034$n4231
.sym 101839 $abc$42034$n5346
.sym 101840 r_adc_master_tx_buffer_2[38][0]
.sym 101841 r_adc_master_tx_buffer_2[37][6]
.sym 101842 r_adc_master_tx_buffer_2[36][0]
.sym 101843 r_adc_master_tx_buffer_2[39][6]
.sym 101940 r_adc_master_tx_buffer_2[22][6]
.sym 101941 r_adc_master_tx_buffer_2[20][2]
.sym 101942 r_adc_master_tx_buffer_2[20][6]
.sym 101943 r_adc_master_tx_buffer_2[23][5]
.sym 102041 $abc$42034$n3499_1
.sym 102043 r_adc_master_tx_buffer_1[91][7]
.sym 102045 r_adc_master_tx_buffer_1[89][1]
.sym 102046 r_adc_master_tx_buffer_1[89][3]
.sym 102047 r_adc_master_tx_buffer_1[90][0]
.sym 102048 r_adc_master_tx_buffer_1[91][5]
.sym 102144 $abc$42034$n3625
.sym 102145 r_adc_master_tx_buffer_1[118][5]
.sym 102150 r_adc_master_tx_buffer_1[117][3]
.sym 102245 $abc$42034$n5252_1
.sym 102246 $abc$42034$n5189_1
.sym 102247 r_adc_master_tx_buffer_1[17][3]
.sym 102249 r_adc_master_tx_buffer_1[19][6]
.sym 102347 $abc$42034$n3913
.sym 102349 $abc$42034$n3604
.sym 102351 $abc$42034$n4246_1
.sym 102352 r_adc_master_tx_buffer_1[92][1]
.sym 102353 r_adc_master_tx_buffer_1[93][7]
.sym 102354 r_adc_master_tx_buffer_1[92][4]
.sym 102452 r_adc_master_tx_buffer_1[85][3]
.sym 102453 r_adc_master_tx_buffer_1[87][2]
.sym 102454 r_adc_master_tx_buffer_1[86][4]
.sym 102455 r_adc_master_tx_buffer_1[87][7]
.sym 102456 r_adc_master_tx_buffer_1[86][2]
.sym 102553 $auto$alumacc.cc:474:replace_alu$1776.C[2]
.sym 102554 $auto$alumacc.cc:474:replace_alu$1776.C[3]
.sym 102555 $auto$alumacc.cc:474:replace_alu$1776.C[4]
.sym 102556 $auto$alumacc.cc:474:replace_alu$1776.C[5]
.sym 102557 $abc$42034$n2738
.sym 102558 r_adc_master_tx_buffer_1[23][6]
.sym 102653 $abc$42034$n4248_1
.sym 102654 $abc$42034$n4136
.sym 102655 $abc$42034$n2737
.sym 102656 $abc$42034$n2734
.sym 102657 $abc$42034$n5212
.sym 102659 $abc$42034$n4134
.sym 102660 r_adc_master_tx_buffer_2[0][3]
.sym 102755 $abc$42034$n3602
.sym 102756 $abc$42034$n4350_1
.sym 102757 $abc$42034$n3368
.sym 102758 r_adc_master_tx_buffer_2[119][0]
.sym 102759 r_adc_master_tx_buffer_2[116][6]
.sym 102760 r_adc_master_tx_buffer_2[118][1]
.sym 102761 r_adc_master_tx_buffer_2[118][0]
.sym 102762 r_adc_master_tx_buffer_2[117][5]
.sym 102857 $abc$42034$n3601
.sym 102858 $abc$42034$n3229
.sym 102859 $abc$42034$n3356
.sym 102860 $abc$42034$n3600
.sym 102861 $abc$42034$n3357
.sym 102862 r_adc_master_tx_buffer_1[58][5]
.sym 102863 r_adc_master_tx_buffer_1[59][3]
.sym 102864 r_adc_master_tx_buffer_1[58][2]
.sym 102959 $abc$42034$n4292_1
.sym 102960 $abc$42034$n4287_1
.sym 102961 $abc$42034$n3605
.sym 102963 $abc$42034$n3025_1
.sym 102964 r_adc_master_tx_buffer_2[117][3]
.sym 102965 r_adc_master_tx_buffer_2[119][7]
.sym 102966 r_adc_master_tx_buffer_2[117][0]
.sym 103061 $abc$42034$n4491_1
.sym 103062 $abc$42034$n3052_1
.sym 103063 $abc$42034$n4603_1
.sym 103064 $abc$42034$n3053_1
.sym 103065 $abc$42034$n3195
.sym 103066 r_adc_master_tx_buffer_2[82][4]
.sym 103067 r_adc_master_tx_buffer_2[81][4]
.sym 103068 r_adc_master_tx_buffer_2[80][2]
.sym 103163 $abc$42034$n3458
.sym 103164 $0\r_spi_master_tx_dv[0:0]
.sym 103165 $abc$42034$n4544_1
.sym 103166 $abc$42034$n4374_1
.sym 103167 $abc$42034$n3454
.sym 103168 r_adc_master_tx_buffer_2[66][5]
.sym 103169 r_adc_master_tx_buffer_2[64][3]
.sym 103265 $abc$42034$n4365_1
.sym 103266 $abc$42034$n4371_1
.sym 103269 $abc$42034$n3987
.sym 103270 $abc$42034$n3632
.sym 103271 r_adc_master_tx_buffer_2[51][6]
.sym 103272 r_adc_master_tx_buffer_2[50][0]
.sym 103367 $abc$42034$n3468
.sym 103370 $abc$42034$n3198
.sym 103371 $abc$42034$n3048
.sym 103372 $abc$42034$n4565_1
.sym 103373 $abc$42034$n788
.sym 103374 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 103469 $abc$42034$n4538_1
.sym 103470 $abc$42034$n3857
.sym 103471 $abc$42034$n3050_1
.sym 103473 $abc$42034$n3109
.sym 103474 $abc$42034$n5526
.sym 103476 r_adc_master_tx_buffer_2[66][3]
.sym 103572 $abc$42034$n3010
.sym 103573 r_adc_master_tx_buffer_2[84][3]
.sym 103575 r_adc_master_tx_buffer_2[87][4]
.sym 103576 r_adc_master_tx_buffer_2[86][7]
.sym 103578 r_adc_master_tx_buffer_2[86][4]
.sym 103673 $abc$42034$n4567_1
.sym 103674 r_adc_master_tx_buffer_1[98][6]
.sym 103676 r_adc_master_tx_buffer_1[96][6]
.sym 103775 $abc$42034$n2777
.sym 103776 r_adc_master_tx_buffer_2[101][3]
.sym 103778 r_adc_master_tx_buffer_2[103][4]
.sym 103877 r_adc_master_tx_buffer_1[102][1]
.sym 103878 r_adc_master_tx_buffer_1[103][3]
.sym 103879 r_adc_master_tx_buffer_1[101][0]
.sym 103880 r_adc_master_tx_buffer_1[100][4]
.sym 103884 r_adc_master_tx_buffer_1[103][7]
.sym 103979 $abc$42034$n4345_1
.sym 103981 r_adc_master_tx_buffer_1[53][7]
.sym 104082 r_adc_master_tx_buffer_1[62][0]
.sym 104085 r_adc_master_tx_buffer_1[61][4]
.sym 104183 r_adc_master_tx_buffer_2[7][4]
.sym 104185 r_adc_master_tx_buffer_2[6][0]
.sym 104186 r_adc_master_tx_buffer_2[4][6]
.sym 104189 r_adc_master_tx_buffer_2[4][1]
.sym 104285 r_adc_master_tx_buffer_2[28][7]
.sym 104287 r_adc_master_tx_buffer_2[30][5]
.sym 104388 r_adc_master_tx_buffer_2[85][3]
.sym 104491 r_spi_master_adc_rx_data[13]
.sym 104728 r_adc_master_tx_buffer_2[115][6]
.sym 104820 r_adc_master_rx_buffer_1[7]
.sym 104821 $false
.sym 104822 $false
.sym 104823 $false
.sym 104842 $abc$42034$n5747
.sym 104843 blink_simple_LED2.i_clk$2
.sym 104844 $false
.sym 104849 $abc$42034$n766
.sym 104850 $abc$42034$n3394
.sym 104851 $abc$42034$n3034
.sym 104853 $abc$42034$n3393
.sym 104854 $abc$42034$n3395
.sym 104855 $abc$42034$n771
.sym 104856 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 104995 r_adc_master_rx_buffer_1[5]
.sym 104996 $false
.sym 104997 $false
.sym 104998 $false
.sym 105005 $abc$42034$n5678
.sym 105006 blink_simple_LED2.i_clk$2
.sym 105007 $false
.sym 105009 $abc$42034$n3760
.sym 105011 r_adc_master_tx_buffer_2[38][1]
.sym 105012 r_adc_master_tx_buffer_2[39][5]
.sym 105014 r_adc_master_tx_buffer_2[36][1]
.sym 105112 r_adc_master_rx_buffer_1[29]
.sym 105113 $false
.sym 105114 $false
.sym 105115 $false
.sym 105128 $abc$42034$n5671
.sym 105129 blink_simple_LED2.i_clk$2
.sym 105130 $false
.sym 105135 $abc$42034$n4290_1
.sym 105136 r_adc_master_tx_buffer_1[101][5]
.sym 105138 r_adc_master_tx_buffer_1[102][0]
.sym 105217 $abc$42034$n4289_1
.sym 105218 $abc$42034$n4290_1
.sym 105219 r_spi_master_tx_counter[0]
.sym 105220 $abc$42034$n2823
.sym 105229 r_adc_master_rx_buffer_1[9]
.sym 105230 $false
.sym 105231 $false
.sym 105232 $false
.sym 105251 $abc$42034$n5673
.sym 105252 blink_simple_LED2.i_clk$2
.sym 105253 $false
.sym 105254 $abc$42034$n3658
.sym 105255 r_adc_master_tx_buffer_1[19][2]
.sym 105256 r_adc_master_tx_buffer_1[18][6]
.sym 105257 r_adc_master_tx_buffer_1[18][1]
.sym 105258 r_adc_master_tx_buffer_1[16][0]
.sym 105259 r_adc_master_tx_buffer_1[19][1]
.sym 105260 r_adc_master_tx_buffer_1[18][3]
.sym 105328 r_adc_master_rx_buffer_1[2]
.sym 105329 $false
.sym 105330 $false
.sym 105331 $false
.sym 105346 r_adc_master_rx_buffer_1[27]
.sym 105347 $false
.sym 105348 $false
.sym 105349 $false
.sym 105352 r_adc_master_rx_buffer_1[19]
.sym 105353 $false
.sym 105354 $false
.sym 105355 $false
.sym 105370 r_adc_master_rx_buffer_1[26]
.sym 105371 $false
.sym 105372 $false
.sym 105373 $false
.sym 105374 $abc$42034$n5739
.sym 105375 blink_simple_LED2.i_clk$2
.sym 105376 $false
.sym 105380 r_adc_master_tx_buffer_1[114][5]
.sym 105384 r_adc_master_tx_buffer_1[115][0]
.sym 105451 $abc$42034$n5346
.sym 105452 $abc$42034$n5138_1
.sym 105453 r_spi_master_tx_counter[0]
.sym 105454 $abc$42034$n2823
.sym 105457 r_adc_master_tx_buffer_1[98][5]
.sym 105458 r_adc_master_tx_buffer_1[102][5]
.sym 105459 r_spi_master_tx_counter[0]
.sym 105460 r_spi_master_tx_counter[2]
.sym 105463 r_adc_master_tx_buffer_2[116][1]
.sym 105464 r_adc_master_tx_buffer_2[112][1]
.sym 105465 r_spi_master_tx_counter[1]
.sym 105466 $abc$42034$n5345_1
.sym 105469 r_adc_master_rx_buffer_1[8]
.sym 105470 $false
.sym 105471 $false
.sym 105472 $false
.sym 105475 r_adc_master_rx_buffer_1[22]
.sym 105476 $false
.sym 105477 $false
.sym 105478 $false
.sym 105481 r_adc_master_rx_buffer_1[24]
.sym 105482 $false
.sym 105483 $false
.sym 105484 $false
.sym 105487 r_adc_master_rx_buffer_1[6]
.sym 105488 $false
.sym 105489 $false
.sym 105490 $false
.sym 105497 $abc$42034$n5738
.sym 105498 blink_simple_LED2.i_clk$2
.sym 105499 $false
.sym 105500 $abc$42034$n4092
.sym 105501 $abc$42034$n48
.sym 105502 r_spi_master_adc_tx_data[23]
.sym 105503 r_spi_master_adc_tx_data[17]
.sym 105504 r_spi_master_adc_tx_data[14]
.sym 105505 r_spi_master_adc_tx_data[19]
.sym 105506 r_spi_master_adc_tx_data[25]
.sym 105580 r_adc_master_rx_buffer_1[14]
.sym 105581 $false
.sym 105582 $false
.sym 105583 $false
.sym 105586 r_adc_master_rx_buffer_1[26]
.sym 105587 $false
.sym 105588 $false
.sym 105589 $false
.sym 105592 r_adc_master_rx_buffer_1[30]
.sym 105593 $false
.sym 105594 $false
.sym 105595 $false
.sym 105598 r_adc_master_rx_buffer_1[5]
.sym 105599 $false
.sym 105600 $false
.sym 105601 $false
.sym 105620 $abc$42034$n5734
.sym 105621 blink_simple_LED2.i_clk$2
.sym 105622 $false
.sym 105623 $abc$42034$n5233_1
.sym 105624 $abc$42034$n5232_1
.sym 105627 $abc$42034$n5234_1
.sym 105628 r_adc_master_tx_buffer_2[65][1]
.sym 105630 r_adc_master_tx_buffer_2[66][6]
.sym 105697 r_adc_master_tx_buffer_1[90][0]
.sym 105698 r_adc_master_tx_buffer_1[94][0]
.sym 105699 r_spi_master_tx_counter[0]
.sym 105700 r_spi_master_tx_counter[2]
.sym 105709 r_adc_master_rx_buffer_1[7]
.sym 105710 $false
.sym 105711 $false
.sym 105712 $false
.sym 105721 r_adc_master_rx_buffer_1[17]
.sym 105722 $false
.sym 105723 $false
.sym 105724 $false
.sym 105727 r_adc_master_rx_buffer_1[19]
.sym 105728 $false
.sym 105729 $false
.sym 105730 $false
.sym 105733 r_adc_master_rx_buffer_1[8]
.sym 105734 $false
.sym 105735 $false
.sym 105736 $false
.sym 105739 r_adc_master_rx_buffer_1[5]
.sym 105740 $false
.sym 105741 $false
.sym 105742 $false
.sym 105743 $abc$42034$n5707
.sym 105744 blink_simple_LED2.i_clk$2
.sym 105745 $false
.sym 105747 r_adc_master_tx_buffer_1[88][4]
.sym 105748 r_adc_master_tx_buffer_1[88][3]
.sym 105751 r_adc_master_tx_buffer_1[90][1]
.sym 105753 r_adc_master_tx_buffer_1[91][3]
.sym 105826 r_adc_master_tx_buffer_2[32][0]
.sym 105827 r_adc_master_tx_buffer_2[36][0]
.sym 105828 r_spi_master_tx_counter[0]
.sym 105829 r_spi_master_tx_counter[2]
.sym 105832 r_adc_master_rx_buffer_1[13]
.sym 105833 $false
.sym 105834 $false
.sym 105835 $false
.sym 105862 r_adc_master_rx_buffer_1[19]
.sym 105863 $false
.sym 105864 $false
.sym 105865 $false
.sym 105866 $abc$42034$n5725
.sym 105867 blink_simple_LED2.i_clk$2
.sym 105868 $false
.sym 105870 r_adc_master_tx_buffer_2[83][2]
.sym 105872 r_adc_master_tx_buffer_2[80][1]
.sym 105874 r_adc_master_tx_buffer_2[83][3]
.sym 105943 r_adc_master_tx_buffer_1[19][6]
.sym 105944 r_adc_master_tx_buffer_1[23][6]
.sym 105945 r_spi_master_tx_counter[1]
.sym 105946 r_spi_master_tx_counter[2]
.sym 105949 r_adc_master_tx_buffer_2[35][5]
.sym 105950 r_adc_master_tx_buffer_2[39][5]
.sym 105951 r_spi_master_tx_counter[0]
.sym 105952 r_spi_master_tx_counter[2]
.sym 105955 r_adc_master_rx_buffer_1[19]
.sym 105956 $false
.sym 105957 $false
.sym 105958 $false
.sym 105967 r_adc_master_rx_buffer_1[6]
.sym 105968 $false
.sym 105969 $false
.sym 105970 $false
.sym 105989 $abc$42034$n5644
.sym 105990 blink_simple_LED2.i_clk$2
.sym 105991 $false
.sym 105995 r_adc_master_tx_buffer_2[119][6]
.sym 105998 r_adc_master_tx_buffer_2[116][5]
.sym 105999 r_adc_master_tx_buffer_2[116][0]
.sym 106066 r_adc_master_tx_buffer_1[88][4]
.sym 106067 r_adc_master_tx_buffer_1[92][4]
.sym 106068 r_spi_master_tx_counter[0]
.sym 106069 r_spi_master_tx_counter[2]
.sym 106078 r_adc_master_tx_buffer_2[112][0]
.sym 106079 r_adc_master_tx_buffer_2[116][0]
.sym 106080 r_spi_master_tx_counter[2]
.sym 106081 $abc$42034$n2779
.sym 106090 r_adc_master_tx_buffer_1[51][5]
.sym 106091 r_adc_master_tx_buffer_1[55][5]
.sym 106092 r_spi_master_tx_counter[2]
.sym 106093 r_spi_master_tx_counter[0]
.sym 106096 r_adc_master_rx_buffer_1[25]
.sym 106097 $false
.sym 106098 $false
.sym 106099 $false
.sym 106102 r_adc_master_rx_buffer_1[23]
.sym 106103 $false
.sym 106104 $false
.sym 106105 $false
.sym 106108 r_adc_master_rx_buffer_1[28]
.sym 106109 $false
.sym 106110 $false
.sym 106111 $false
.sym 106112 $abc$42034$n5709
.sym 106113 blink_simple_LED2.i_clk$2
.sym 106114 $false
.sym 106116 r_adc_master_tx_buffer_2[110][3]
.sym 106118 r_adc_master_tx_buffer_2[110][5]
.sym 106121 r_adc_master_tx_buffer_2[111][4]
.sym 106207 r_adc_master_rx_buffer_1[19]
.sym 106208 $false
.sym 106209 $false
.sym 106210 $false
.sym 106213 r_adc_master_rx_buffer_1[2]
.sym 106214 $false
.sym 106215 $false
.sym 106216 $false
.sym 106219 r_adc_master_rx_buffer_1[12]
.sym 106220 $false
.sym 106221 $false
.sym 106222 $false
.sym 106225 r_adc_master_rx_buffer_1[7]
.sym 106226 $false
.sym 106227 $false
.sym 106228 $false
.sym 106231 r_adc_master_rx_buffer_1[10]
.sym 106232 $false
.sym 106233 $false
.sym 106234 $false
.sym 106235 $abc$42034$n5704
.sym 106236 blink_simple_LED2.i_clk$2
.sym 106237 $false
.sym 106238 $abc$42034$n4133
.sym 106239 r_adc_master_tx_buffer_2[115][0]
.sym 106240 r_adc_master_tx_buffer_2[112][2]
.sym 106242 r_adc_master_tx_buffer_2[113][5]
.sym 106243 r_adc_master_tx_buffer_2[112][5]
.sym 106274 $true
.sym 106311 spiMasterCS.r_TX_Count[0]$2
.sym 106312 $false
.sym 106313 spiMasterCS.r_TX_Count[0]
.sym 106314 $false
.sym 106315 $false
.sym 106317 $auto$alumacc.cc:474:replace_alu$1776.C[2]$2
.sym 106319 spiMasterCS.r_TX_Count[1]
.sym 106320 $true$2
.sym 106323 $auto$alumacc.cc:474:replace_alu$1776.C[3]$2
.sym 106325 spiMasterCS.r_TX_Count[2]
.sym 106326 $true$2
.sym 106327 $auto$alumacc.cc:474:replace_alu$1776.C[2]$2
.sym 106329 $auto$alumacc.cc:474:replace_alu$1776.C[4]$2
.sym 106331 spiMasterCS.r_TX_Count[3]
.sym 106332 $true$2
.sym 106333 $auto$alumacc.cc:474:replace_alu$1776.C[3]$2
.sym 106335 $auto$alumacc.cc:474:replace_alu$1776.C[5]$2
.sym 106337 spiMasterCS.r_TX_Count[4]
.sym 106338 $true$2
.sym 106339 $auto$alumacc.cc:474:replace_alu$1776.C[4]$2
.sym 106341 $auto$alumacc.cc:474:replace_alu$1776.C[6]
.sym 106343 spiMasterCS.r_TX_Count[5]
.sym 106344 $true$2
.sym 106345 $auto$alumacc.cc:474:replace_alu$1776.C[5]$2
.sym 106348 $false
.sym 106349 spiMasterCS.r_TX_Count[6]
.sym 106350 $false
.sym 106351 $auto$alumacc.cc:474:replace_alu$1776.C[6]
.sym 106354 r_adc_master_rx_buffer_1[6]
.sym 106355 $false
.sym 106356 $false
.sym 106357 $false
.sym 106358 $abc$42034$n5661
.sym 106359 blink_simple_LED2.i_clk$2
.sym 106360 $false
.sym 106361 $abc$42034$n5610
.sym 106362 $abc$42034$n4131
.sym 106363 $abc$42034$n5612
.sym 106364 $abc$42034$n5613
.sym 106365 $abc$42034$n4647_1
.sym 106366 $abc$42034$n5611
.sym 106367 $abc$42034$n5532
.sym 106368 spiMasterADC.SPI_Master_Inst.r_Trailing_Edge
.sym 106435 r_adc_master_tx_buffer_1[58][5]
.sym 106436 r_adc_master_tx_buffer_1[62][5]
.sym 106437 r_spi_master_tx_counter[0]
.sym 106438 r_spi_master_tx_counter[2]
.sym 106441 r_adc_master_tx_buffer_2[113][5]
.sym 106442 r_adc_master_tx_buffer_2[117][5]
.sym 106443 r_spi_master_tx_counter[1]
.sym 106444 r_spi_master_tx_counter[2]
.sym 106447 $false
.sym 106448 spiMasterCS.r_TX_Count[5]
.sym 106449 $false
.sym 106450 $auto$alumacc.cc:474:replace_alu$1776.C[5]
.sym 106453 $false
.sym 106454 spiMasterCS.r_TX_Count[2]
.sym 106455 $false
.sym 106456 $auto$alumacc.cc:474:replace_alu$1776.C[2]
.sym 106459 $abc$42034$n4248_1
.sym 106460 $abc$42034$n4249_1
.sym 106461 $abc$42034$n4246_1
.sym 106462 r_spi_master_tx_counter[3]
.sym 106471 $abc$42034$n4135
.sym 106472 $abc$42034$n4136
.sym 106473 r_spi_master_tx_counter[0]
.sym 106474 $abc$42034$n2823
.sym 106477 r_adc_master_rx_buffer_1[27]
.sym 106478 $false
.sym 106479 $false
.sym 106480 $false
.sym 106481 $abc$42034$n5729
.sym 106482 blink_simple_LED2.i_clk$2
.sym 106483 $false
.sym 106484 $abc$42034$n4354_1
.sym 106487 $abc$42034$n3879
.sym 106488 r_adc_master_tx_buffer_1[41][4]
.sym 106490 r_adc_master_tx_buffer_1[41][7]
.sym 106491 r_adc_master_tx_buffer_1[40][4]
.sym 106558 r_adc_master_tx_buffer_2[118][0]
.sym 106559 r_adc_master_tx_buffer_2[119][0]
.sym 106560 r_spi_master_tx_counter[0]
.sym 106561 $false
.sym 106564 $abc$42034$n4357_1
.sym 106565 $abc$42034$n4360_1
.sym 106566 $abc$42034$n4351_1
.sym 106567 $abc$42034$n4354_1
.sym 106570 spiMasterCS.r_TX_Count[0]
.sym 106571 $abc$42034$n3357
.sym 106572 spiMasterCS.r_TX_Count[1]
.sym 106573 spiMasterCS.r_SM_CS[2]
.sym 106576 r_adc_master_rx_buffer_1[0]
.sym 106577 $false
.sym 106578 $false
.sym 106579 $false
.sym 106582 r_adc_master_rx_buffer_1[30]
.sym 106583 $false
.sym 106584 $false
.sym 106585 $false
.sym 106588 r_adc_master_rx_buffer_1[9]
.sym 106589 $false
.sym 106590 $false
.sym 106591 $false
.sym 106594 r_adc_master_rx_buffer_1[8]
.sym 106595 $false
.sym 106596 $false
.sym 106597 $false
.sym 106600 r_adc_master_rx_buffer_1[21]
.sym 106601 $false
.sym 106602 $false
.sym 106603 $false
.sym 106604 $abc$42034$n5758$2
.sym 106605 blink_simple_LED2.i_clk$2
.sym 106606 $false
.sym 106607 $abc$42034$n3603
.sym 106609 r_adc_master_tx_buffer_1[25][0]
.sym 106610 r_adc_master_tx_buffer_1[26][5]
.sym 106611 r_adc_master_tx_buffer_1[27][7]
.sym 106612 r_adc_master_tx_buffer_1[24][7]
.sym 106613 r_adc_master_tx_buffer_1[25][3]
.sym 106614 r_adc_master_tx_buffer_1[24][0]
.sym 106681 $abc$42034$n3603
.sym 106682 $abc$42034$n3602
.sym 106683 r_spi_master_tx_counter[2]
.sym 106684 r_spi_master_tx_counter[1]
.sym 106687 $abc$42034$n857
.sym 106688 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 106689 spiMasterCS.r_SM_CS[2]
.sym 106690 spiMasterCS.r_SM_CS[0]
.sym 106693 spiMasterCS.r_CS_n
.sym 106694 r_spi_master_tx_dv
.sym 106695 spiMasterCS.r_SM_CS[0]
.sym 106696 $false
.sym 106699 $abc$42034$n3601
.sym 106700 $abc$42034$n3604
.sym 106701 $abc$42034$n3605
.sym 106702 $abc$42034$n2823
.sym 106705 $abc$42034$n857
.sym 106706 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 106707 r_spi_master_tx_dv
.sym 106708 $false
.sym 106711 r_adc_master_rx_buffer_1[13]
.sym 106712 $false
.sym 106713 $false
.sym 106714 $false
.sym 106717 r_adc_master_rx_buffer_1[3]
.sym 106718 $false
.sym 106719 $false
.sym 106720 $false
.sym 106723 r_adc_master_rx_buffer_1[10]
.sym 106724 $false
.sym 106725 $false
.sym 106726 $false
.sym 106727 $abc$42034$n5686
.sym 106728 blink_simple_LED2.i_clk$2
.sym 106729 $false
.sym 106731 $abc$42034$n5100_1
.sym 106732 $abc$42034$n3878
.sym 106734 r_adc_master_tx_buffer_2[8][2]
.sym 106736 r_adc_master_tx_buffer_2[11][0]
.sym 106737 r_adc_master_tx_buffer_2[10][6]
.sym 106804 r_adc_master_tx_buffer_2[112][6]
.sym 106805 r_adc_master_tx_buffer_2[116][6]
.sym 106806 r_spi_master_tx_counter[1]
.sym 106807 r_spi_master_tx_counter[2]
.sym 106810 $abc$42034$n4291_1
.sym 106811 $abc$42034$n4292_1
.sym 106812 r_spi_master_tx_counter[0]
.sym 106813 $abc$42034$n4288_1
.sym 106816 r_adc_master_tx_buffer_2[113][0]
.sym 106817 r_adc_master_tx_buffer_2[117][0]
.sym 106818 r_spi_master_tx_counter[2]
.sym 106819 $abc$42034$n2777
.sym 106828 r_adc_master_tx_buffer_1[17][3]
.sym 106829 r_adc_master_tx_buffer_1[21][3]
.sym 106830 r_spi_master_tx_counter[2]
.sym 106831 r_spi_master_tx_counter[0]
.sym 106834 r_adc_master_rx_buffer_1[19]
.sym 106835 $false
.sym 106836 $false
.sym 106837 $false
.sym 106840 r_adc_master_rx_buffer_1[7]
.sym 106841 $false
.sym 106842 $false
.sym 106843 $false
.sym 106846 r_adc_master_rx_buffer_1[16]
.sym 106847 $false
.sym 106848 $false
.sym 106849 $false
.sym 106850 $abc$42034$n5758$2
.sym 106851 blink_simple_LED2.i_clk$2
.sym 106852 $false
.sym 106853 $abc$42034$n4607_1
.sym 106854 $abc$42034$n4606_1
.sym 106855 $abc$42034$n3577
.sym 106856 $abc$42034$n634
.sym 106858 $abc$42034$n3994
.sym 106859 r_adc_master_tx_buffer_2[15][0]
.sym 106860 r_adc_master_tx_buffer_2[14][4]
.sym 106927 r_adc_master_tx_buffer_1[83][7]
.sym 106928 r_adc_master_tx_buffer_1[87][7]
.sym 106929 r_spi_master_tx_counter[2]
.sym 106930 r_spi_master_tx_counter[0]
.sym 106933 $abc$42034$n3054_1
.sym 106934 $abc$42034$n3053_1
.sym 106935 r_spi_master_tx_counter[1]
.sym 106936 r_spi_master_tx_counter[3]
.sym 106939 $abc$42034$n4604_1
.sym 106940 $abc$42034$n4605_1
.sym 106941 r_spi_master_tx_counter[1]
.sym 106942 $false
.sym 106945 r_adc_master_tx_buffer_1[99][3]
.sym 106946 r_adc_master_tx_buffer_1[103][3]
.sym 106947 r_spi_master_tx_counter[2]
.sym 106948 r_spi_master_tx_counter[0]
.sym 106951 r_adc_master_tx_buffer_2[64][3]
.sym 106952 r_adc_master_tx_buffer_2[68][3]
.sym 106953 r_spi_master_tx_counter[0]
.sym 106954 r_spi_master_tx_counter[2]
.sym 106957 r_adc_master_rx_buffer_1[12]
.sym 106958 $false
.sym 106959 $false
.sym 106960 $false
.sym 106963 r_adc_master_rx_buffer_1[20]
.sym 106964 $false
.sym 106965 $false
.sym 106966 $false
.sym 106969 r_adc_master_rx_buffer_1[26]
.sym 106970 $false
.sym 106971 $false
.sym 106972 $false
.sym 106973 $abc$42034$n5749
.sym 106974 blink_simple_LED2.i_clk$2
.sym 106975 $false
.sym 106977 $abc$42034$n5286_1
.sym 106981 $abc$42034$n5287_1
.sym 106982 r_adc_master_tx_buffer_2[10][4]
.sym 107050 r_adc_master_tx_buffer_1[58][0]
.sym 107051 r_adc_master_tx_buffer_1[62][0]
.sym 107052 r_spi_master_tx_counter[0]
.sym 107053 r_spi_master_tx_counter[2]
.sym 107056 $abc$42034$n3229
.sym 107057 r_spi_master_tx_dv
.sym 107058 $false
.sym 107059 $false
.sym 107062 r_adc_master_tx_buffer_1[24][7]
.sym 107063 r_adc_master_tx_buffer_1[28][7]
.sym 107064 r_spi_master_tx_counter[0]
.sym 107065 r_spi_master_tx_counter[2]
.sym 107068 r_adc_master_tx_buffer_2[49][6]
.sym 107069 r_adc_master_tx_buffer_2[53][6]
.sym 107070 r_spi_master_tx_counter[2]
.sym 107071 r_spi_master_tx_counter[0]
.sym 107074 $abc$42034$n3458
.sym 107075 $abc$42034$n3459
.sym 107076 $abc$42034$n5090_1
.sym 107077 r_spi_master_tx_counter[3]
.sym 107080 r_adc_master_rx_buffer_1[13]
.sym 107081 $false
.sym 107082 $false
.sym 107083 $false
.sym 107086 r_adc_master_rx_buffer_1[27]
.sym 107087 $false
.sym 107088 $false
.sym 107089 $false
.sym 107096 $abc$42034$n5745
.sym 107097 blink_simple_LED2.i_clk$2
.sym 107098 $false
.sym 107099 $abc$42034$n3230
.sym 107104 $abc$42034$n5243_1
.sym 107105 r_adc_master_tx_buffer_2[54][0]
.sym 107106 r_adc_master_tx_buffer_2[53][7]
.sym 107173 r_adc_master_tx_buffer_2[56][6]
.sym 107174 r_adc_master_tx_buffer_2[60][6]
.sym 107175 r_spi_master_tx_counter[0]
.sym 107176 r_spi_master_tx_counter[2]
.sym 107179 r_adc_master_tx_buffer_2[51][6]
.sym 107180 r_adc_master_tx_buffer_2[55][6]
.sym 107181 r_spi_master_tx_counter[2]
.sym 107182 r_spi_master_tx_counter[0]
.sym 107197 r_adc_master_tx_buffer_2[19][4]
.sym 107198 r_adc_master_tx_buffer_2[23][4]
.sym 107199 r_spi_master_tx_counter[2]
.sym 107200 $false
.sym 107203 r_adc_master_tx_buffer_2[50][0]
.sym 107204 r_adc_master_tx_buffer_2[54][0]
.sym 107205 r_spi_master_tx_counter[0]
.sym 107206 r_spi_master_tx_counter[2]
.sym 107209 r_adc_master_rx_buffer_1[6]
.sym 107210 $false
.sym 107211 $false
.sym 107212 $false
.sym 107215 r_adc_master_rx_buffer_1[8]
.sym 107216 $false
.sym 107217 $false
.sym 107218 $false
.sym 107219 $abc$42034$n5741
.sym 107220 blink_simple_LED2.i_clk$2
.sym 107221 $false
.sym 107222 $abc$42034$n3250
.sym 107223 $abc$42034$n3473
.sym 107226 $abc$42034$n3246_1
.sym 107228 r_spi_master_state[0]
.sym 107229 r_spi_master_state[1]
.sym 107296 $abc$42034$n3472
.sym 107297 $abc$42034$n3473
.sym 107298 $abc$42034$n5092_1
.sym 107299 r_spi_master_tx_counter[3]
.sym 107314 r_adc_master_tx_buffer_2[66][3]
.sym 107315 r_adc_master_tx_buffer_2[70][3]
.sym 107316 r_spi_master_tx_counter[0]
.sym 107317 r_spi_master_tx_counter[2]
.sym 107320 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 107321 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 107322 $abc$42034$n3407
.sym 107323 $false
.sym 107326 r_adc_master_tx_buffer_1[50][7]
.sym 107327 r_adc_master_tx_buffer_1[51][7]
.sym 107328 r_spi_master_tx_counter[0]
.sym 107329 $false
.sym 107332 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 107333 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 107334 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 107335 $false
.sym 107338 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 107339 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 107340 $false
.sym 107341 $false
.sym 107342 $abc$42034$n788
.sym 107343 blink_simple_LED2.i_clk$2
.sym 107344 $abc$42034$n997$2
.sym 107348 $abc$42034$n4546_1
.sym 107349 r_adc_master_tx_buffer_1[31][7]
.sym 107350 r_adc_master_tx_buffer_1[28][6]
.sym 107351 r_adc_master_tx_buffer_1[30][6]
.sym 107419 r_adc_master_tx_buffer_1[16][7]
.sym 107420 r_adc_master_tx_buffer_1[20][7]
.sym 107421 r_spi_master_tx_counter[0]
.sym 107422 r_spi_master_tx_counter[2]
.sym 107425 r_adc_master_tx_buffer_1[57][4]
.sym 107426 r_adc_master_tx_buffer_1[61][4]
.sym 107427 r_spi_master_tx_counter[2]
.sym 107428 r_spi_master_tx_counter[0]
.sym 107431 r_adc_master_tx_buffer_1[97][3]
.sym 107432 r_adc_master_tx_buffer_1[101][3]
.sym 107433 r_spi_master_tx_counter[2]
.sym 107434 r_spi_master_tx_counter[0]
.sym 107443 r_adc_master_tx_buffer_2[97][3]
.sym 107444 r_adc_master_tx_buffer_2[101][3]
.sym 107445 r_spi_master_tx_counter[2]
.sym 107446 r_spi_master_tx_counter[0]
.sym 107449 spiMasterADC.r_TX_Count[1]
.sym 107450 $false
.sym 107451 $false
.sym 107452 $false
.sym 107461 r_adc_master_rx_buffer_1[11]
.sym 107462 $false
.sym 107463 $false
.sym 107464 $false
.sym 107465 $abc$42034$n5745
.sym 107466 blink_simple_LED2.i_clk$2
.sym 107467 $false
.sym 107468 $abc$42034$n5011_1
.sym 107470 r_adc_master_tx_buffer_1[43][0]
.sym 107548 r_adc_master_tx_buffer_1[48][3]
.sym 107549 r_adc_master_tx_buffer_1[52][3]
.sym 107550 r_spi_master_tx_counter[0]
.sym 107551 r_spi_master_tx_counter[2]
.sym 107554 r_adc_master_rx_buffer_1[27]
.sym 107555 $false
.sym 107556 $false
.sym 107557 $false
.sym 107566 r_adc_master_rx_buffer_1[4]
.sym 107567 $false
.sym 107568 $false
.sym 107569 $false
.sym 107572 r_adc_master_rx_buffer_1[15]
.sym 107573 $false
.sym 107574 $false
.sym 107575 $false
.sym 107584 r_adc_master_rx_buffer_1[12]
.sym 107585 $false
.sym 107586 $false
.sym 107587 $false
.sym 107588 $abc$42034$n5750
.sym 107589 blink_simple_LED2.i_clk$2
.sym 107590 $false
.sym 107591 $abc$42034$n2819
.sym 107594 $abc$42034$n4091
.sym 107595 $abc$42034$n3162
.sym 107596 $abc$42034$n4093
.sym 107597 $abc$42034$n2817
.sym 107598 r_adc_master_tx_buffer_2[29][3]
.sym 107665 r_adc_master_tx_buffer_1[49][7]
.sym 107666 r_adc_master_tx_buffer_1[53][7]
.sym 107667 r_spi_master_tx_counter[2]
.sym 107668 $abc$42034$n2777
.sym 107671 r_adc_master_rx_buffer_1[14]
.sym 107672 $false
.sym 107673 $false
.sym 107674 $false
.sym 107683 r_adc_master_rx_buffer_1[30]
.sym 107684 $false
.sym 107685 $false
.sym 107686 $false
.sym 107711 $abc$42034$n5713
.sym 107712 blink_simple_LED2.i_clk$2
.sym 107713 $false
.sym 107714 r_adc_master_tx_buffer_2[18][1]
.sym 107715 r_adc_master_tx_buffer_2[16][2]
.sym 107716 r_adc_master_tx_buffer_2[19][0]
.sym 107717 r_adc_master_tx_buffer_2[16][5]
.sym 107718 r_adc_master_tx_buffer_2[18][5]
.sym 107720 r_adc_master_tx_buffer_2[19][4]
.sym 107721 r_adc_master_tx_buffer_2[19][5]
.sym 107788 r_spi_master_tx_counter[1]
.sym 107789 r_spi_master_tx_counter[0]
.sym 107790 $false
.sym 107791 $false
.sym 107794 r_adc_master_rx_buffer_1[19]
.sym 107795 $false
.sym 107796 $false
.sym 107797 $false
.sym 107806 r_adc_master_rx_buffer_1[4]
.sym 107807 $false
.sym 107808 $false
.sym 107809 $false
.sym 107834 $abc$42034$n5754
.sym 107835 blink_simple_LED2.i_clk$2
.sym 107836 $false
.sym 107840 r_spi_master_tx_counter[2]
.sym 107843 r_spi_master_tx_counter[4]
.sym 107911 r_adc_master_rx_buffer_1[9]
.sym 107912 $false
.sym 107913 $false
.sym 107914 $false
.sym 107917 r_adc_master_rx_buffer_1[3]
.sym 107918 $false
.sym 107919 $false
.sym 107920 $false
.sym 107923 r_adc_master_rx_buffer_1[16]
.sym 107924 $false
.sym 107925 $false
.sym 107926 $false
.sym 107929 r_adc_master_rx_buffer_1[28]
.sym 107930 $false
.sym 107931 $false
.sym 107932 $false
.sym 107953 r_adc_master_rx_buffer_1[7]
.sym 107954 $false
.sym 107955 $false
.sym 107956 $false
.sym 107957 $abc$42034$n5715
.sym 107958 blink_simple_LED2.i_clk$2
.sym 107959 $false
.sym 107961 r_adc_master_tx_buffer_1[48][2]
.sym 107962 r_adc_master_tx_buffer_1[48][0]
.sym 108034 r_adc_master_tx_buffer_2[0][6]
.sym 108035 r_adc_master_tx_buffer_2[4][6]
.sym 108036 r_spi_master_tx_counter[0]
.sym 108037 r_spi_master_tx_counter[2]
.sym 108046 r_adc_master_rx_buffer_1[23]
.sym 108047 $false
.sym 108048 $false
.sym 108049 $false
.sym 108080 $abc$42034$n5683
.sym 108081 blink_simple_LED2.i_clk$2
.sym 108082 $false
.sym 108083 $abc$42034$n2686
.sym 108084 $abc$42034$n3341
.sym 108085 $abc$42034$n3345
.sym 108086 $abc$42034$n5609
.sym 108087 $abc$42034$n3351
.sym 108088 spiMasterCS.r_CS_Inactive_Count[4]
.sym 108089 spiMasterCS.r_CS_Inactive_Count[5]
.sym 108090 spiMasterCS.r_CS_Inactive_Count[1]
.sym 108163 r_adc_master_rx_buffer_1[8]
.sym 108164 $false
.sym 108165 $false
.sym 108166 $false
.sym 108181 r_adc_master_rx_buffer_1[20]
.sym 108182 $false
.sym 108183 $false
.sym 108184 $false
.sym 108203 $abc$42034$n5688
.sym 108204 blink_simple_LED2.i_clk$2
.sym 108205 $false
.sym 108208 $auto$alumacc.cc:474:replace_alu$1779.C[2]
.sym 108209 $auto$alumacc.cc:474:replace_alu$1779.C[3]
.sym 108210 $auto$alumacc.cc:474:replace_alu$1779.C[4]
.sym 108211 $abc$42034$n2688
.sym 108212 r_adc_master_tx_buffer_2[47][7]
.sym 108213 r_adc_master_tx_buffer_2[46][3]
.sym 108280 r_adc_master_rx_buffer_1[4]
.sym 108281 $false
.sym 108282 $false
.sym 108283 $false
.sym 108292 r_adc_master_rx_buffer_1[8]
.sym 108293 $false
.sym 108294 $false
.sym 108295 $false
.sym 108298 r_adc_master_rx_buffer_1[30]
.sym 108299 $false
.sym 108300 $false
.sym 108301 $false
.sym 108316 r_adc_master_rx_buffer_1[25]
.sym 108317 $false
.sym 108318 $false
.sym 108319 $false
.sym 108326 $abc$42034$n5730
.sym 108327 blink_simple_LED2.i_clk$2
.sym 108328 $false
.sym 108330 $abc$42034$n814
.sym 108333 $abc$42034$n818
.sym 108336 spiMasterADC.SPI_Master_Inst.o_RX_Byte[5]
.sym 108403 r_adc_master_rx_buffer_1[31]
.sym 108404 $false
.sym 108405 $false
.sym 108406 $false
.sym 108415 r_adc_master_rx_buffer_1[13]
.sym 108416 $false
.sym 108417 $false
.sym 108418 $false
.sym 108449 $abc$42034$n5736
.sym 108450 blink_simple_LED2.i_clk$2
.sym 108451 $false
.sym 108455 $abc$42034$n5242_1
.sym 108456 r_adc_master_tx_buffer_2[11][6]
.sym 108532 r_adc_master_rx_buffer_1[19]
.sym 108533 $false
.sym 108534 $false
.sym 108535 $false
.sym 108572 $abc$42034$n5750
.sym 108573 blink_simple_LED2.i_clk$2
.sym 108574 $false
.sym 108582 r_spi_master_adc_rx_data[11]
.sym 108661 spiMasterADC.SPI_Master_Inst.o_RX_Byte[5]
.sym 108662 $false
.sym 108663 $false
.sym 108664 $false
.sym 108695 $abc$42034$n718
.sym 108696 blink_simple_LED2.i_clk$2
.sym 108697 $false
.sym 108915 r_adc_master_rx_buffer_1[6]
.sym 108916 $false
.sym 108917 $false
.sym 108918 $false
.sym 108919 $abc$42034$n5757$2
.sym 108920 blink_simple_LED2.i_clk$2
.sym 108921 $false
.sym 108928 $abc$42034$n3016
.sym 108929 $abc$42034$n3018
.sym 108930 $abc$42034$n3012
.sym 108931 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 108932 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 108933 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 109036 r_spi_master_adc_tx_dv
.sym 109037 $abc$42034$n761
.sym 109038 $false
.sym 109039 $false
.sym 109042 $abc$42034$n761
.sym 109043 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 109044 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 109045 $false
.sym 109048 $abc$42034$n3395
.sym 109049 $abc$42034$n766
.sym 109050 $false
.sym 109051 $false
.sym 109060 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 109061 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 109062 $abc$42034$n3394
.sym 109063 $false
.sym 109066 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 109067 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 109068 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 109069 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 109072 $abc$42034$n766
.sym 109073 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 109074 $false
.sym 109075 $false
.sym 109078 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 109079 $false
.sym 109080 $false
.sym 109081 $false
.sym 109082 $abc$42034$n771
.sym 109083 blink_simple_LED2.i_clk$2
.sym 109084 $abc$42034$n997$2
.sym 109086 r_adc_master_tx_buffer_1[111][4]
.sym 109165 r_adc_master_tx_buffer_2[36][1]
.sym 109166 r_adc_master_tx_buffer_2[38][1]
.sym 109167 r_spi_master_tx_counter[1]
.sym 109168 $false
.sym 109177 r_adc_master_rx_buffer_1[9]
.sym 109178 $false
.sym 109179 $false
.sym 109180 $false
.sym 109183 r_adc_master_rx_buffer_1[5]
.sym 109184 $false
.sym 109185 $false
.sym 109186 $false
.sym 109195 r_adc_master_rx_buffer_1[25]
.sym 109196 $false
.sym 109197 $false
.sym 109198 $false
.sym 109205 $abc$42034$n5738
.sym 109206 blink_simple_LED2.i_clk$2
.sym 109207 $false
.sym 109214 r_adc_master_tx_buffer_2[78][2]
.sym 109215 r_adc_master_tx_buffer_2[78][4]
.sym 109306 r_adc_master_tx_buffer_2[115][6]
.sym 109307 r_adc_master_tx_buffer_2[119][6]
.sym 109308 r_spi_master_tx_counter[2]
.sym 109309 r_spi_master_tx_counter[1]
.sym 109312 r_adc_master_rx_buffer_1[21]
.sym 109313 $false
.sym 109314 $false
.sym 109315 $false
.sym 109324 r_adc_master_rx_buffer_1[8]
.sym 109325 $false
.sym 109326 $false
.sym 109327 $false
.sym 109328 $abc$42034$n5715
.sym 109329 blink_simple_LED2.i_clk$2
.sym 109330 $false
.sym 109332 r_adc_master_tx_buffer_1[12][5]
.sym 109333 r_adc_master_tx_buffer_1[12][7]
.sym 109336 r_adc_master_tx_buffer_1[13][4]
.sym 109337 r_adc_master_tx_buffer_1[14][1]
.sym 109405 r_adc_master_tx_buffer_1[18][1]
.sym 109406 r_adc_master_tx_buffer_1[19][1]
.sym 109407 r_spi_master_tx_counter[0]
.sym 109408 $false
.sym 109411 r_adc_master_rx_buffer_1[2]
.sym 109412 $false
.sym 109413 $false
.sym 109414 $false
.sym 109417 r_adc_master_rx_buffer_1[14]
.sym 109418 $false
.sym 109419 $false
.sym 109420 $false
.sym 109423 r_adc_master_rx_buffer_1[9]
.sym 109424 $false
.sym 109425 $false
.sym 109426 $false
.sym 109429 r_adc_master_rx_buffer_1[24]
.sym 109430 $false
.sym 109431 $false
.sym 109432 $false
.sym 109435 r_adc_master_rx_buffer_1[1]
.sym 109436 $false
.sym 109437 $false
.sym 109438 $false
.sym 109441 r_adc_master_rx_buffer_1[11]
.sym 109442 $false
.sym 109443 $false
.sym 109444 $false
.sym 109451 $abc$42034$n5644
.sym 109452 blink_simple_LED2.i_clk$2
.sym 109453 $false
.sym 109457 r_adc_master_tx_buffer_1[59][7]
.sym 109460 r_adc_master_tx_buffer_1[58][0]
.sym 109546 r_adc_master_rx_buffer_1[13]
.sym 109547 $false
.sym 109548 $false
.sym 109549 $false
.sym 109570 r_adc_master_rx_buffer_1[0]
.sym 109571 $false
.sym 109572 $false
.sym 109573 $false
.sym 109574 $abc$42034$n5723
.sym 109575 blink_simple_LED2.i_clk$2
.sym 109576 $false
.sym 109580 $abc$42034$n5327_1
.sym 109582 r_adc_master_tx_buffer_1[120][1]
.sym 109651 r_adc_master_tx_buffer_2[22][5]
.sym 109652 r_adc_master_tx_buffer_2[23][5]
.sym 109653 r_spi_master_tx_counter[0]
.sym 109654 $false
.sym 109657 $true$2
.sym 109658 $false
.sym 109659 $false
.sym 109660 $false
.sym 109663 $false
.sym 109664 $false
.sym 109665 $false
.sym 109666 $false
.sym 109669 $false
.sym 109670 $false
.sym 109671 $false
.sym 109672 $false
.sym 109675 $false
.sym 109676 $false
.sym 109677 $false
.sym 109678 $false
.sym 109681 $false
.sym 109682 $false
.sym 109683 $false
.sym 109684 $false
.sym 109687 $false
.sym 109688 $false
.sym 109689 $false
.sym 109690 $false
.sym 109697 $abc$42034$n5791$2
.sym 109698 blink_simple_LED2.i_clk$2
.sym 109699 $false
.sym 109700 $abc$42034$n3817
.sym 109701 $abc$42034$n5275_1
.sym 109703 $abc$42034$n3818
.sym 109704 $abc$42034$n5237_1
.sym 109706 r_adc_master_tx_buffer_1[96][1]
.sym 109707 r_adc_master_tx_buffer_1[98][1]
.sym 109774 r_adc_master_tx_buffer_2[70][6]
.sym 109775 r_adc_master_tx_buffer_2[66][6]
.sym 109776 r_spi_master_tx_counter[0]
.sym 109777 $abc$42034$n5232_1
.sym 109780 r_adc_master_tx_buffer_2[67][6]
.sym 109781 r_adc_master_tx_buffer_2[71][6]
.sym 109782 r_spi_master_tx_counter[0]
.sym 109783 r_spi_master_tx_counter[2]
.sym 109798 $abc$42034$n5237_1
.sym 109799 $abc$42034$n5233_1
.sym 109800 r_spi_master_tx_counter[1]
.sym 109801 $abc$42034$n2801
.sym 109804 r_adc_master_rx_buffer_1[17]
.sym 109805 $false
.sym 109806 $false
.sym 109807 $false
.sym 109816 r_adc_master_rx_buffer_1[14]
.sym 109817 $false
.sym 109818 $false
.sym 109819 $false
.sym 109820 $abc$42034$n5745
.sym 109821 blink_simple_LED2.i_clk$2
.sym 109822 $false
.sym 109823 $abc$42034$n3672
.sym 109825 $abc$42034$n3669
.sym 109826 $abc$42034$n3675
.sym 109827 $abc$42034$n3673
.sym 109829 $abc$42034$n3670
.sym 109830 r_adc_master_tx_buffer_2[32][0]
.sym 109903 r_adc_master_rx_buffer_1[28]
.sym 109904 $false
.sym 109905 $false
.sym 109906 $false
.sym 109909 r_adc_master_rx_buffer_1[27]
.sym 109910 $false
.sym 109911 $false
.sym 109912 $false
.sym 109927 r_adc_master_rx_buffer_1[9]
.sym 109928 $false
.sym 109929 $false
.sym 109930 $false
.sym 109939 r_adc_master_rx_buffer_1[3]
.sym 109940 $false
.sym 109941 $false
.sym 109942 $false
.sym 109943 $abc$42034$n5707
.sym 109944 blink_simple_LED2.i_clk$2
.sym 109945 $false
.sym 109949 $abc$42034$n3952
.sym 109950 $abc$42034$n3953
.sym 109953 r_adc_master_tx_buffer_1[80][4]
.sym 110026 r_adc_master_rx_buffer_1[2]
.sym 110027 $false
.sym 110028 $false
.sym 110029 $false
.sym 110038 r_adc_master_rx_buffer_1[25]
.sym 110039 $false
.sym 110040 $false
.sym 110041 $false
.sym 110050 r_adc_master_rx_buffer_1[3]
.sym 110051 $false
.sym 110052 $false
.sym 110053 $false
.sym 110066 $abc$42034$n5749
.sym 110067 blink_simple_LED2.i_clk$2
.sym 110068 $false
.sym 110069 $abc$42034$n3904
.sym 110070 $abc$42034$n5029_1
.sym 110071 $abc$42034$n5030_1
.sym 110074 r_adc_master_tx_buffer_2[51][5]
.sym 110075 r_adc_master_tx_buffer_2[50][2]
.sym 110076 r_adc_master_tx_buffer_2[51][2]
.sym 110161 r_adc_master_rx_buffer_1[6]
.sym 110162 $false
.sym 110163 $false
.sym 110164 $false
.sym 110179 r_adc_master_rx_buffer_1[29]
.sym 110180 $false
.sym 110181 $false
.sym 110182 $false
.sym 110185 r_adc_master_rx_buffer_1[24]
.sym 110186 $false
.sym 110187 $false
.sym 110188 $false
.sym 110189 $abc$42034$n5758$2
.sym 110190 blink_simple_LED2.i_clk$2
.sym 110191 $false
.sym 110192 r_adc_master_tx_buffer_2[59][3]
.sym 110195 r_adc_master_tx_buffer_2[59][4]
.sym 110197 r_adc_master_tx_buffer_2[56][2]
.sym 110199 r_adc_master_tx_buffer_2[59][6]
.sym 110272 r_adc_master_rx_buffer_1[11]
.sym 110273 $false
.sym 110274 $false
.sym 110275 $false
.sym 110284 r_adc_master_rx_buffer_1[13]
.sym 110285 $false
.sym 110286 $false
.sym 110287 $false
.sym 110302 r_adc_master_rx_buffer_1[4]
.sym 110303 $false
.sym 110304 $false
.sym 110305 $false
.sym 110312 $abc$42034$n5756$2
.sym 110313 blink_simple_LED2.i_clk$2
.sym 110314 $false
.sym 110315 $abc$42034$n2717
.sym 110316 $abc$42034$n4353_1
.sym 110317 $abc$42034$n2739
.sym 110318 $abc$42034$n2740
.sym 110319 $abc$42034$n2738_1
.sym 110320 $abc$42034$n2732_1
.sym 110321 $abc$42034$n2718
.sym 110322 spiMasterADC.SPI_Master_Inst.r_TX_Byte[0]
.sym 110389 r_adc_master_tx_buffer_2[112][5]
.sym 110390 r_adc_master_tx_buffer_2[116][5]
.sym 110391 r_spi_master_tx_counter[1]
.sym 110392 r_spi_master_tx_counter[2]
.sym 110395 r_adc_master_rx_buffer_1[0]
.sym 110396 $false
.sym 110397 $false
.sym 110398 $false
.sym 110401 r_adc_master_rx_buffer_1[26]
.sym 110402 $false
.sym 110403 $false
.sym 110404 $false
.sym 110413 r_adc_master_rx_buffer_1[21]
.sym 110414 $false
.sym 110415 $false
.sym 110416 $false
.sym 110419 r_adc_master_rx_buffer_1[29]
.sym 110420 $false
.sym 110421 $false
.sym 110422 $false
.sym 110435 $abc$42034$n5757$2
.sym 110436 blink_simple_LED2.i_clk$2
.sym 110437 $false
.sym 110445 $abc$42034$n857
.sym 110512 spiMasterCS.r_TX_Count[0]
.sym 110513 $false
.sym 110514 $false
.sym 110515 $false
.sym 110518 $abc$42034$n4133
.sym 110519 $abc$42034$n4132
.sym 110520 r_spi_master_tx_counter[0]
.sym 110521 $false
.sym 110524 spiMasterCS.r_TX_Count[3]
.sym 110525 $false
.sym 110526 $false
.sym 110527 $false
.sym 110530 spiMasterCS.r_TX_Count[4]
.sym 110531 $false
.sym 110532 $false
.sym 110533 $false
.sym 110536 r_adc_master_tx_buffer_2[49][7]
.sym 110537 r_adc_master_tx_buffer_2[53][7]
.sym 110538 r_spi_master_tx_counter[2]
.sym 110539 r_spi_master_tx_counter[0]
.sym 110542 spiMasterCS.r_TX_Count[2]
.sym 110543 $false
.sym 110544 $false
.sym 110545 $false
.sym 110548 spiMasterCS.r_TX_Count[1]
.sym 110549 $false
.sym 110550 $false
.sym 110551 $false
.sym 110554 $abc$42034$n3034
.sym 110555 $false
.sym 110556 $false
.sym 110557 $false
.sym 110558 $true
.sym 110559 blink_simple_LED2.i_clk$2
.sym 110560 $abc$42034$n997$2
.sym 110561 $abc$42034$n5045_1
.sym 110562 $abc$42034$n2973
.sym 110564 $abc$42034$n4351_1
.sym 110565 $abc$42034$n3671
.sym 110566 r_adc_master_tx_buffer_1[102][3]
.sym 110567 r_adc_master_tx_buffer_1[101][1]
.sym 110568 r_adc_master_tx_buffer_1[101][2]
.sym 110635 $abc$42034$n4355_1
.sym 110636 $abc$42034$n4356_1
.sym 110637 r_spi_master_tx_counter[1]
.sym 110638 r_spi_master_tx_counter[3]
.sym 110653 r_adc_master_tx_buffer_1[40][4]
.sym 110654 r_adc_master_tx_buffer_1[44][4]
.sym 110655 r_spi_master_tx_counter[0]
.sym 110656 r_spi_master_tx_counter[2]
.sym 110659 r_adc_master_rx_buffer_1[20]
.sym 110660 $false
.sym 110661 $false
.sym 110662 $false
.sym 110671 r_adc_master_rx_buffer_1[23]
.sym 110672 $false
.sym 110673 $false
.sym 110674 $false
.sym 110677 r_adc_master_rx_buffer_1[28]
.sym 110678 $false
.sym 110679 $false
.sym 110680 $false
.sym 110681 $abc$42034$n5676
.sym 110682 blink_simple_LED2.i_clk$2
.sym 110683 $false
.sym 110685 $abc$42034$n3342
.sym 110686 $abc$42034$n3348
.sym 110687 $abc$42034$n4355_1
.sym 110689 $abc$42034$n3347
.sym 110691 r_adc_master_tx_buffer_2[109][5]
.sym 110758 r_adc_master_tx_buffer_2[114][0]
.sym 110759 r_adc_master_tx_buffer_2[115][0]
.sym 110760 r_spi_master_tx_counter[0]
.sym 110761 $false
.sym 110770 r_adc_master_rx_buffer_1[16]
.sym 110771 $false
.sym 110772 $false
.sym 110773 $false
.sym 110776 r_adc_master_rx_buffer_1[13]
.sym 110777 $false
.sym 110778 $false
.sym 110779 $false
.sym 110782 r_adc_master_rx_buffer_1[7]
.sym 110783 $false
.sym 110784 $false
.sym 110785 $false
.sym 110788 r_adc_master_rx_buffer_1[31]
.sym 110789 $false
.sym 110790 $false
.sym 110791 $false
.sym 110794 r_adc_master_rx_buffer_1[19]
.sym 110795 $false
.sym 110796 $false
.sym 110797 $false
.sym 110800 r_adc_master_rx_buffer_1[24]
.sym 110801 $false
.sym 110802 $false
.sym 110803 $false
.sym 110804 $abc$42034$n5657
.sym 110805 blink_simple_LED2.i_clk$2
.sym 110806 $false
.sym 110807 $abc$42034$n5032_1
.sym 110808 $abc$42034$n3054_1
.sym 110809 r_adc_master_tx_buffer_1[99][4]
.sym 110810 r_adc_master_tx_buffer_1[97][4]
.sym 110811 r_adc_master_tx_buffer_1[99][2]
.sym 110812 r_adc_master_tx_buffer_1[97][1]
.sym 110813 r_adc_master_tx_buffer_1[98][3]
.sym 110887 r_adc_master_tx_buffer_1[16][0]
.sym 110888 r_adc_master_tx_buffer_1[20][0]
.sym 110889 r_spi_master_tx_counter[1]
.sym 110890 r_spi_master_tx_counter[2]
.sym 110893 r_adc_master_tx_buffer_1[41][4]
.sym 110894 r_adc_master_tx_buffer_1[45][4]
.sym 110895 r_spi_master_tx_counter[2]
.sym 110896 r_spi_master_tx_counter[0]
.sym 110905 r_adc_master_rx_buffer_1[26]
.sym 110906 $false
.sym 110907 $false
.sym 110908 $false
.sym 110917 r_adc_master_rx_buffer_1[0]
.sym 110918 $false
.sym 110919 $false
.sym 110920 $false
.sym 110923 r_adc_master_rx_buffer_1[14]
.sym 110924 $false
.sym 110925 $false
.sym 110926 $false
.sym 110927 $abc$42034$n5731
.sym 110928 blink_simple_LED2.i_clk$2
.sym 110929 $false
.sym 110930 $abc$42034$n4034
.sym 110931 $abc$42034$n4605_1
.sym 110932 r_adc_master_tx_buffer_2[70][4]
.sym 110933 r_adc_master_tx_buffer_2[71][0]
.sym 110934 r_adc_master_tx_buffer_2[69][4]
.sym 110935 r_adc_master_tx_buffer_2[71][7]
.sym 110936 r_adc_master_tx_buffer_2[69][3]
.sym 110937 r_adc_master_tx_buffer_2[68][7]
.sym 111004 r_adc_master_tx_buffer_2[67][7]
.sym 111005 r_adc_master_tx_buffer_2[71][7]
.sym 111006 r_spi_master_tx_counter[2]
.sym 111007 r_spi_master_tx_counter[0]
.sym 111010 $abc$42034$n4607_1
.sym 111011 $abc$42034$n4608_1
.sym 111012 r_spi_master_tx_counter[1]
.sym 111013 $abc$42034$n2801
.sym 111016 r_adc_master_tx_buffer_2[11][0]
.sym 111017 r_adc_master_tx_buffer_2[15][0]
.sym 111018 r_spi_master_tx_counter[2]
.sym 111019 r_spi_master_tx_counter[0]
.sym 111022 spiMasterCS.r_SM_CS[1]
.sym 111023 spiMasterCS.r_SM_CS[2]
.sym 111024 $false
.sym 111025 $false
.sym 111034 r_adc_master_tx_buffer_2[10][4]
.sym 111035 r_adc_master_tx_buffer_2[14][4]
.sym 111036 r_spi_master_tx_counter[2]
.sym 111037 $false
.sym 111040 r_adc_master_rx_buffer_1[0]
.sym 111041 $false
.sym 111042 $false
.sym 111043 $false
.sym 111046 r_adc_master_rx_buffer_1[12]
.sym 111047 $false
.sym 111048 $false
.sym 111049 $false
.sym 111050 $abc$42034$n5732
.sym 111051 blink_simple_LED2.i_clk$2
.sym 111052 $false
.sym 111054 $abc$42034$n5065_1
.sym 111055 $abc$42034$n4352_1
.sym 111056 $abc$42034$n3101
.sym 111058 r_adc_master_tx_buffer_2[42][6]
.sym 111060 r_adc_master_tx_buffer_2[41][6]
.sym 111133 r_adc_master_tx_buffer_1[43][7]
.sym 111134 r_adc_master_tx_buffer_1[47][7]
.sym 111135 r_spi_master_tx_counter[1]
.sym 111136 r_spi_master_tx_counter[2]
.sym 111157 r_adc_master_tx_buffer_1[45][7]
.sym 111158 r_adc_master_tx_buffer_1[41][7]
.sym 111159 r_spi_master_tx_counter[1]
.sym 111160 $abc$42034$n5286_1
.sym 111163 r_adc_master_rx_buffer_1[12]
.sym 111164 $false
.sym 111165 $false
.sym 111166 $false
.sym 111173 $abc$42034$n5731
.sym 111174 blink_simple_LED2.i_clk$2
.sym 111175 $false
.sym 111176 $abc$42034$n4750_1
.sym 111177 $abc$42034$n5099_1
.sym 111179 r_adc_master_tx_buffer_1[21][3]
.sym 111181 r_adc_master_tx_buffer_1[23][0]
.sym 111182 r_adc_master_tx_buffer_1[22][0]
.sym 111183 r_adc_master_tx_buffer_1[20][0]
.sym 111250 $abc$42034$n79
.sym 111251 r_spi_master_state[1]
.sym 111252 r_spi_master_state[0]
.sym 111253 $false
.sym 111280 r_adc_master_tx_buffer_2[14][6]
.sym 111281 r_adc_master_tx_buffer_2[10][6]
.sym 111282 r_spi_master_tx_counter[0]
.sym 111283 $abc$42034$n5242_1
.sym 111286 r_adc_master_rx_buffer_1[8]
.sym 111287 $false
.sym 111288 $false
.sym 111289 $false
.sym 111292 r_adc_master_rx_buffer_1[23]
.sym 111293 $false
.sym 111294 $false
.sym 111295 $false
.sym 111296 $abc$42034$n5742
.sym 111297 blink_simple_LED2.i_clk$2
.sym 111298 $false
.sym 111299 $abc$42034$n4576_1
.sym 111300 $abc$42034$n4754_1
.sym 111301 r_adc_master_rx_buffer_1[31]
.sym 111302 r_adc_master_rx_buffer_1[29]
.sym 111303 r_adc_master_rx_buffer_1[4]
.sym 111304 r_adc_master_rx_buffer_1[30]
.sym 111305 r_adc_master_rx_buffer_1[12]
.sym 111306 r_adc_master_rx_buffer_1[1]
.sym 111373 w_spi_master_tx_data_ready
.sym 111374 $abc$42034$n79
.sym 111375 r_spi_master_state[0]
.sym 111376 r_spi_master_state[1]
.sym 111379 r_adc_master_tx_buffer_1[43][0]
.sym 111380 r_adc_master_tx_buffer_1[47][0]
.sym 111381 r_spi_master_tx_counter[2]
.sym 111382 r_spi_master_tx_counter[0]
.sym 111397 r_spi_master_reset
.sym 111398 w_spi_master_tx_data_ready
.sym 111399 r_spi_master_state[0]
.sym 111400 r_spi_master_state[1]
.sym 111409 $abc$42034$n740
.sym 111410 $abc$42034$n3250
.sym 111411 $false
.sym 111412 $false
.sym 111415 $abc$42034$n79
.sym 111416 $abc$42034$n3246_1
.sym 111417 $false
.sym 111418 $false
.sym 111419 $true
.sym 111420 blink_simple_LED2.i_clk$2
.sym 111421 $abc$42034$n79
.sym 111422 $abc$42034$n3827
.sym 111423 r_adc_master_tx_buffer_2[25][3]
.sym 111424 r_adc_master_tx_buffer_2[27][2]
.sym 111425 r_adc_master_tx_buffer_2[26][0]
.sym 111426 r_adc_master_tx_buffer_2[26][6]
.sym 111427 r_adc_master_tx_buffer_2[27][1]
.sym 111429 r_adc_master_tx_buffer_2[24][6]
.sym 111514 r_adc_master_tx_buffer_1[27][7]
.sym 111515 r_adc_master_tx_buffer_1[31][7]
.sym 111516 r_spi_master_tx_counter[2]
.sym 111517 r_spi_master_tx_counter[0]
.sym 111520 r_adc_master_rx_buffer_1[7]
.sym 111521 $false
.sym 111522 $false
.sym 111523 $false
.sym 111526 r_adc_master_rx_buffer_1[30]
.sym 111527 $false
.sym 111528 $false
.sym 111529 $false
.sym 111532 r_adc_master_rx_buffer_1[14]
.sym 111533 $false
.sym 111534 $false
.sym 111535 $false
.sym 111542 $abc$42034$n5667
.sym 111543 blink_simple_LED2.i_clk$2
.sym 111544 $false
.sym 111545 $abc$42034$n4434_1
.sym 111546 $abc$42034$n3478
.sym 111547 $abc$42034$n3950
.sym 111548 r_adc_master_tx_buffer_1[37][6]
.sym 111549 r_adc_master_tx_buffer_1[37][7]
.sym 111550 r_adc_master_tx_buffer_1[36][0]
.sym 111619 $abc$42034$n2817
.sym 111620 $abc$42034$n2820
.sym 111621 r_adc_master_tx_buffer_2[120][2]
.sym 111622 r_spi_master_tx_counter[3]
.sym 111631 r_adc_master_rx_buffer_1[0]
.sym 111632 $false
.sym 111633 $false
.sym 111634 $false
.sym 111665 $abc$42034$n5676
.sym 111666 blink_simple_LED2.i_clk$2
.sym 111667 $false
.sym 111669 $abc$42034$n5277_1
.sym 111671 $abc$42034$n5278_1
.sym 111673 r_spi_master_adc_rx_data[23]
.sym 111742 r_adc_master_tx_buffer_2[112][2]
.sym 111743 r_adc_master_tx_buffer_2[116][2]
.sym 111744 r_spi_master_tx_counter[1]
.sym 111745 r_spi_master_tx_counter[2]
.sym 111760 $abc$42034$n4093
.sym 111761 $abc$42034$n4092
.sym 111762 r_spi_master_tx_counter[2]
.sym 111763 r_spi_master_tx_counter[1]
.sym 111766 r_adc_master_tx_buffer_2[25][3]
.sym 111767 r_adc_master_tx_buffer_2[29][3]
.sym 111768 r_spi_master_tx_counter[2]
.sym 111769 r_spi_master_tx_counter[0]
.sym 111772 r_adc_master_tx_buffer_2[18][5]
.sym 111773 r_adc_master_tx_buffer_2[19][5]
.sym 111774 r_spi_master_tx_counter[0]
.sym 111775 $false
.sym 111778 $abc$42034$n2819
.sym 111779 $abc$42034$n2818
.sym 111780 r_spi_master_tx_counter[0]
.sym 111781 $false
.sym 111784 r_adc_master_rx_buffer_1[19]
.sym 111785 $false
.sym 111786 $false
.sym 111787 $false
.sym 111788 $abc$42034$n5736
.sym 111789 blink_simple_LED2.i_clk$2
.sym 111790 $false
.sym 111791 $abc$42034$n4249_1
.sym 111797 r_adc_master_tx_buffer_1[56][7]
.sym 111798 r_adc_master_tx_buffer_1[59][5]
.sym 111865 r_adc_master_rx_buffer_1[9]
.sym 111866 $false
.sym 111867 $false
.sym 111868 $false
.sym 111871 r_adc_master_rx_buffer_1[26]
.sym 111872 $false
.sym 111873 $false
.sym 111874 $false
.sym 111877 r_adc_master_rx_buffer_1[0]
.sym 111878 $false
.sym 111879 $false
.sym 111880 $false
.sym 111883 r_adc_master_rx_buffer_1[29]
.sym 111884 $false
.sym 111885 $false
.sym 111886 $false
.sym 111889 r_adc_master_rx_buffer_1[13]
.sym 111890 $false
.sym 111891 $false
.sym 111892 $false
.sym 111901 r_adc_master_rx_buffer_1[4]
.sym 111902 $false
.sym 111903 $false
.sym 111904 $false
.sym 111907 r_adc_master_rx_buffer_1[5]
.sym 111908 $false
.sym 111909 $false
.sym 111910 $false
.sym 111911 $abc$42034$n5733
.sym 111912 blink_simple_LED2.i_clk$2
.sym 111913 $false
.sym 111914 $abc$42034$n4291_1
.sym 111915 $abc$42034$n2818
.sym 111916 r_adc_master_tx_buffer_2[119][2]
.sym 111917 r_adc_master_tx_buffer_2[116][1]
.sym 111919 r_adc_master_tx_buffer_2[116][2]
.sym 111920 r_adc_master_tx_buffer_2[118][2]
.sym 111921 r_adc_master_tx_buffer_2[118][6]
.sym 112006 $abc$42034$n2765
.sym 112007 r_spi_master_tx_counter[2]
.sym 112008 $abc$42034$n3238
.sym 112009 $false
.sym 112024 $abc$42034$n2765
.sym 112025 r_spi_master_tx_counter[4]
.sym 112026 $abc$42034$n3234
.sym 112027 $false
.sym 112034 $abc$42034$n417
.sym 112035 blink_simple_LED2.i_clk$2
.sym 112036 $false
.sym 112041 $abc$42034$n5182_1
.sym 112042 $abc$42034$n5181_1
.sym 112043 r_adc_master_tx_buffer_2[114][2]
.sym 112044 r_adc_master_tx_buffer_2[114][6]
.sym 112117 r_adc_master_rx_buffer_1[26]
.sym 112118 $false
.sym 112119 $false
.sym 112120 $false
.sym 112123 r_adc_master_rx_buffer_1[24]
.sym 112124 $false
.sym 112125 $false
.sym 112126 $false
.sym 112157 $abc$42034$n5681
.sym 112158 blink_simple_LED2.i_clk$2
.sym 112159 $false
.sym 112160 $abc$42034$n5533
.sym 112161 $abc$42034$n3343
.sym 112162 $abc$42034$n5608
.sym 112163 $abc$42034$n5605
.sym 112164 r_adc_master_tx_buffer_2[4][4]
.sym 112166 r_adc_master_tx_buffer_2[5][0]
.sym 112167 r_adc_master_tx_buffer_2[5][4]
.sym 112234 $false
.sym 112235 spiMasterCS.r_CS_Inactive_Count[4]
.sym 112236 $false
.sym 112237 $auto$alumacc.cc:474:replace_alu$1779.C[4]
.sym 112240 spiMasterCS.r_SM_CS[1]
.sym 112241 $abc$42034$n2678
.sym 112242 spiMasterCS.r_SM_CS[2]
.sym 112243 spiMasterCS.r_CS_Inactive_Count[5]
.sym 112246 spiMasterCS.r_SM_CS[1]
.sym 112247 $abc$42034$n2678
.sym 112248 spiMasterCS.r_SM_CS[2]
.sym 112249 spiMasterCS.r_CS_Inactive_Count[4]
.sym 112252 spiMasterCS.r_CS_Inactive_Count[5]
.sym 112253 $false
.sym 112254 $false
.sym 112255 $false
.sym 112258 spiMasterCS.r_CS_Inactive_Count[0]
.sym 112259 $abc$42034$n2678
.sym 112260 spiMasterCS.r_CS_Inactive_Count[1]
.sym 112261 spiMasterCS.r_SM_CS[1]
.sym 112264 $abc$42034$n2686
.sym 112265 $abc$42034$n3343
.sym 112266 $abc$42034$n3345
.sym 112267 $abc$42034$n3342
.sym 112270 $abc$42034$n2688
.sym 112271 $abc$42034$n3343
.sym 112272 $abc$42034$n3341
.sym 112273 $abc$42034$n3342
.sym 112276 spiMasterCS.r_CS_Inactive_Count[1]
.sym 112277 spiMasterCS.r_SM_CS[2]
.sym 112278 $abc$42034$n3342
.sym 112279 $abc$42034$n3351
.sym 112280 $abc$42034$n634
.sym 112281 blink_simple_LED2.i_clk$2
.sym 112282 $abc$42034$n995$2
.sym 112283 $abc$42034$n2682
.sym 112284 $abc$42034$n5607
.sym 112286 $abc$42034$n2677
.sym 112287 $abc$42034$n2684
.sym 112288 spiMasterCS.r_CS_Inactive_Count[0]
.sym 112289 spiMasterCS.r_CS_Inactive_Count[2]
.sym 112290 spiMasterCS.r_CS_Inactive_Count[3]
.sym 112319 $true
.sym 112356 spiMasterCS.r_CS_Inactive_Count[0]$2
.sym 112357 $false
.sym 112358 spiMasterCS.r_CS_Inactive_Count[0]
.sym 112359 $false
.sym 112360 $false
.sym 112362 $auto$alumacc.cc:474:replace_alu$1779.C[2]$2
.sym 112364 spiMasterCS.r_CS_Inactive_Count[1]
.sym 112365 $true$2
.sym 112368 $auto$alumacc.cc:474:replace_alu$1779.C[3]$2
.sym 112370 spiMasterCS.r_CS_Inactive_Count[2]
.sym 112371 $true$2
.sym 112372 $auto$alumacc.cc:474:replace_alu$1779.C[2]$2
.sym 112374 $auto$alumacc.cc:474:replace_alu$1779.C[4]$2
.sym 112376 spiMasterCS.r_CS_Inactive_Count[3]
.sym 112377 $true$2
.sym 112378 $auto$alumacc.cc:474:replace_alu$1779.C[3]$2
.sym 112380 $auto$alumacc.cc:474:replace_alu$1779.C[5]
.sym 112382 spiMasterCS.r_CS_Inactive_Count[4]
.sym 112383 $true$2
.sym 112384 $auto$alumacc.cc:474:replace_alu$1779.C[4]$2
.sym 112387 $false
.sym 112388 spiMasterCS.r_CS_Inactive_Count[5]
.sym 112389 $false
.sym 112390 $auto$alumacc.cc:474:replace_alu$1779.C[5]
.sym 112393 r_adc_master_rx_buffer_1[7]
.sym 112394 $false
.sym 112395 $false
.sym 112396 $false
.sym 112399 r_adc_master_rx_buffer_1[11]
.sym 112400 $false
.sym 112401 $false
.sym 112402 $false
.sym 112403 $abc$42034$n5740
.sym 112404 blink_simple_LED2.i_clk$2
.sym 112405 $false
.sym 112410 r_adc_master_tx_buffer_2[61][6]
.sym 112486 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 112487 $abc$42034$n3412
.sym 112488 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 112489 $false
.sym 112504 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 112505 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 112506 $abc$42034$n3412
.sym 112507 $false
.sym 112522 PIN_8$2
.sym 112523 $false
.sym 112524 $false
.sym 112525 $false
.sym 112526 $abc$42034$n814
.sym 112527 blink_simple_LED2.i_clk$2
.sym 112528 $abc$42034$n997$2
.sym 112532 r_adc_master_tx_buffer_1[9][4]
.sym 112621 r_adc_master_tx_buffer_2[11][6]
.sym 112622 r_adc_master_tx_buffer_2[15][6]
.sym 112623 r_spi_master_tx_counter[0]
.sym 112624 r_spi_master_tx_counter[2]
.sym 112627 r_adc_master_rx_buffer_1[6]
.sym 112628 $false
.sym 112629 $false
.sym 112630 $false
.sym 112649 $abc$42034$n5731
.sym 112650 blink_simple_LED2.i_clk$2
.sym 112651 $false
.sym 112653 r_adc_master_rx_buffer_1[5]
.sym 112656 r_adc_master_rx_buffer_1[20]
.sym 112768 spiMasterADC.SPI_Master_Inst.o_RX_Byte[3]
.sym 112769 $false
.sym 112770 $false
.sym 112771 $false
.sym 112772 $abc$42034$n718
.sym 112773 blink_simple_LED2.i_clk$2
.sym 112774 $false
.sym 113008 r_adc_master_tx_buffer_2[79][7]
.sym 113075 $true
.sym 113112 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]$2
.sym 113113 $false
.sym 113114 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 113115 $false
.sym 113116 $false
.sym 113118 $auto$alumacc.cc:474:replace_alu$1761.C[2]
.sym 113120 $false
.sym 113121 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 113124 $auto$alumacc.cc:474:replace_alu$1761.C[3]
.sym 113125 $false
.sym 113126 $false
.sym 113127 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 113128 $auto$alumacc.cc:474:replace_alu$1761.C[2]
.sym 113131 $false
.sym 113132 $false
.sym 113133 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 113134 $auto$alumacc.cc:474:replace_alu$1761.C[3]
.sym 113137 $false
.sym 113138 $false
.sym 113139 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 113140 $false
.sym 113143 $abc$42034$n3395
.sym 113144 $abc$42034$n3012
.sym 113145 $false
.sym 113146 $false
.sym 113149 $abc$42034$n3395
.sym 113150 $abc$42034$n3016
.sym 113151 $false
.sym 113152 $false
.sym 113155 $abc$42034$n3395
.sym 113156 $abc$42034$n3018
.sym 113157 $false
.sym 113158 $false
.sym 113159 $abc$42034$n766
.sym 113160 blink_simple_LED2.i_clk$2
.sym 113161 $abc$42034$n997$2
.sym 113162 $abc$42034$n4661_1
.sym 113163 $abc$42034$n3767
.sym 113165 r_adc_master_tx_buffer_2[57][7]
.sym 113166 r_adc_master_tx_buffer_2[57][1]
.sym 113169 r_adc_master_tx_buffer_2[56][7]
.sym 113242 r_adc_master_rx_buffer_1[4]
.sym 113243 $false
.sym 113244 $false
.sym 113245 $false
.sym 113282 $abc$42034$n5720
.sym 113283 blink_simple_LED2.i_clk$2
.sym 113284 $false
.sym 113285 r_adc_master_tx_buffer_1[97][6]
.sym 113287 r_adc_master_tx_buffer_1[99][1]
.sym 113289 r_adc_master_tx_buffer_1[96][5]
.sym 113395 r_adc_master_rx_buffer_1[10]
.sym 113396 $false
.sym 113397 $false
.sym 113398 $false
.sym 113401 r_adc_master_rx_buffer_1[12]
.sym 113402 $false
.sym 113403 $false
.sym 113404 $false
.sym 113405 $abc$42034$n5748
.sym 113406 blink_simple_LED2.i_clk$2
.sym 113407 $false
.sym 113408 $abc$42034$n4233_1
.sym 113410 $abc$42034$n3437
.sym 113411 r_adc_master_tx_buffer_1[103][4]
.sym 113412 r_adc_master_tx_buffer_1[101][6]
.sym 113413 r_adc_master_tx_buffer_1[100][7]
.sym 113414 r_adc_master_tx_buffer_1[100][5]
.sym 113415 r_adc_master_tx_buffer_1[100][0]
.sym 113488 r_adc_master_rx_buffer_1[29]
.sym 113489 $false
.sym 113490 $false
.sym 113491 $false
.sym 113494 r_adc_master_rx_buffer_1[31]
.sym 113495 $false
.sym 113496 $false
.sym 113497 $false
.sym 113512 r_adc_master_rx_buffer_1[20]
.sym 113513 $false
.sym 113514 $false
.sym 113515 $false
.sym 113518 r_adc_master_rx_buffer_1[9]
.sym 113519 $false
.sym 113520 $false
.sym 113521 $false
.sym 113528 $abc$42034$n5648
.sym 113529 blink_simple_LED2.i_clk$2
.sym 113530 $false
.sym 113532 $abc$42034$n5274_1
.sym 113533 $abc$42034$n3436
.sym 113534 r_adc_master_tx_buffer_1[96][0]
.sym 113536 r_adc_master_tx_buffer_1[98][5]
.sym 113537 r_adc_master_tx_buffer_1[98][0]
.sym 113538 r_adc_master_tx_buffer_1[97][0]
.sym 113623 r_adc_master_rx_buffer_1[7]
.sym 113624 $false
.sym 113625 $false
.sym 113626 $false
.sym 113641 r_adc_master_rx_buffer_1[8]
.sym 113642 $false
.sym 113643 $false
.sym 113644 $false
.sym 113651 $abc$42034$n5686
.sym 113652 blink_simple_LED2.i_clk$2
.sym 113653 $false
.sym 113654 $abc$42034$n3433
.sym 113657 $abc$42034$n3434
.sym 113658 $abc$42034$n3432
.sym 113660 r_adc_master_tx_buffer_2[22][5]
.sym 113661 r_adc_master_tx_buffer_2[23][6]
.sym 113746 r_adc_master_tx_buffer_1[10][1]
.sym 113747 r_adc_master_tx_buffer_1[14][1]
.sym 113748 r_spi_master_tx_counter[1]
.sym 113749 r_spi_master_tx_counter[2]
.sym 113758 r_adc_master_rx_buffer_1[25]
.sym 113759 $false
.sym 113760 $false
.sym 113761 $false
.sym 113774 $abc$42034$n5728
.sym 113775 blink_simple_LED2.i_clk$2
.sym 113776 $false
.sym 113777 $abc$42034$n4608_1
.sym 113778 $abc$42034$n5236_1
.sym 113779 r_adc_master_tx_buffer_2[68][1]
.sym 113780 r_adc_master_tx_buffer_2[69][6]
.sym 113781 r_adc_master_tx_buffer_2[70][7]
.sym 113782 r_adc_master_tx_buffer_2[71][6]
.sym 113783 r_adc_master_tx_buffer_2[69][0]
.sym 113784 r_adc_master_tx_buffer_2[71][2]
.sym 113851 $abc$42034$n3818
.sym 113852 $abc$42034$n3819
.sym 113853 r_spi_master_tx_counter[1]
.sym 113854 $false
.sym 113857 $abc$42034$n5278_1
.sym 113858 $abc$42034$n5274_1
.sym 113859 r_spi_master_tx_counter[0]
.sym 113860 $abc$42034$n2801
.sym 113869 r_adc_master_tx_buffer_2[65][1]
.sym 113870 r_adc_master_tx_buffer_2[69][1]
.sym 113871 r_spi_master_tx_counter[2]
.sym 113872 r_spi_master_tx_counter[0]
.sym 113875 r_adc_master_tx_buffer_2[64][6]
.sym 113876 r_adc_master_tx_buffer_2[68][6]
.sym 113877 r_spi_master_tx_counter[0]
.sym 113878 $abc$42034$n5236_1
.sym 113887 r_adc_master_rx_buffer_1[25]
.sym 113888 $false
.sym 113889 $false
.sym 113890 $false
.sym 113893 r_adc_master_rx_buffer_1[9]
.sym 113894 $false
.sym 113895 $false
.sym 113896 $false
.sym 113897 $abc$42034$n5713
.sym 113898 blink_simple_LED2.i_clk$2
.sym 113899 $false
.sym 113902 $abc$42034$n3674
.sym 113904 r_adc_master_tx_buffer_1[10][1]
.sym 113905 r_adc_master_tx_buffer_1[8][4]
.sym 113974 r_adc_master_tx_buffer_1[96][1]
.sym 113975 r_adc_master_tx_buffer_1[100][1]
.sym 113976 r_spi_master_tx_counter[0]
.sym 113977 r_spi_master_tx_counter[2]
.sym 113986 $abc$42034$n2825
.sym 113987 r_adc_master_tx_buffer_1[120][1]
.sym 113988 $abc$42034$n3670
.sym 113989 $abc$42034$n3673
.sym 113992 r_adc_master_tx_buffer_1[98][1]
.sym 113993 r_adc_master_tx_buffer_1[102][1]
.sym 113994 r_spi_master_tx_counter[0]
.sym 113995 r_spi_master_tx_counter[2]
.sym 113998 $abc$42034$n3674
.sym 113999 $abc$42034$n3675
.sym 114000 r_spi_master_tx_counter[1]
.sym 114001 $abc$42034$n2801
.sym 114010 $abc$42034$n3671
.sym 114011 $abc$42034$n3672
.sym 114012 r_spi_master_tx_counter[1]
.sym 114013 $false
.sym 114016 r_adc_master_rx_buffer_1[24]
.sym 114017 $false
.sym 114018 $false
.sym 114019 $false
.sym 114020 $abc$42034$n5737
.sym 114021 blink_simple_LED2.i_clk$2
.sym 114022 $false
.sym 114026 r_adc_master_tx_buffer_1[108][4]
.sym 114029 r_adc_master_tx_buffer_1[110][4]
.sym 114115 $abc$42034$n3953
.sym 114116 $abc$42034$n3954
.sym 114117 r_spi_master_tx_counter[1]
.sym 114118 $abc$42034$n2801
.sym 114121 r_adc_master_tx_buffer_1[99][4]
.sym 114122 r_adc_master_tx_buffer_1[103][4]
.sym 114123 r_spi_master_tx_counter[2]
.sym 114124 r_spi_master_tx_counter[0]
.sym 114139 r_adc_master_rx_buffer_1[28]
.sym 114140 $false
.sym 114141 $false
.sym 114142 $false
.sym 114143 $abc$42034$n5702
.sym 114144 blink_simple_LED2.i_clk$2
.sym 114145 $false
.sym 114146 $abc$42034$n2943
.sym 114147 r_adc_master_tx_buffer_1[37][1]
.sym 114151 r_adc_master_tx_buffer_1[38][2]
.sym 114152 r_adc_master_tx_buffer_1[38][0]
.sym 114153 r_adc_master_tx_buffer_1[39][0]
.sym 114220 r_adc_master_tx_buffer_1[9][4]
.sym 114221 r_adc_master_tx_buffer_1[13][4]
.sym 114222 r_spi_master_tx_counter[2]
.sym 114223 r_spi_master_tx_counter[0]
.sym 114226 r_adc_master_tx_buffer_2[51][2]
.sym 114227 r_adc_master_tx_buffer_2[55][2]
.sym 114228 r_spi_master_tx_counter[0]
.sym 114229 r_spi_master_tx_counter[2]
.sym 114232 r_adc_master_tx_buffer_2[50][2]
.sym 114233 r_adc_master_tx_buffer_2[54][2]
.sym 114234 r_spi_master_tx_counter[0]
.sym 114235 $abc$42034$n5029_1
.sym 114250 r_adc_master_rx_buffer_1[5]
.sym 114251 $false
.sym 114252 $false
.sym 114253 $false
.sym 114256 r_adc_master_rx_buffer_1[10]
.sym 114257 $false
.sym 114258 $false
.sym 114259 $false
.sym 114262 r_adc_master_rx_buffer_1[2]
.sym 114263 $false
.sym 114264 $false
.sym 114265 $false
.sym 114266 $abc$42034$n5741
.sym 114267 blink_simple_LED2.i_clk$2
.sym 114268 $false
.sym 114269 $abc$42034$n69
.sym 114271 $abc$42034$n5124_1
.sym 114272 $abc$42034$n3711
.sym 114273 r_adc_master_tx_buffer_1[102][6]
.sym 114275 r_adc_master_tx_buffer_1[101][3]
.sym 114343 r_adc_master_rx_buffer_1[3]
.sym 114344 $false
.sym 114345 $false
.sym 114346 $false
.sym 114361 r_adc_master_rx_buffer_1[4]
.sym 114362 $false
.sym 114363 $false
.sym 114364 $false
.sym 114373 r_adc_master_rx_buffer_1[26]
.sym 114374 $false
.sym 114375 $false
.sym 114376 $false
.sym 114385 r_adc_master_rx_buffer_1[6]
.sym 114386 $false
.sym 114387 $false
.sym 114388 $false
.sym 114389 $abc$42034$n5743
.sym 114390 blink_simple_LED2.i_clk$2
.sym 114391 $false
.sym 114392 $abc$42034$n2942
.sym 114393 r_adc_master_tx_buffer_2[42][1]
.sym 114394 r_adc_master_tx_buffer_2[41][7]
.sym 114395 r_adc_master_tx_buffer_2[40][6]
.sym 114396 r_adc_master_tx_buffer_2[43][3]
.sym 114397 r_adc_master_tx_buffer_2[41][1]
.sym 114398 r_adc_master_tx_buffer_2[40][1]
.sym 114399 r_adc_master_tx_buffer_2[43][6]
.sym 114466 PIN_17$2
.sym 114467 $abc$42034$n2732_1
.sym 114468 $abc$42034$n2738_1
.sym 114469 $abc$42034$n2718
.sym 114472 r_adc_master_tx_buffer_2[43][6]
.sym 114473 r_adc_master_tx_buffer_2[47][6]
.sym 114474 r_spi_master_tx_counter[2]
.sym 114475 r_spi_master_tx_counter[0]
.sym 114478 r_adc_master_last_range[0]
.sym 114479 $abc$42034$n2731
.sym 114480 $false
.sym 114481 $false
.sym 114484 $abc$42034$n2719
.sym 114485 $abc$42034$n2739
.sym 114486 r_adc_master_last_range[1]
.sym 114487 $false
.sym 114490 $abc$42034$n2733
.sym 114491 r_adc_master_last_range[1]
.sym 114492 $abc$42034$n2739
.sym 114493 $false
.sym 114496 $abc$42034$n2733
.sym 114497 r_adc_master_last_range[1]
.sym 114498 r_adc_master_last_range[0]
.sym 114499 $abc$42034$n2731
.sym 114502 $abc$42034$n2719
.sym 114503 r_adc_master_last_range[1]
.sym 114504 r_adc_master_last_range[0]
.sym 114505 $abc$42034$n2731
.sym 114508 r_temp_adc_tx[0]
.sym 114509 $false
.sym 114510 $false
.sym 114511 $false
.sym 114512 r_spi_master_adc_tx_dv
.sym 114513 blink_simple_LED2.i_clk$2
.sym 114514 $abc$42034$n997$2
.sym 114517 r_adc_master_tx_buffer_2[49][7]
.sym 114522 r_adc_master_tx_buffer_2[49][6]
.sym 114551 $true
.sym 114588 $abc$42034$n5610$2
.sym 114589 $false
.sym 114590 $abc$42034$n5610
.sym 114591 $false
.sym 114592 $false
.sym 114594 $auto$alumacc.cc:474:replace_alu$1613.C[2]
.sym 114596 $false
.sym 114597 $abc$42034$n5532
.sym 114600 $auto$alumacc.cc:474:replace_alu$1613.C[3]
.sym 114602 $false
.sym 114603 $abc$42034$n5611
.sym 114606 $auto$alumacc.cc:474:replace_alu$1613.C[4]
.sym 114608 $false
.sym 114609 $abc$42034$n5612
.sym 114612 $auto$alumacc.cc:474:replace_alu$1613.C[5]
.sym 114614 $false
.sym 114615 $abc$42034$n5613
.sym 114618 $auto$alumacc.cc:474:replace_alu$1613.C[6]
.sym 114620 $false
.sym 114621 $abc$42034$n5614
.sym 114624 $abc$42034$n857$2
.sym 114626 $false
.sym 114627 $abc$42034$n5615
.sym 114634 $abc$42034$n857$2
.sym 114638 $abc$42034$n4716_1
.sym 114640 $abc$42034$n4717_1
.sym 114641 $abc$42034$n4356_1
.sym 114642 $abc$42034$n3708
.sym 114643 spiMasterADC.SPI_Master_Inst.r_TX_Byte[4]
.sym 114644 spiMasterADC.SPI_Master_Inst.r_TX_Byte[1]
.sym 114645 spiMasterADC.SPI_Master_Inst.r_TX_Byte[5]
.sym 114712 $abc$42034$n2973
.sym 114713 $abc$42034$n2801
.sym 114714 r_spi_master_tx_counter[1]
.sym 114715 $abc$42034$n5044_1
.sym 114718 r_adc_master_tx_buffer_1[97][2]
.sym 114719 r_adc_master_tx_buffer_1[101][2]
.sym 114720 r_spi_master_tx_counter[2]
.sym 114721 r_spi_master_tx_counter[0]
.sym 114730 $abc$42034$n4352_1
.sym 114731 $abc$42034$n4353_1
.sym 114732 r_spi_master_tx_counter[1]
.sym 114733 $false
.sym 114736 r_adc_master_tx_buffer_1[97][1]
.sym 114737 r_adc_master_tx_buffer_1[101][1]
.sym 114738 r_spi_master_tx_counter[2]
.sym 114739 r_spi_master_tx_counter[0]
.sym 114742 r_adc_master_rx_buffer_1[11]
.sym 114743 $false
.sym 114744 $false
.sym 114745 $false
.sym 114748 r_adc_master_rx_buffer_1[17]
.sym 114749 $false
.sym 114750 $false
.sym 114751 $false
.sym 114754 r_adc_master_rx_buffer_1[18]
.sym 114755 $false
.sym 114756 $false
.sym 114757 $false
.sym 114758 $abc$42034$n5715
.sym 114759 blink_simple_LED2.i_clk$2
.sym 114760 $false
.sym 114764 $abc$42034$n4758_1
.sym 114765 spiMasterCS.r_CS_n
.sym 114766 spiMasterCS.r_SM_CS[2]
.sym 114768 spiMasterCS.r_SM_CS[0]
.sym 114841 spiMasterCS.r_SM_CS[2]
.sym 114842 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 114843 $abc$42034$n857
.sym 114844 $false
.sym 114847 $abc$42034$n857
.sym 114848 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 114849 spiMasterCS.r_SM_CS[2]
.sym 114850 $false
.sym 114853 r_adc_master_tx_buffer_2[41][6]
.sym 114854 r_adc_master_tx_buffer_2[45][6]
.sym 114855 r_spi_master_tx_counter[2]
.sym 114856 r_spi_master_tx_counter[0]
.sym 114865 $abc$42034$n2678
.sym 114866 spiMasterCS.r_SM_CS[1]
.sym 114867 $abc$42034$n3348
.sym 114868 $false
.sym 114877 r_adc_master_rx_buffer_1[21]
.sym 114878 $false
.sym 114879 $false
.sym 114880 $false
.sym 114881 $abc$42034$n5756$2
.sym 114882 blink_simple_LED2.i_clk$2
.sym 114883 $false
.sym 114884 $abc$42034$n4749_1
.sym 114886 $abc$42034$n2970
.sym 114887 $abc$42034$n5044_1
.sym 114888 r_adc_master_tx_buffer_2[55][6]
.sym 114958 r_adc_master_tx_buffer_2[27][2]
.sym 114959 r_adc_master_tx_buffer_2[31][2]
.sym 114960 r_spi_master_tx_counter[1]
.sym 114961 r_spi_master_tx_counter[2]
.sym 114964 r_adc_master_tx_buffer_1[98][3]
.sym 114965 r_adc_master_tx_buffer_1[102][3]
.sym 114966 r_spi_master_tx_counter[0]
.sym 114967 r_spi_master_tx_counter[2]
.sym 114970 r_adc_master_rx_buffer_1[4]
.sym 114971 $false
.sym 114972 $false
.sym 114973 $false
.sym 114976 r_adc_master_rx_buffer_1[20]
.sym 114977 $false
.sym 114978 $false
.sym 114979 $false
.sym 114982 r_adc_master_rx_buffer_1[2]
.sym 114983 $false
.sym 114984 $false
.sym 114985 $false
.sym 114988 r_adc_master_rx_buffer_1[17]
.sym 114989 $false
.sym 114990 $false
.sym 114991 $false
.sym 114994 r_adc_master_rx_buffer_1[11]
.sym 114995 $false
.sym 114996 $false
.sym 114997 $false
.sym 115004 $abc$42034$n5713
.sym 115005 blink_simple_LED2.i_clk$2
.sym 115006 $false
.sym 115008 $abc$42034$n2881
.sym 115010 r_adc_master_tx_buffer_2[7][2]
.sym 115012 r_adc_master_tx_buffer_2[7][6]
.sym 115014 r_adc_master_tx_buffer_2[4][3]
.sym 115081 r_adc_master_tx_buffer_2[65][4]
.sym 115082 r_adc_master_tx_buffer_2[69][4]
.sym 115083 r_spi_master_tx_counter[2]
.sym 115084 r_spi_master_tx_counter[0]
.sym 115087 r_adc_master_tx_buffer_2[64][7]
.sym 115088 r_adc_master_tx_buffer_2[68][7]
.sym 115089 r_spi_master_tx_counter[0]
.sym 115090 r_spi_master_tx_counter[2]
.sym 115093 r_adc_master_rx_buffer_1[12]
.sym 115094 $false
.sym 115095 $false
.sym 115096 $false
.sym 115099 r_adc_master_rx_buffer_1[0]
.sym 115100 $false
.sym 115101 $false
.sym 115102 $false
.sym 115105 r_adc_master_rx_buffer_1[20]
.sym 115106 $false
.sym 115107 $false
.sym 115108 $false
.sym 115111 r_adc_master_rx_buffer_1[7]
.sym 115112 $false
.sym 115113 $false
.sym 115114 $false
.sym 115117 r_adc_master_rx_buffer_1[19]
.sym 115118 $false
.sym 115119 $false
.sym 115120 $false
.sym 115123 r_adc_master_rx_buffer_1[31]
.sym 115124 $false
.sym 115125 $false
.sym 115126 $false
.sym 115127 $abc$42034$n5746
.sym 115128 blink_simple_LED2.i_clk$2
.sym 115129 $false
.sym 115130 $abc$42034$n3103
.sym 115131 r_adc_master_tx_buffer_2[114][3]
.sym 115133 r_adc_master_tx_buffer_2[114][0]
.sym 115135 r_adc_master_tx_buffer_2[113][2]
.sym 115137 r_adc_master_tx_buffer_2[113][3]
.sym 115210 $abc$42034$n3101
.sym 115211 $abc$42034$n3100
.sym 115212 r_spi_master_tx_counter[0]
.sym 115213 r_spi_master_tx_counter[1]
.sym 115216 r_adc_master_tx_buffer_2[42][6]
.sym 115217 r_adc_master_tx_buffer_2[46][6]
.sym 115218 r_spi_master_tx_counter[0]
.sym 115219 r_spi_master_tx_counter[2]
.sym 115222 r_adc_master_tx_buffer_2[113][3]
.sym 115223 r_adc_master_tx_buffer_2[117][3]
.sym 115224 r_spi_master_tx_counter[2]
.sym 115225 $false
.sym 115234 r_adc_master_rx_buffer_1[14]
.sym 115235 $false
.sym 115236 $false
.sym 115237 $false
.sym 115246 r_adc_master_rx_buffer_1[22]
.sym 115247 $false
.sym 115248 $false
.sym 115249 $false
.sym 115250 $abc$42034$n5739
.sym 115251 blink_simple_LED2.i_clk$2
.sym 115252 $false
.sym 115253 $abc$42034$n2944
.sym 115254 $abc$42034$n5091_1
.sym 115255 $abc$42034$n5092_1
.sym 115256 r_adc_master_tx_buffer_2[13][0]
.sym 115327 $abc$42034$n3376
.sym 115328 r_adc_master_rx_buffer_1[29]
.sym 115329 $false
.sym 115330 $false
.sym 115333 r_adc_master_tx_buffer_1[23][0]
.sym 115334 r_adc_master_tx_buffer_1[22][0]
.sym 115335 r_spi_master_tx_counter[1]
.sym 115336 r_spi_master_tx_counter[0]
.sym 115345 r_adc_master_rx_buffer_1[19]
.sym 115346 $false
.sym 115347 $false
.sym 115348 $false
.sym 115357 r_adc_master_rx_buffer_1[0]
.sym 115358 $false
.sym 115359 $false
.sym 115360 $false
.sym 115363 r_adc_master_rx_buffer_1[8]
.sym 115364 $false
.sym 115365 $false
.sym 115366 $false
.sym 115369 r_adc_master_rx_buffer_1[24]
.sym 115370 $false
.sym 115371 $false
.sym 115372 $false
.sym 115373 $abc$42034$n5661
.sym 115374 blink_simple_LED2.i_clk$2
.sym 115375 $false
.sym 115376 $abc$42034$n4752_1
.sym 115378 $abc$42034$n2974
.sym 115380 r_adc_master_tx_buffer_1[101][7]
.sym 115381 r_adc_master_tx_buffer_1[103][2]
.sym 115382 r_adc_master_tx_buffer_1[100][2]
.sym 115450 r_adc_master_tx_buffer_1[59][7]
.sym 115451 r_adc_master_tx_buffer_1[63][7]
.sym 115452 r_spi_master_tx_counter[2]
.sym 115453 r_spi_master_tx_counter[0]
.sym 115456 $abc$42034$n3376
.sym 115457 r_adc_master_rx_buffer_1[31]
.sym 115458 $false
.sym 115459 $false
.sym 115462 PIN_17$2
.sym 115463 $abc$42034$n5790
.sym 115464 $abc$42034$n4749_1
.sym 115465 $abc$42034$n4754_1
.sym 115468 $abc$42034$n5790
.sym 115469 w_adc_master_range_na
.sym 115470 $abc$42034$n4749_1
.sym 115471 $abc$42034$n4750_1
.sym 115474 r_adc_master_rx_buffer_1[4]
.sym 115475 r_spi_master_adc_rx_data[10]
.sym 115476 $abc$42034$n4760_1
.sym 115477 $abc$42034$n3376
.sym 115480 $abc$42034$n5790
.sym 115481 w_adc_master_range_ua
.sym 115482 $abc$42034$n4749_1
.sym 115483 $abc$42034$n4752_1
.sym 115486 r_adc_master_rx_buffer_1[12]
.sym 115487 r_spi_master_adc_rx_data[2]
.sym 115488 $abc$42034$n4760_1
.sym 115489 $abc$42034$n3376
.sym 115492 r_adc_master_rx_buffer_1[1]
.sym 115493 r_spi_master_adc_rx_data[23]
.sym 115494 $abc$42034$n4760_1
.sym 115495 $abc$42034$n3376
.sym 115496 $true
.sym 115497 blink_simple_LED2.i_clk$2
.sym 115498 $false
.sym 115500 $abc$42034$n2821
.sym 115502 r_adc_master_tx_buffer_1[16][7]
.sym 115504 r_adc_master_tx_buffer_1[18][5]
.sym 115573 r_adc_master_tx_buffer_2[27][1]
.sym 115574 r_adc_master_tx_buffer_2[31][1]
.sym 115575 r_spi_master_tx_counter[2]
.sym 115576 r_spi_master_tx_counter[0]
.sym 115579 r_adc_master_rx_buffer_1[19]
.sym 115580 $false
.sym 115581 $false
.sym 115582 $false
.sym 115585 r_adc_master_rx_buffer_1[2]
.sym 115586 $false
.sym 115587 $false
.sym 115588 $false
.sym 115591 r_adc_master_rx_buffer_1[8]
.sym 115592 $false
.sym 115593 $false
.sym 115594 $false
.sym 115597 r_adc_master_rx_buffer_1[14]
.sym 115598 $false
.sym 115599 $false
.sym 115600 $false
.sym 115603 r_adc_master_rx_buffer_1[1]
.sym 115604 $false
.sym 115605 $false
.sym 115606 $false
.sym 115615 r_adc_master_rx_buffer_1[30]
.sym 115616 $false
.sym 115617 $false
.sym 115618 $false
.sym 115619 $abc$42034$n5735
.sym 115620 blink_simple_LED2.i_clk$2
.sym 115621 $false
.sym 115622 $abc$42034$n2820
.sym 115623 r_adc_master_rx_buffer_1[6]
.sym 115625 r_adc_master_rx_buffer_1[17]
.sym 115628 r_adc_master_rx_buffer_1[9]
.sym 115629 r_adc_master_rx_buffer_1[3]
.sym 115696 r_adc_master_tx_buffer_1[33][6]
.sym 115697 r_adc_master_tx_buffer_1[37][6]
.sym 115698 r_spi_master_tx_counter[2]
.sym 115699 r_spi_master_tx_counter[0]
.sym 115702 r_adc_master_tx_buffer_1[32][0]
.sym 115703 r_adc_master_tx_buffer_1[36][0]
.sym 115704 r_spi_master_tx_counter[0]
.sym 115705 r_spi_master_tx_counter[2]
.sym 115708 r_adc_master_tx_buffer_1[97][4]
.sym 115709 r_adc_master_tx_buffer_1[101][4]
.sym 115710 r_spi_master_tx_counter[2]
.sym 115711 r_spi_master_tx_counter[0]
.sym 115714 r_adc_master_rx_buffer_1[22]
.sym 115715 $false
.sym 115716 $false
.sym 115717 $false
.sym 115720 r_adc_master_rx_buffer_1[23]
.sym 115721 $false
.sym 115722 $false
.sym 115723 $false
.sym 115726 r_adc_master_rx_buffer_1[24]
.sym 115727 $false
.sym 115728 $false
.sym 115729 $false
.sym 115742 $abc$42034$n5673
.sym 115743 blink_simple_LED2.i_clk$2
.sym 115744 $false
.sym 115745 $abc$42034$n5324_1
.sym 115746 $abc$42034$n3435
.sym 115747 $abc$42034$n5323_1
.sym 115751 r_adc_master_tx_buffer_2[65][4]
.sym 115752 r_adc_master_tx_buffer_2[64][7]
.sym 115825 r_adc_master_tx_buffer_1[98][6]
.sym 115826 r_adc_master_tx_buffer_1[102][6]
.sym 115827 r_spi_master_tx_counter[1]
.sym 115828 r_spi_master_tx_counter[2]
.sym 115837 r_adc_master_tx_buffer_1[96][6]
.sym 115838 r_adc_master_tx_buffer_1[100][6]
.sym 115839 r_spi_master_tx_counter[1]
.sym 115840 $abc$42034$n5277_1
.sym 115849 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 115850 $false
.sym 115851 $false
.sym 115852 $false
.sym 115865 $abc$42034$n727
.sym 115866 blink_simple_LED2.i_clk$2
.sym 115867 $false
.sym 115870 $abc$42034$n3870
.sym 115871 r_adc_master_tx_buffer_1[32][0]
.sym 115872 r_adc_master_tx_buffer_1[34][4]
.sym 115873 r_adc_master_tx_buffer_1[34][2]
.sym 115874 r_adc_master_tx_buffer_1[33][6]
.sym 115942 r_adc_master_tx_buffer_1[59][5]
.sym 115943 r_adc_master_tx_buffer_1[63][5]
.sym 115944 r_spi_master_tx_counter[2]
.sym 115945 r_spi_master_tx_counter[0]
.sym 115978 r_adc_master_rx_buffer_1[31]
.sym 115979 $false
.sym 115980 $false
.sym 115981 $false
.sym 115984 r_adc_master_rx_buffer_1[5]
.sym 115985 $false
.sym 115986 $false
.sym 115987 $false
.sym 115988 $abc$42034$n5686
.sym 115989 blink_simple_LED2.i_clk$2
.sym 115990 $false
.sym 115993 $abc$42034$n2822
.sym 115994 r_adc_master_tx_buffer_2[1][0]
.sym 115995 r_adc_master_tx_buffer_2[2][4]
.sym 115996 r_adc_master_tx_buffer_2[3][2]
.sym 116065 r_adc_master_tx_buffer_2[114][6]
.sym 116066 r_adc_master_tx_buffer_2[118][6]
.sym 116067 r_spi_master_tx_counter[2]
.sym 116068 r_spi_master_tx_counter[1]
.sym 116071 r_adc_master_tx_buffer_2[114][2]
.sym 116072 r_adc_master_tx_buffer_2[118][2]
.sym 116073 r_spi_master_tx_counter[2]
.sym 116074 r_spi_master_tx_counter[1]
.sym 116077 r_adc_master_rx_buffer_1[2]
.sym 116078 $false
.sym 116079 $false
.sym 116080 $false
.sym 116083 r_adc_master_rx_buffer_1[25]
.sym 116084 $false
.sym 116085 $false
.sym 116086 $false
.sym 116095 r_adc_master_rx_buffer_1[26]
.sym 116096 $false
.sym 116097 $false
.sym 116098 $false
.sym 116101 r_adc_master_rx_buffer_1[10]
.sym 116102 $false
.sym 116103 $false
.sym 116104 $false
.sym 116107 r_adc_master_rx_buffer_1[14]
.sym 116108 $false
.sym 116109 $false
.sym 116110 $false
.sym 116111 $abc$42034$n5758$2
.sym 116112 blink_simple_LED2.i_clk$2
.sym 116113 $false
.sym 116114 r_adc_master_tx_buffer_2[0][6]
.sym 116118 r_adc_master_tx_buffer_2[0][4]
.sym 116121 r_adc_master_tx_buffer_2[1][4]
.sym 116212 r_adc_master_tx_buffer_2[0][4]
.sym 116213 r_adc_master_tx_buffer_2[4][4]
.sym 116214 r_spi_master_tx_counter[0]
.sym 116215 $abc$42034$n5181_1
.sym 116218 r_adc_master_tx_buffer_2[1][4]
.sym 116219 r_adc_master_tx_buffer_2[5][4]
.sym 116220 r_spi_master_tx_counter[0]
.sym 116221 r_spi_master_tx_counter[2]
.sym 116224 r_adc_master_rx_buffer_1[10]
.sym 116225 $false
.sym 116226 $false
.sym 116227 $false
.sym 116230 r_adc_master_rx_buffer_1[14]
.sym 116231 $false
.sym 116232 $false
.sym 116233 $false
.sym 116234 $abc$42034$n5757$2
.sym 116235 blink_simple_LED2.i_clk$2
.sym 116236 $false
.sym 116243 $abc$42034$n2678
.sym 116244 spiMasterCS.r_SM_CS[1]
.sym 116311 spiMasterCS.r_CS_Inactive_Count[1]
.sym 116312 $false
.sym 116313 $false
.sym 116314 $false
.sym 116317 $abc$42034$n2678
.sym 116318 spiMasterCS.r_SM_CS[1]
.sym 116319 $false
.sym 116320 $false
.sym 116323 spiMasterCS.r_CS_Inactive_Count[4]
.sym 116324 $false
.sym 116325 $false
.sym 116326 $false
.sym 116329 spiMasterCS.r_CS_Inactive_Count[0]
.sym 116330 $false
.sym 116331 $false
.sym 116332 $false
.sym 116335 r_adc_master_rx_buffer_1[28]
.sym 116336 $false
.sym 116337 $false
.sym 116338 $false
.sym 116347 r_adc_master_rx_buffer_1[16]
.sym 116348 $false
.sym 116349 $false
.sym 116350 $false
.sym 116353 r_adc_master_rx_buffer_1[20]
.sym 116354 $false
.sym 116355 $false
.sym 116356 $false
.sym 116357 $abc$42034$n5730
.sym 116358 blink_simple_LED2.i_clk$2
.sym 116359 $false
.sym 116360 $abc$42034$n806
.sym 116362 $abc$42034$n5606
.sym 116363 $abc$42034$n2730
.sym 116364 $abc$42034$n106
.sym 116365 $abc$42034$n2737_1
.sym 116366 r_adc_master_tx_buffer_1[53][0]
.sym 116367 r_adc_master_tx_buffer_1[54][1]
.sym 116434 $false
.sym 116435 spiMasterCS.r_CS_Inactive_Count[2]
.sym 116436 $false
.sym 116437 $auto$alumacc.cc:474:replace_alu$1779.C[2]
.sym 116440 spiMasterCS.r_CS_Inactive_Count[3]
.sym 116441 $false
.sym 116442 $false
.sym 116443 $false
.sym 116452 $false
.sym 116453 spiMasterCS.r_CS_Inactive_Count[0]
.sym 116454 $false
.sym 116455 $false
.sym 116458 $false
.sym 116459 spiMasterCS.r_CS_Inactive_Count[3]
.sym 116460 $false
.sym 116461 $auto$alumacc.cc:474:replace_alu$1779.C[3]
.sym 116464 $abc$42034$n3343
.sym 116465 $abc$42034$n2677
.sym 116466 $abc$42034$n3347
.sym 116467 spiMasterCS.r_CS_Inactive_Count[0]
.sym 116470 $abc$42034$n3343
.sym 116471 $abc$42034$n2682
.sym 116472 $abc$42034$n3347
.sym 116473 spiMasterCS.r_CS_Inactive_Count[2]
.sym 116476 $abc$42034$n3343
.sym 116477 $abc$42034$n2684
.sym 116478 $abc$42034$n3347
.sym 116479 spiMasterCS.r_CS_Inactive_Count[3]
.sym 116480 $abc$42034$n634
.sym 116481 blink_simple_LED2.i_clk$2
.sym 116482 $abc$42034$n995$2
.sym 116483 $abc$42034$n2729
.sym 116484 $abc$42034$n2728
.sym 116485 $abc$42034$n2735_1
.sym 116486 $abc$42034$n2727
.sym 116487 $abc$42034$n2726
.sym 116488 $abc$42034$n2736_1
.sym 116489 $abc$42034$n2734_1
.sym 116490 r_spi_master_adc_rx_data[12]
.sym 116581 r_adc_master_rx_buffer_1[22]
.sym 116582 $false
.sym 116583 $false
.sym 116584 $false
.sym 116603 $abc$42034$n5744
.sym 116604 blink_simple_LED2.i_clk$2
.sym 116605 $false
.sym 116606 $abc$42034$n2722
.sym 116607 $abc$42034$n2723
.sym 116608 $abc$42034$n2721
.sym 116609 $abc$42034$n2720
.sym 116612 $abc$42034$n85
.sym 116613 spiMasterADC.SPI_Master_Inst.o_RX_Byte[3]
.sym 116698 r_adc_master_rx_buffer_1[20]
.sym 116699 $false
.sym 116700 $false
.sym 116701 $false
.sym 116726 $abc$42034$n5652
.sym 116727 blink_simple_LED2.i_clk$2
.sym 116728 $false
.sym 116809 r_adc_master_rx_buffer_1[5]
.sym 116810 r_spi_master_adc_rx_data[11]
.sym 116811 $abc$42034$n4760_1
.sym 116812 $abc$42034$n3376
.sym 116827 $abc$42034$n4760_1
.sym 116828 $abc$42034$n3376
.sym 116829 r_adc_master_rx_buffer_1[20]
.sym 116830 $false
.sym 116849 $true
.sym 116850 blink_simple_LED2.i_clk$2
.sym 116851 $false
.sym 117220 r_adc_master_rx_buffer_1[7]
.sym 117221 $false
.sym 117222 $false
.sym 117223 $false
.sym 117236 $abc$42034$n5748
.sym 117237 blink_simple_LED2.i_clk$2
.sym 117238 $false
.sym 117239 r_adc_master_tx_buffer_1[85][7]
.sym 117313 r_adc_master_tx_buffer_2[56][7]
.sym 117314 r_adc_master_tx_buffer_2[57][7]
.sym 117315 r_spi_master_tx_counter[0]
.sym 117316 $false
.sym 117319 r_adc_master_tx_buffer_2[57][1]
.sym 117320 r_adc_master_tx_buffer_2[61][1]
.sym 117321 r_spi_master_tx_counter[2]
.sym 117322 r_spi_master_tx_counter[0]
.sym 117331 r_adc_master_rx_buffer_1[23]
.sym 117332 $false
.sym 117333 $false
.sym 117334 $false
.sym 117337 r_adc_master_rx_buffer_1[17]
.sym 117338 $false
.sym 117339 $false
.sym 117340 $false
.sym 117355 r_adc_master_rx_buffer_1[31]
.sym 117356 $false
.sym 117357 $false
.sym 117358 $false
.sym 117359 $abc$42034$n5743
.sym 117360 blink_simple_LED2.i_clk$2
.sym 117361 $false
.sym 117366 r_adc_master_rx_buffer_1[25]
.sym 117436 r_adc_master_rx_buffer_1[22]
.sym 117437 $false
.sym 117438 $false
.sym 117439 $false
.sym 117448 r_adc_master_rx_buffer_1[1]
.sym 117449 $false
.sym 117450 $false
.sym 117451 $false
.sym 117460 r_adc_master_rx_buffer_1[29]
.sym 117461 $false
.sym 117462 $false
.sym 117463 $false
.sym 117482 $abc$42034$n5713
.sym 117483 blink_simple_LED2.i_clk$2
.sym 117484 $false
.sym 117487 $abc$42034$n4489_1
.sym 117488 $abc$42034$n4487_1
.sym 117489 $abc$42034$n4488_1
.sym 117491 r_adc_master_tx_buffer_1[84][7]
.sym 117559 r_adc_master_tx_buffer_1[96][5]
.sym 117560 r_adc_master_tx_buffer_1[100][5]
.sym 117561 r_spi_master_tx_counter[0]
.sym 117562 r_spi_master_tx_counter[2]
.sym 117571 r_adc_master_tx_buffer_1[100][0]
.sym 117572 r_adc_master_tx_buffer_1[102][0]
.sym 117573 r_spi_master_tx_counter[1]
.sym 117574 r_spi_master_tx_counter[2]
.sym 117577 r_adc_master_rx_buffer_1[4]
.sym 117578 $false
.sym 117579 $false
.sym 117580 $false
.sym 117583 r_adc_master_rx_buffer_1[22]
.sym 117584 $false
.sym 117585 $false
.sym 117586 $false
.sym 117589 r_adc_master_rx_buffer_1[31]
.sym 117590 $false
.sym 117591 $false
.sym 117592 $false
.sym 117595 r_adc_master_rx_buffer_1[29]
.sym 117596 $false
.sym 117597 $false
.sym 117598 $false
.sym 117601 r_adc_master_rx_buffer_1[24]
.sym 117602 $false
.sym 117603 $false
.sym 117604 $false
.sym 117605 $abc$42034$n5715
.sym 117606 blink_simple_LED2.i_clk$2
.sym 117607 $false
.sym 117609 $abc$42034$n4042
.sym 117611 r_adc_master_tx_buffer_1[81][7]
.sym 117614 r_adc_master_tx_buffer_1[80][7]
.sym 117688 r_adc_master_tx_buffer_1[97][6]
.sym 117689 r_adc_master_tx_buffer_1[101][6]
.sym 117690 r_spi_master_tx_counter[1]
.sym 117691 $abc$42034$n5273_1
.sym 117694 r_adc_master_tx_buffer_1[96][0]
.sym 117695 r_adc_master_tx_buffer_1[98][0]
.sym 117696 r_spi_master_tx_counter[2]
.sym 117697 r_spi_master_tx_counter[1]
.sym 117700 r_adc_master_rx_buffer_1[24]
.sym 117701 $false
.sym 117702 $false
.sym 117703 $false
.sym 117712 r_adc_master_rx_buffer_1[13]
.sym 117713 $false
.sym 117714 $false
.sym 117715 $false
.sym 117718 r_adc_master_rx_buffer_1[8]
.sym 117719 $false
.sym 117720 $false
.sym 117721 $false
.sym 117724 r_adc_master_rx_buffer_1[16]
.sym 117725 $false
.sym 117726 $false
.sym 117727 $false
.sym 117728 $abc$42034$n5713
.sym 117729 blink_simple_LED2.i_clk$2
.sym 117730 $false
.sym 117731 $abc$42034$n5273_1
.sym 117733 r_adc_master_tx_buffer_1[99][6]
.sym 117734 r_adc_master_tx_buffer_1[97][2]
.sym 117735 r_adc_master_tx_buffer_1[99][3]
.sym 117736 r_adc_master_tx_buffer_1[98][4]
.sym 117737 r_adc_master_tx_buffer_1[98][2]
.sym 117805 $abc$42034$n3435
.sym 117806 $abc$42034$n3434
.sym 117807 r_spi_master_tx_counter[2]
.sym 117808 r_spi_master_tx_counter[0]
.sym 117823 r_adc_master_tx_buffer_1[97][0]
.sym 117824 r_adc_master_tx_buffer_1[99][0]
.sym 117825 r_spi_master_tx_counter[1]
.sym 117826 $false
.sym 117829 r_spi_master_tx_counter[0]
.sym 117830 $abc$42034$n3436
.sym 117831 $abc$42034$n3437
.sym 117832 $abc$42034$n3433
.sym 117841 r_adc_master_rx_buffer_1[13]
.sym 117842 $false
.sym 117843 $false
.sym 117844 $false
.sym 117847 r_adc_master_rx_buffer_1[6]
.sym 117848 $false
.sym 117849 $false
.sym 117850 $false
.sym 117851 $abc$42034$n5734
.sym 117852 blink_simple_LED2.i_clk$2
.sym 117853 $false
.sym 117855 $abc$42034$n3819
.sym 117857 r_adc_master_tx_buffer_2[64][1]
.sym 117858 r_adc_master_tx_buffer_2[65][6]
.sym 117859 r_adc_master_tx_buffer_2[66][7]
.sym 117928 r_adc_master_tx_buffer_2[66][7]
.sym 117929 r_adc_master_tx_buffer_2[70][7]
.sym 117930 r_spi_master_tx_counter[0]
.sym 117931 r_spi_master_tx_counter[2]
.sym 117934 r_adc_master_tx_buffer_2[65][6]
.sym 117935 r_adc_master_tx_buffer_2[69][6]
.sym 117936 r_spi_master_tx_counter[0]
.sym 117937 r_spi_master_tx_counter[2]
.sym 117940 r_adc_master_rx_buffer_1[25]
.sym 117941 $false
.sym 117942 $false
.sym 117943 $false
.sym 117946 r_adc_master_rx_buffer_1[22]
.sym 117947 $false
.sym 117948 $false
.sym 117949 $false
.sym 117952 r_adc_master_rx_buffer_1[15]
.sym 117953 $false
.sym 117954 $false
.sym 117955 $false
.sym 117958 r_adc_master_rx_buffer_1[6]
.sym 117959 $false
.sym 117960 $false
.sym 117961 $false
.sym 117964 r_adc_master_rx_buffer_1[16]
.sym 117965 $false
.sym 117966 $false
.sym 117967 $false
.sym 117970 r_adc_master_rx_buffer_1[2]
.sym 117971 $false
.sym 117972 $false
.sym 117973 $false
.sym 117974 $abc$42034$n5746
.sym 117975 blink_simple_LED2.i_clk$2
.sym 117976 $false
.sym 117978 $abc$42034$n2971
.sym 117980 $abc$42034$n3954
.sym 117981 r_adc_master_tx_buffer_1[63][6]
.sym 118063 r_adc_master_tx_buffer_1[99][1]
.sym 118064 r_adc_master_tx_buffer_1[103][1]
.sym 118065 r_spi_master_tx_counter[2]
.sym 118066 r_spi_master_tx_counter[0]
.sym 118075 r_adc_master_rx_buffer_1[9]
.sym 118076 $false
.sym 118077 $false
.sym 118078 $false
.sym 118081 r_adc_master_rx_buffer_1[28]
.sym 118082 $false
.sym 118083 $false
.sym 118084 $false
.sym 118097 $abc$42034$n5652
.sym 118098 blink_simple_LED2.i_clk$2
.sym 118099 $false
.sym 118102 $abc$42034$n4413_1
.sym 118104 r_adc_master_tx_buffer_1[44][4]
.sym 118192 r_adc_master_rx_buffer_1[28]
.sym 118193 $false
.sym 118194 $false
.sym 118195 $false
.sym 118210 r_adc_master_rx_buffer_1[12]
.sym 118211 $false
.sym 118212 $false
.sym 118213 $false
.sym 118220 $abc$42034$n5720
.sym 118221 blink_simple_LED2.i_clk$2
.sym 118222 $false
.sym 118223 $abc$42034$n4680_1
.sym 118224 r_adc_master_tx_buffer_2[54][2]
.sym 118297 r_adc_master_tx_buffer_1[38][2]
.sym 118298 r_adc_master_tx_buffer_1[39][2]
.sym 118299 r_spi_master_tx_counter[0]
.sym 118300 $false
.sym 118303 r_adc_master_rx_buffer_1[17]
.sym 118304 $false
.sym 118305 $false
.sym 118306 $false
.sym 118327 r_adc_master_rx_buffer_1[10]
.sym 118328 $false
.sym 118329 $false
.sym 118330 $false
.sym 118333 r_adc_master_rx_buffer_1[8]
.sym 118334 $false
.sym 118335 $false
.sym 118336 $false
.sym 118339 r_adc_master_rx_buffer_1[0]
.sym 118340 $false
.sym 118341 $false
.sym 118342 $false
.sym 118343 $abc$42034$n5673
.sym 118344 blink_simple_LED2.i_clk$2
.sym 118345 $false
.sym 118346 $abc$42034$n2743
.sym 118347 w_spi_master_tx_data_ready
.sym 118348 PIN_17$2
.sym 118350 r_adc_master_rx_buffer_1[27]
.sym 118351 r_adc_master_rx_buffer_1[19]
.sym 118352 r_adc_master_rx_buffer_1[28]
.sym 118420 $abc$42034$n2744
.sym 118421 $0\r_adc_master_range_state[3:0][0]
.sym 118422 $false
.sym 118423 $false
.sym 118432 $abc$42034$n3711
.sym 118433 $abc$42034$n3708
.sym 118434 r_spi_master_tx_counter[0]
.sym 118435 r_spi_master_tx_counter[1]
.sym 118438 r_adc_master_tx_buffer_1[33][1]
.sym 118439 r_adc_master_tx_buffer_1[37][1]
.sym 118440 r_spi_master_tx_counter[2]
.sym 118441 $false
.sym 118444 r_adc_master_rx_buffer_1[14]
.sym 118445 $false
.sym 118446 $false
.sym 118447 $false
.sym 118456 r_adc_master_rx_buffer_1[19]
.sym 118457 $false
.sym 118458 $false
.sym 118459 $false
.sym 118466 $abc$42034$n5715
.sym 118467 blink_simple_LED2.i_clk$2
.sym 118468 $false
.sym 118469 $abc$42034$n5054_1
.sym 118470 $abc$42034$n3018_1
.sym 118472 r_adc_master_tx_buffer_1[60][3]
.sym 118473 r_adc_master_tx_buffer_1[63][2]
.sym 118543 $abc$42034$n2944
.sym 118544 $abc$42034$n2943
.sym 118545 r_spi_master_tx_counter[2]
.sym 118546 r_spi_master_tx_counter[1]
.sym 118549 r_adc_master_rx_buffer_1[9]
.sym 118550 $false
.sym 118551 $false
.sym 118552 $false
.sym 118555 r_adc_master_rx_buffer_1[23]
.sym 118556 $false
.sym 118557 $false
.sym 118558 $false
.sym 118561 r_adc_master_rx_buffer_1[30]
.sym 118562 $false
.sym 118563 $false
.sym 118564 $false
.sym 118567 r_adc_master_rx_buffer_1[3]
.sym 118568 $false
.sym 118569 $false
.sym 118570 $false
.sym 118573 r_adc_master_rx_buffer_1[17]
.sym 118574 $false
.sym 118575 $false
.sym 118576 $false
.sym 118579 r_adc_master_rx_buffer_1[25]
.sym 118580 $false
.sym 118581 $false
.sym 118582 $false
.sym 118585 r_adc_master_rx_buffer_1[6]
.sym 118586 $false
.sym 118587 $false
.sym 118588 $false
.sym 118589 $abc$42034$n5739
.sym 118590 blink_simple_LED2.i_clk$2
.sym 118591 $false
.sym 118593 $abc$42034$n4132
.sym 118597 r_adc_master_tx_buffer_1[51][0]
.sym 118678 r_adc_master_rx_buffer_1[23]
.sym 118679 $false
.sym 118680 $false
.sym 118681 $false
.sym 118708 r_adc_master_rx_buffer_1[22]
.sym 118709 $false
.sym 118710 $false
.sym 118711 $false
.sym 118712 $abc$42034$n5741
.sym 118713 blink_simple_LED2.i_clk$2
.sym 118714 $false
.sym 118716 spiMasterADC.SPI_Master_Inst.r_TX_Byte[2]
.sym 118721 spiMasterADC.SPI_Master_Inst.r_TX_Byte[6]
.sym 118789 spiMasterADC.SPI_Master_Inst.r_TX_Byte[5]
.sym 118790 spiMasterADC.SPI_Master_Inst.r_TX_Byte[4]
.sym 118791 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 118792 $false
.sym 118801 spiMasterADC.SPI_Master_Inst.r_TX_Byte[1]
.sym 118802 spiMasterADC.SPI_Master_Inst.r_TX_Byte[0]
.sym 118803 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 118804 $false
.sym 118807 r_adc_master_tx_buffer_2[40][6]
.sym 118808 r_adc_master_tx_buffer_2[44][6]
.sym 118809 r_spi_master_tx_counter[0]
.sym 118810 r_spi_master_tx_counter[2]
.sym 118813 r_adc_master_tx_buffer_1[35][1]
.sym 118814 r_adc_master_tx_buffer_1[39][1]
.sym 118815 r_spi_master_tx_counter[2]
.sym 118816 $false
.sym 118819 r_temp_adc_tx[4]
.sym 118820 $false
.sym 118821 $false
.sym 118822 $false
.sym 118825 r_temp_adc_tx[1]
.sym 118826 $false
.sym 118827 $false
.sym 118828 $false
.sym 118831 r_temp_adc_tx[5]
.sym 118832 $false
.sym 118833 $false
.sym 118834 $false
.sym 118835 r_spi_master_adc_tx_dv
.sym 118836 blink_simple_LED2.i_clk$2
.sym 118837 $abc$42034$n997$2
.sym 118838 $abc$42034$n4657_1
.sym 118840 r_adc_master_tx_buffer_2[44][7]
.sym 118841 r_adc_master_tx_buffer_2[45][6]
.sym 118842 r_adc_master_tx_buffer_2[44][6]
.sym 118930 $abc$42034$n3356
.sym 118931 $abc$42034$n634
.sym 118932 spiMasterCS.r_CS_n
.sym 118933 $abc$42034$n3342
.sym 118936 $abc$42034$n634
.sym 118937 spiMasterCS.r_SM_CS[0]
.sym 118938 $abc$42034$n4758_1
.sym 118939 $false
.sym 118942 $abc$42034$n3348
.sym 118943 $abc$42034$n3358
.sym 118944 $false
.sym 118945 $false
.sym 118954 spiMasterCS.r_SM_CS[1]
.sym 118955 $abc$42034$n2678
.sym 118956 $abc$42034$n3356
.sym 118957 $false
.sym 118958 $true
.sym 118959 blink_simple_LED2.i_clk$2
.sym 118960 $abc$42034$n995$2
.sym 118961 $abc$42034$n5790
.sym 118963 $abc$42034$n4681_1
.sym 118966 $abc$42034$n689
.sym 118967 r_adc_master_tx_buffer_1[36][6]
.sym 119035 r_adc_master_range_state[0]
.sym 119036 $abc$42034$n3379
.sym 119037 $0\r_adc_master_range_state[3:0][0]
.sym 119038 $false
.sym 119047 r_adc_master_tx_buffer_1[99][2]
.sym 119048 r_adc_master_tx_buffer_1[103][2]
.sym 119049 r_spi_master_tx_counter[2]
.sym 119050 r_spi_master_tx_counter[0]
.sym 119053 $abc$42034$n2970
.sym 119054 $abc$42034$n2971
.sym 119055 $abc$42034$n2974
.sym 119056 r_spi_master_tx_counter[1]
.sym 119059 r_adc_master_rx_buffer_1[6]
.sym 119060 $false
.sym 119061 $false
.sym 119062 $false
.sym 119081 $abc$42034$n5742
.sym 119082 blink_simple_LED2.i_clk$2
.sym 119083 $false
.sym 119086 r_adc_master_tx_buffer_2[114][4]
.sym 119087 r_adc_master_tx_buffer_2[112][6]
.sym 119088 r_adc_master_tx_buffer_2[115][4]
.sym 119089 r_adc_master_tx_buffer_2[113][0]
.sym 119090 r_adc_master_tx_buffer_2[114][5]
.sym 119164 r_adc_master_tx_buffer_2[3][2]
.sym 119165 r_adc_master_tx_buffer_2[7][2]
.sym 119166 r_spi_master_tx_counter[2]
.sym 119167 r_spi_master_tx_counter[0]
.sym 119176 r_adc_master_rx_buffer_1[2]
.sym 119177 $false
.sym 119178 $false
.sym 119179 $false
.sym 119188 r_adc_master_rx_buffer_1[6]
.sym 119189 $false
.sym 119190 $false
.sym 119191 $false
.sym 119200 r_adc_master_rx_buffer_1[27]
.sym 119201 $false
.sym 119202 $false
.sym 119203 $false
.sym 119204 $abc$42034$n5730
.sym 119205 blink_simple_LED2.i_clk$2
.sym 119206 $false
.sym 119209 r_adc_master_tx_buffer_2[31][1]
.sym 119210 r_adc_master_tx_buffer_2[29][5]
.sym 119281 r_adc_master_tx_buffer_2[114][3]
.sym 119282 r_adc_master_tx_buffer_2[118][3]
.sym 119283 r_spi_master_tx_counter[2]
.sym 119284 $false
.sym 119287 r_adc_master_rx_buffer_1[11]
.sym 119288 $false
.sym 119289 $false
.sym 119290 $false
.sym 119299 r_adc_master_rx_buffer_1[8]
.sym 119300 $false
.sym 119301 $false
.sym 119302 $false
.sym 119311 r_adc_master_rx_buffer_1[18]
.sym 119312 $false
.sym 119313 $false
.sym 119314 $false
.sym 119323 r_adc_master_rx_buffer_1[19]
.sym 119324 $false
.sym 119325 $false
.sym 119326 $false
.sym 119327 $abc$42034$n5757$2
.sym 119328 blink_simple_LED2.i_clk$2
.sym 119329 $false
.sym 119330 r_adc_master_tx_buffer_1[32][7]
.sym 119331 r_adc_master_tx_buffer_1[35][0]
.sym 119332 r_adc_master_tx_buffer_1[35][2]
.sym 119334 r_adc_master_tx_buffer_1[34][0]
.sym 119337 r_adc_master_tx_buffer_1[33][1]
.sym 119404 r_adc_master_tx_buffer_1[34][2]
.sym 119405 r_adc_master_tx_buffer_1[35][2]
.sym 119406 r_spi_master_tx_counter[0]
.sym 119407 $false
.sym 119410 r_adc_master_tx_buffer_1[35][0]
.sym 119411 r_adc_master_tx_buffer_1[39][0]
.sym 119412 r_spi_master_tx_counter[0]
.sym 119413 r_spi_master_tx_counter[2]
.sym 119416 r_adc_master_tx_buffer_1[34][0]
.sym 119417 r_adc_master_tx_buffer_1[38][0]
.sym 119418 r_spi_master_tx_counter[0]
.sym 119419 $abc$42034$n5091_1
.sym 119422 r_adc_master_rx_buffer_1[16]
.sym 119423 $false
.sym 119424 $false
.sym 119425 $false
.sym 119450 $abc$42034$n5732
.sym 119451 blink_simple_LED2.i_clk$2
.sym 119452 $false
.sym 119454 $abc$42034$n3412
.sym 119456 r_adc_master_tx_buffer_1[91][1]
.sym 119458 r_adc_master_tx_buffer_1[89][6]
.sym 119527 $abc$42034$n3376
.sym 119528 r_adc_master_rx_buffer_1[30]
.sym 119529 $false
.sym 119530 $false
.sym 119539 r_adc_master_tx_buffer_1[96][2]
.sym 119540 r_adc_master_tx_buffer_1[100][2]
.sym 119541 r_spi_master_tx_counter[0]
.sym 119542 r_spi_master_tx_counter[2]
.sym 119551 r_adc_master_rx_buffer_1[23]
.sym 119552 $false
.sym 119553 $false
.sym 119554 $false
.sym 119557 r_adc_master_rx_buffer_1[2]
.sym 119558 $false
.sym 119559 $false
.sym 119560 $false
.sym 119563 r_adc_master_rx_buffer_1[26]
.sym 119564 $false
.sym 119565 $false
.sym 119566 $false
.sym 119573 $abc$42034$n5715
.sym 119574 blink_simple_LED2.i_clk$2
.sym 119575 $false
.sym 119576 r_adc_master_tx_buffer_2[97][3]
.sym 119578 r_adc_master_tx_buffer_2[98][3]
.sym 119656 r_adc_master_tx_buffer_2[113][2]
.sym 119657 r_adc_master_tx_buffer_2[117][2]
.sym 119658 r_spi_master_tx_counter[1]
.sym 119659 r_spi_master_tx_counter[2]
.sym 119668 r_adc_master_rx_buffer_1[31]
.sym 119669 $false
.sym 119670 $false
.sym 119671 $false
.sym 119680 r_adc_master_rx_buffer_1[13]
.sym 119681 $false
.sym 119682 $false
.sym 119683 $false
.sym 119696 $abc$42034$n5644
.sym 119697 blink_simple_LED2.i_clk$2
.sym 119698 $false
.sym 119703 r_adc_master_tx_buffer_2[110][1]
.sym 119705 r_adc_master_tx_buffer_2[110][7]
.sym 119706 r_adc_master_tx_buffer_2[111][1]
.sym 119773 $abc$42034$n2822
.sym 119774 $abc$42034$n2821
.sym 119775 r_spi_master_tx_counter[0]
.sym 119776 $false
.sym 119779 r_adc_master_rx_buffer_1[6]
.sym 119780 r_spi_master_adc_rx_data[12]
.sym 119781 $abc$42034$n4760_1
.sym 119782 $abc$42034$n3376
.sym 119791 r_adc_master_rx_buffer_1[17]
.sym 119792 r_spi_master_adc_rx_data[7]
.sym 119793 $abc$42034$n4760_1
.sym 119794 $abc$42034$n3376
.sym 119809 r_adc_master_rx_buffer_1[9]
.sym 119810 r_spi_master_adc_rx_data[15]
.sym 119811 $abc$42034$n4760_1
.sym 119812 $abc$42034$n3376
.sym 119815 r_adc_master_rx_buffer_1[3]
.sym 119816 r_spi_master_adc_rx_data[9]
.sym 119817 $abc$42034$n4760_1
.sym 119818 $abc$42034$n3376
.sym 119819 $true
.sym 119820 blink_simple_LED2.i_clk$2
.sym 119821 $false
.sym 119824 r_adc_master_tx_buffer_1[101][4]
.sym 119825 r_adc_master_tx_buffer_1[100][6]
.sym 119829 r_adc_master_tx_buffer_1[103][0]
.sym 119896 r_adc_master_tx_buffer_1[52][0]
.sym 119897 r_adc_master_tx_buffer_1[48][0]
.sym 119898 r_spi_master_tx_counter[0]
.sym 119899 $abc$42034$n5323_1
.sym 119902 r_adc_master_tx_buffer_1[101][0]
.sym 119903 r_adc_master_tx_buffer_1[103][0]
.sym 119904 r_spi_master_tx_counter[1]
.sym 119905 $false
.sym 119908 r_adc_master_tx_buffer_1[49][0]
.sym 119909 r_adc_master_tx_buffer_1[53][0]
.sym 119910 r_spi_master_tx_counter[0]
.sym 119911 r_spi_master_tx_counter[2]
.sym 119932 r_adc_master_rx_buffer_1[20]
.sym 119933 $false
.sym 119934 $false
.sym 119935 $false
.sym 119938 r_adc_master_rx_buffer_1[31]
.sym 119939 $false
.sym 119940 $false
.sym 119941 $false
.sym 119942 $abc$42034$n5745
.sym 119943 blink_simple_LED2.i_clk$2
.sym 119944 $false
.sym 119948 r_adc_master_tx_buffer_1[63][7]
.sym 119950 r_adc_master_tx_buffer_1[63][5]
.sym 120031 r_adc_master_tx_buffer_1[34][4]
.sym 120032 r_adc_master_tx_buffer_1[38][4]
.sym 120033 r_spi_master_tx_counter[0]
.sym 120034 r_spi_master_tx_counter[2]
.sym 120037 r_adc_master_rx_buffer_1[24]
.sym 120038 $false
.sym 120039 $false
.sym 120040 $false
.sym 120043 r_adc_master_rx_buffer_1[12]
.sym 120044 $false
.sym 120045 $false
.sym 120046 $false
.sym 120049 r_adc_master_rx_buffer_1[10]
.sym 120050 $false
.sym 120051 $false
.sym 120052 $false
.sym 120055 r_adc_master_rx_buffer_1[22]
.sym 120056 $false
.sym 120057 $false
.sym 120058 $false
.sym 120065 $abc$42034$n5671
.sym 120066 blink_simple_LED2.i_clk$2
.sym 120067 $false
.sym 120068 $abc$42034$n3491
.sym 120069 r_adc_master_tx_buffer_1[81][5]
.sym 120070 r_adc_master_tx_buffer_1[83][7]
.sym 120072 r_adc_master_tx_buffer_1[81][1]
.sym 120073 r_adc_master_tx_buffer_1[83][5]
.sym 120074 r_adc_master_tx_buffer_1[83][0]
.sym 120075 r_adc_master_tx_buffer_1[82][0]
.sym 120154 r_adc_master_tx_buffer_2[115][2]
.sym 120155 r_adc_master_tx_buffer_2[119][2]
.sym 120156 r_spi_master_tx_counter[2]
.sym 120157 r_spi_master_tx_counter[1]
.sym 120160 r_adc_master_rx_buffer_1[16]
.sym 120161 $false
.sym 120162 $false
.sym 120163 $false
.sym 120166 r_adc_master_rx_buffer_1[12]
.sym 120167 $false
.sym 120168 $false
.sym 120169 $false
.sym 120172 r_adc_master_rx_buffer_1[2]
.sym 120173 $false
.sym 120174 $false
.sym 120175 $false
.sym 120188 $abc$42034$n5729
.sym 120189 blink_simple_LED2.i_clk$2
.sym 120190 $false
.sym 120198 r_adc_master_tx_buffer_2[46][6]
.sym 120265 r_adc_master_rx_buffer_1[30]
.sym 120266 $false
.sym 120267 $false
.sym 120268 $false
.sym 120289 r_adc_master_rx_buffer_1[28]
.sym 120290 $false
.sym 120291 $false
.sym 120292 $false
.sym 120307 r_adc_master_rx_buffer_1[20]
.sym 120308 $false
.sym 120309 $false
.sym 120310 $false
.sym 120311 $abc$42034$n5729
.sym 120312 blink_simple_LED2.i_clk$2
.sym 120313 $false
.sym 120317 $abc$42034$n945
.sym 120318 $abc$42034$n122
.sym 120319 $abc$42034$n5582
.sym 120321 r_adc_master_tx_buffer_2[40][7]
.sym 120350 $true
.sym 120387 $abc$42034$n5605$2
.sym 120388 $false
.sym 120389 $abc$42034$n5605
.sym 120390 $false
.sym 120391 $false
.sym 120393 $auto$alumacc.cc:474:replace_alu$1608.C[2]
.sym 120395 $false
.sym 120396 $abc$42034$n5533
.sym 120399 $auto$alumacc.cc:474:replace_alu$1608.C[3]
.sym 120401 $false
.sym 120402 $abc$42034$n5606
.sym 120405 $auto$alumacc.cc:474:replace_alu$1608.C[4]
.sym 120407 $false
.sym 120408 $abc$42034$n5607
.sym 120411 $auto$alumacc.cc:474:replace_alu$1608.C[5]
.sym 120413 $false
.sym 120414 $abc$42034$n5608
.sym 120417 $abc$42034$n2678$2
.sym 120419 $false
.sym 120420 $abc$42034$n5609
.sym 120427 $abc$42034$n2678$2
.sym 120430 $abc$42034$n3342
.sym 120431 $abc$42034$n3343
.sym 120432 $false
.sym 120433 $false
.sym 120434 $true
.sym 120435 blink_simple_LED2.i_clk$2
.sym 120436 $abc$42034$n995$2
.sym 120437 $abc$42034$n940
.sym 120438 $abc$42034$n938
.sym 120439 $abc$42034$n109
.sym 120440 $abc$42034$n942
.sym 120441 $abc$42034$n943
.sym 120442 $abc$42034$n73
.sym 120443 r_adc_master_state[2]
.sym 120444 r_adc_master_state[3]
.sym 120511 $abc$42034$n3407
.sym 120512 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 120513 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 120514 $false
.sym 120523 spiMasterCS.r_CS_Inactive_Count[2]
.sym 120524 $false
.sym 120525 $false
.sym 120526 $false
.sym 120529 r_adc_master_rx_buffer_1[13]
.sym 120530 r_adc_master_rx_buffer_1[12]
.sym 120531 r_adc_master_rx_buffer_1[9]
.sym 120532 r_adc_master_rx_buffer_1[14]
.sym 120535 r_adc_master_rx_buffer_1[15]
.sym 120536 $false
.sym 120537 $false
.sym 120538 $false
.sym 120541 r_adc_master_rx_buffer_1[9]
.sym 120542 r_adc_master_rx_buffer_1[12]
.sym 120543 r_adc_master_rx_buffer_1[13]
.sym 120544 r_adc_master_rx_buffer_1[14]
.sym 120547 r_adc_master_rx_buffer_1[16]
.sym 120548 $false
.sym 120549 $false
.sym 120550 $false
.sym 120553 r_adc_master_rx_buffer_1[9]
.sym 120554 $false
.sym 120555 $false
.sym 120556 $false
.sym 120557 $abc$42034$n5683
.sym 120558 blink_simple_LED2.i_clk$2
.sym 120559 $false
.sym 120560 $abc$42034$n935
.sym 120561 $abc$42034$n810
.sym 120562 $abc$42034$n100
.sym 120563 $abc$42034$n101
.sym 120564 $abc$42034$n97
.sym 120565 $abc$42034$n94
.sym 120566 $abc$42034$n936
.sym 120567 spiMasterADC.SPI_Master_Inst.o_RX_Byte[4]
.sym 120634 r_adc_master_rx_buffer_1[15]
.sym 120635 r_adc_master_rx_buffer_1[16]
.sym 120636 r_adc_master_rx_buffer_1[17]
.sym 120637 $false
.sym 120640 r_adc_master_rx_buffer_1[2]
.sym 120641 r_adc_master_rx_buffer_1[4]
.sym 120642 r_adc_master_rx_buffer_1[6]
.sym 120643 r_adc_master_rx_buffer_1[8]
.sym 120646 r_adc_master_rx_buffer_1[6]
.sym 120647 r_adc_master_rx_buffer_1[8]
.sym 120648 r_adc_master_rx_buffer_1[2]
.sym 120649 r_adc_master_rx_buffer_1[4]
.sym 120652 r_adc_master_rx_buffer_1[7]
.sym 120653 r_adc_master_rx_buffer_1[5]
.sym 120654 $false
.sym 120655 $false
.sym 120658 $abc$42034$n2727
.sym 120659 $abc$42034$n2728
.sym 120660 $abc$42034$n2729
.sym 120661 $abc$42034$n2730
.sym 120664 r_adc_master_rx_buffer_1[15]
.sym 120665 r_adc_master_rx_buffer_1[16]
.sym 120666 r_adc_master_rx_buffer_1[17]
.sym 120667 $false
.sym 120670 $abc$42034$n2727
.sym 120671 $abc$42034$n2735_1
.sym 120672 $abc$42034$n2736_1
.sym 120673 $abc$42034$n2737_1
.sym 120676 spiMasterADC.SPI_Master_Inst.o_RX_Byte[4]
.sym 120677 $false
.sym 120678 $false
.sym 120679 $false
.sym 120680 $abc$42034$n718
.sym 120681 blink_simple_LED2.i_clk$2
.sym 120682 $false
.sym 120683 $abc$42034$n89
.sym 120684 $abc$42034$n83
.sym 120685 $abc$42034$n2725
.sym 120686 $abc$42034$n2724
.sym 120687 $abc$42034$n92
.sym 120688 $abc$42034$n82
.sym 120689 $abc$42034$n86
.sym 120690 r_adc_master_rx_buffer_1[24]
.sym 120757 r_adc_master_rx_buffer_1[23]
.sym 120758 r_adc_master_rx_buffer_1[24]
.sym 120759 r_adc_master_rx_buffer_1[25]
.sym 120760 r_adc_master_rx_buffer_1[26]
.sym 120763 r_adc_master_rx_buffer_1[29]
.sym 120764 r_adc_master_rx_buffer_1[20]
.sym 120765 r_adc_master_rx_buffer_1[21]
.sym 120766 r_adc_master_rx_buffer_1[22]
.sym 120769 r_adc_master_rx_buffer_1[27]
.sym 120770 r_adc_master_rx_buffer_1[28]
.sym 120771 r_adc_master_rx_buffer_1[30]
.sym 120772 r_adc_master_rx_buffer_1[31]
.sym 120775 $abc$42034$n2721
.sym 120776 $abc$42034$n2722
.sym 120777 $abc$42034$n2723
.sym 120778 $false
.sym 120793 r_adc_master_rx_buffer_1[29]
.sym 120794 $false
.sym 120795 $false
.sym 120796 $false
.sym 120799 PIN_8$2
.sym 120800 $false
.sym 120801 $false
.sym 120802 $false
.sym 120803 $abc$42034$n806
.sym 120804 blink_simple_LED2.i_clk$2
.sym 120805 $abc$42034$n997$2
.sym 120813 PIN_19$2
.sym 121321 r_adc_master_tx_buffer_2[61][1]
.sym 121390 r_adc_master_rx_buffer_1[23]
.sym 121391 $false
.sym 121392 $false
.sym 121393 $false
.sym 121436 $abc$42034$n5704
.sym 121437 blink_simple_LED2.i_clk$2
.sym 121438 $false
.sym 121440 r_adc_master_tx_buffer_2[119][1]
.sym 121537 $abc$42034$n4760_1
.sym 121538 $abc$42034$n3376
.sym 121539 r_adc_master_rx_buffer_1[25]
.sym 121540 $false
.sym 121559 $true
.sym 121560 blink_simple_LED2.i_clk$2
.sym 121561 $false
.sym 121562 $abc$42034$n5138_1
.sym 121563 $abc$42034$n5137_1
.sym 121564 r_adc_master_tx_buffer_2[113][1]
.sym 121569 r_adc_master_tx_buffer_2[115][1]
.sym 121648 r_adc_master_tx_buffer_1[80][7]
.sym 121649 r_adc_master_tx_buffer_1[84][7]
.sym 121650 r_spi_master_tx_counter[0]
.sym 121651 r_spi_master_tx_counter[2]
.sym 121654 $abc$42034$n4488_1
.sym 121655 $abc$42034$n4489_1
.sym 121656 r_spi_master_tx_counter[1]
.sym 121657 $false
.sym 121660 r_adc_master_tx_buffer_1[81][7]
.sym 121661 r_adc_master_tx_buffer_1[85][7]
.sym 121662 r_spi_master_tx_counter[2]
.sym 121663 r_spi_master_tx_counter[0]
.sym 121672 r_adc_master_rx_buffer_1[31]
.sym 121673 $false
.sym 121674 $false
.sym 121675 $false
.sym 121682 $abc$42034$n5704
.sym 121683 blink_simple_LED2.i_clk$2
.sym 121684 $false
.sym 121688 r_adc_master_tx_buffer_2[117][1]
.sym 121689 r_adc_master_tx_buffer_2[118][4]
.sym 121765 r_adc_master_tx_buffer_2[114][4]
.sym 121766 r_adc_master_tx_buffer_2[118][4]
.sym 121767 r_spi_master_tx_counter[2]
.sym 121768 r_spi_master_tx_counter[1]
.sym 121777 r_adc_master_rx_buffer_1[23]
.sym 121778 $false
.sym 121779 $false
.sym 121780 $false
.sym 121795 r_adc_master_rx_buffer_1[31]
.sym 121796 $false
.sym 121797 $false
.sym 121798 $false
.sym 121805 $abc$42034$n5702
.sym 121806 blink_simple_LED2.i_clk$2
.sym 121807 $false
.sym 121812 r_adc_master_tx_buffer_1[55][1]
.sym 121882 r_adc_master_tx_buffer_1[99][6]
.sym 121883 r_adc_master_tx_buffer_1[103][6]
.sym 121884 r_spi_master_tx_counter[1]
.sym 121885 r_spi_master_tx_counter[2]
.sym 121894 r_adc_master_rx_buffer_1[6]
.sym 121895 $false
.sym 121896 $false
.sym 121897 $false
.sym 121900 r_adc_master_rx_buffer_1[18]
.sym 121901 $false
.sym 121902 $false
.sym 121903 $false
.sym 121906 r_adc_master_rx_buffer_1[3]
.sym 121907 $false
.sym 121908 $false
.sym 121909 $false
.sym 121912 r_adc_master_rx_buffer_1[12]
.sym 121913 $false
.sym 121914 $false
.sym 121915 $false
.sym 121918 r_adc_master_rx_buffer_1[10]
.sym 121919 $false
.sym 121920 $false
.sym 121921 $false
.sym 121928 $abc$42034$n5713
.sym 121929 blink_simple_LED2.i_clk$2
.sym 121930 $false
.sym 121931 r_adc_master_tx_buffer_2[68][6]
.sym 121932 r_adc_master_tx_buffer_2[70][6]
.sym 121933 r_adc_master_tx_buffer_2[69][1]
.sym 121934 r_adc_master_tx_buffer_2[68][0]
.sym 122011 r_adc_master_tx_buffer_2[64][1]
.sym 122012 r_adc_master_tx_buffer_2[68][1]
.sym 122013 r_spi_master_tx_counter[0]
.sym 122014 r_spi_master_tx_counter[2]
.sym 122023 r_adc_master_rx_buffer_1[25]
.sym 122024 $false
.sym 122025 $false
.sym 122026 $false
.sym 122029 r_adc_master_rx_buffer_1[22]
.sym 122030 $false
.sym 122031 $false
.sym 122032 $false
.sym 122035 r_adc_master_rx_buffer_1[15]
.sym 122036 $false
.sym 122037 $false
.sym 122038 $false
.sym 122051 $abc$42034$n5745
.sym 122052 blink_simple_LED2.i_clk$2
.sym 122053 $false
.sym 122055 r_adc_master_tx_buffer_1[103][1]
.sym 122057 r_adc_master_tx_buffer_1[103][6]
.sym 122059 r_adc_master_tx_buffer_1[102][2]
.sym 122060 r_adc_master_tx_buffer_1[100][1]
.sym 122061 r_adc_master_tx_buffer_1[102][4]
.sym 122134 r_adc_master_tx_buffer_1[98][2]
.sym 122135 r_adc_master_tx_buffer_1[102][2]
.sym 122136 r_spi_master_tx_counter[0]
.sym 122137 r_spi_master_tx_counter[2]
.sym 122146 r_adc_master_tx_buffer_1[98][4]
.sym 122147 r_adc_master_tx_buffer_1[102][4]
.sym 122148 r_spi_master_tx_counter[0]
.sym 122149 r_spi_master_tx_counter[2]
.sym 122152 r_adc_master_rx_buffer_1[6]
.sym 122153 $false
.sym 122154 $false
.sym 122155 $false
.sym 122174 $abc$42034$n5688
.sym 122175 blink_simple_LED2.i_clk$2
.sym 122176 $false
.sym 122179 $abc$42034$n5337_1
.sym 122180 $abc$42034$n5338_1
.sym 122181 r_adc_master_tx_buffer_2[115][5]
.sym 122184 r_adc_master_tx_buffer_2[115][7]
.sym 122263 r_adc_master_tx_buffer_1[59][6]
.sym 122264 r_adc_master_tx_buffer_1[63][6]
.sym 122265 r_spi_master_tx_counter[2]
.sym 122266 r_spi_master_tx_counter[0]
.sym 122275 r_adc_master_rx_buffer_1[28]
.sym 122276 $false
.sym 122277 $false
.sym 122278 $false
.sym 122297 $abc$42034$n5678
.sym 122298 blink_simple_LED2.i_clk$2
.sym 122299 $false
.sym 122302 $abc$42034$n4682_1
.sym 122303 r_adc_master_tx_buffer_1[52][3]
.sym 122306 r_adc_master_tx_buffer_1[55][5]
.sym 122374 $abc$42034$n4682_1
.sym 122375 $abc$42034$n4681_1
.sym 122376 r_spi_master_tx_counter[2]
.sym 122377 r_spi_master_tx_counter[1]
.sym 122380 r_adc_master_rx_buffer_1[10]
.sym 122381 $false
.sym 122382 $false
.sym 122383 $false
.sym 122420 $abc$42034$n5742
.sym 122421 blink_simple_LED2.i_clk$2
.sym 122422 $false
.sym 122423 $abc$42034$n4135
.sym 122425 r_adc_master_tx_buffer_1[56][3]
.sym 122426 r_adc_master_tx_buffer_1[57][4]
.sym 122427 r_adc_master_tx_buffer_1[59][6]
.sym 122430 r_adc_master_tx_buffer_1[59][2]
.sym 122497 PIN_17$2
.sym 122498 $0\r_adc_master_range_state[3:0][0]
.sym 122499 $abc$42034$n2744
.sym 122500 $false
.sym 122503 $abc$42034$n3230
.sym 122504 w_spi_master_tx_data_ready
.sym 122505 $abc$42034$n683
.sym 122506 $false
.sym 122509 $abc$42034$n2740
.sym 122510 $abc$42034$n2717
.sym 122511 $abc$42034$n5790
.sym 122512 $abc$42034$n2743
.sym 122521 $abc$42034$n4760_1
.sym 122522 $abc$42034$n3376
.sym 122523 r_adc_master_rx_buffer_1[27]
.sym 122524 $false
.sym 122527 $abc$42034$n4760_1
.sym 122528 $abc$42034$n3376
.sym 122529 r_adc_master_rx_buffer_1[19]
.sym 122530 $false
.sym 122533 $abc$42034$n4760_1
.sym 122534 $abc$42034$n3376
.sym 122535 r_adc_master_rx_buffer_1[28]
.sym 122536 $false
.sym 122543 $true
.sym 122544 blink_simple_LED2.i_clk$2
.sym 122545 $false
.sym 122546 r_adc_master_tx_buffer_2[79][6]
.sym 122549 r_adc_master_tx_buffer_2[76][1]
.sym 122620 r_adc_master_tx_buffer_1[59][2]
.sym 122621 r_adc_master_tx_buffer_1[63][2]
.sym 122622 r_spi_master_tx_counter[0]
.sym 122623 r_spi_master_tx_counter[2]
.sym 122626 r_adc_master_tx_buffer_1[56][3]
.sym 122627 r_adc_master_tx_buffer_1[60][3]
.sym 122628 r_spi_master_tx_counter[0]
.sym 122629 r_spi_master_tx_counter[2]
.sym 122638 r_adc_master_rx_buffer_1[27]
.sym 122639 $false
.sym 122640 $false
.sym 122641 $false
.sym 122644 r_adc_master_rx_buffer_1[2]
.sym 122645 $false
.sym 122646 $false
.sym 122647 $false
.sym 122666 $abc$42034$n5688
.sym 122667 blink_simple_LED2.i_clk$2
.sym 122668 $false
.sym 122669 $abc$42034$n5089_1
.sym 122671 $abc$42034$n4635_1
.sym 122672 $abc$42034$n5090_1
.sym 122674 r_adc_master_tx_buffer_1[54][6]
.sym 122675 r_adc_master_tx_buffer_1[55][0]
.sym 122676 r_adc_master_tx_buffer_1[54][0]
.sym 122749 r_adc_master_tx_buffer_2[114][5]
.sym 122750 r_adc_master_tx_buffer_2[118][5]
.sym 122751 r_spi_master_tx_counter[2]
.sym 122752 r_spi_master_tx_counter[1]
.sym 122773 r_adc_master_rx_buffer_1[0]
.sym 122774 $false
.sym 122775 $false
.sym 122776 $false
.sym 122789 $abc$42034$n5681
.sym 122790 blink_simple_LED2.i_clk$2
.sym 122791 $false
.sym 122792 $abc$42034$n4719_1
.sym 122793 $abc$42034$n4720_1
.sym 122794 $abc$42034$n4715_1
.sym 122795 $abc$42034$n781
.sym 122796 $abc$42034$n783
.sym 122797 $abc$42034$n4718_1
.sym 122798 $abc$42034$n782
.sym 122799 spiMasterADC.SPI_Master_Inst.o_SPI_MOSI
.sym 122872 $abc$42034$n52
.sym 122873 $false
.sym 122874 $false
.sym 122875 $false
.sym 122902 r_temp_adc_tx[6]
.sym 122903 $false
.sym 122904 $false
.sym 122905 $false
.sym 122912 r_spi_master_adc_tx_dv
.sym 122913 blink_simple_LED2.i_clk$2
.sym 122914 $abc$42034$n997$2
.sym 122917 $abc$42034$n3046
.sym 122918 r_adc_master_tx_buffer_2[12][1]
.sym 122921 r_adc_master_tx_buffer_2[14][6]
.sym 122989 r_adc_master_tx_buffer_2[40][7]
.sym 122990 r_adc_master_tx_buffer_2[44][7]
.sym 122991 r_spi_master_tx_counter[2]
.sym 122992 $false
.sym 123001 r_adc_master_rx_buffer_1[31]
.sym 123002 $false
.sym 123003 $false
.sym 123004 $false
.sym 123007 r_adc_master_rx_buffer_1[22]
.sym 123008 $false
.sym 123009 $false
.sym 123010 $false
.sym 123013 r_adc_master_rx_buffer_1[30]
.sym 123014 $false
.sym 123015 $false
.sym 123016 $false
.sym 123035 $abc$42034$n5740
.sym 123036 blink_simple_LED2.i_clk$2
.sym 123037 $false
.sym 123040 $abc$42034$n995
.sym 123041 $abc$42034$n3044
.sym 123042 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 123043 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 123112 $0\r_adc_master_range_state[3:0][0]
.sym 123113 r_adc_master_range_state[0]
.sym 123114 $false
.sym 123115 $false
.sym 123124 r_adc_master_tx_buffer_2[118][7]
.sym 123125 r_adc_master_tx_buffer_2[119][7]
.sym 123126 r_spi_master_tx_counter[0]
.sym 123127 $false
.sym 123142 $abc$42034$n3376
.sym 123143 $0\r_adc_master_range_state[3:0][0]
.sym 123144 $false
.sym 123145 $false
.sym 123148 r_adc_master_rx_buffer_1[30]
.sym 123149 $false
.sym 123150 $false
.sym 123151 $false
.sym 123158 $abc$42034$n5673
.sym 123159 blink_simple_LED2.i_clk$2
.sym 123160 $false
.sym 123162 r_adc_master_tx_buffer_2[96][1]
.sym 123167 r_adc_master_tx_buffer_2[97][7]
.sym 123247 r_adc_master_rx_buffer_1[12]
.sym 123248 $false
.sym 123249 $false
.sym 123250 $false
.sym 123253 r_adc_master_rx_buffer_1[30]
.sym 123254 $false
.sym 123255 $false
.sym 123256 $false
.sym 123259 r_adc_master_rx_buffer_1[4]
.sym 123260 $false
.sym 123261 $false
.sym 123262 $false
.sym 123265 r_adc_master_rx_buffer_1[16]
.sym 123266 $false
.sym 123267 $false
.sym 123268 $false
.sym 123271 r_adc_master_rx_buffer_1[13]
.sym 123272 $false
.sym 123273 $false
.sym 123274 $false
.sym 123281 $abc$42034$n5757$2
.sym 123282 blink_simple_LED2.i_clk$2
.sym 123283 $false
.sym 123285 r_adc_master_tx_buffer_1[46][0]
.sym 123287 r_adc_master_tx_buffer_1[45][4]
.sym 123289 r_adc_master_tx_buffer_1[47][7]
.sym 123291 r_adc_master_tx_buffer_1[45][6]
.sym 123370 r_adc_master_rx_buffer_1[1]
.sym 123371 $false
.sym 123372 $false
.sym 123373 $false
.sym 123376 r_adc_master_rx_buffer_1[21]
.sym 123377 $false
.sym 123378 $false
.sym 123379 $false
.sym 123404 $abc$42034$n5736
.sym 123405 blink_simple_LED2.i_clk$2
.sym 123406 $false
.sym 123408 $abc$42034$n787
.sym 123409 $abc$42034$n3049
.sym 123412 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 123413 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 123481 r_adc_master_rx_buffer_1[31]
.sym 123482 $false
.sym 123483 $false
.sym 123484 $false
.sym 123487 r_adc_master_rx_buffer_1[0]
.sym 123488 $false
.sym 123489 $false
.sym 123490 $false
.sym 123493 r_adc_master_rx_buffer_1[2]
.sym 123494 $false
.sym 123495 $false
.sym 123496 $false
.sym 123505 r_adc_master_rx_buffer_1[8]
.sym 123506 $false
.sym 123507 $false
.sym 123508 $false
.sym 123523 r_adc_master_rx_buffer_1[17]
.sym 123524 $false
.sym 123525 $false
.sym 123526 $false
.sym 123527 $abc$42034$n5671
.sym 123528 blink_simple_LED2.i_clk$2
.sym 123529 $false
.sym 123532 $abc$42034$n3053
.sym 123533 $abc$42034$n3407
.sym 123534 r_adc_master_tx_buffer_1[45][7]
.sym 123535 r_adc_master_tx_buffer_1[44][2]
.sym 123537 r_adc_master_tx_buffer_1[47][0]
.sym 123610 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 123611 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 123612 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 123613 $false
.sym 123622 r_adc_master_rx_buffer_1[1]
.sym 123623 $false
.sym 123624 $false
.sym 123625 $false
.sym 123634 r_adc_master_rx_buffer_1[22]
.sym 123635 $false
.sym 123636 $false
.sym 123637 $false
.sym 123650 $abc$42034$n5707
.sym 123651 blink_simple_LED2.i_clk$2
.sym 123652 $false
.sym 123653 $abc$42034$n3100
.sym 123654 r_adc_master_tx_buffer_2[119][3]
.sym 123656 r_adc_master_tx_buffer_2[118][7]
.sym 123658 r_adc_master_tx_buffer_2[118][3]
.sym 123660 r_adc_master_tx_buffer_2[117][2]
.sym 123727 r_adc_master_rx_buffer_1[19]
.sym 123728 $false
.sym 123729 $false
.sym 123730 $false
.sym 123739 r_adc_master_rx_buffer_1[11]
.sym 123740 $false
.sym 123741 $false
.sym 123742 $false
.sym 123773 $abc$42034$n5753
.sym 123774 blink_simple_LED2.i_clk$2
.sym 123775 $false
.sym 123777 r_spi_master_adc_rx_data[9]
.sym 123780 r_spi_master_adc_rx_data[15]
.sym 123782 r_spi_master_adc_rx_data[10]
.sym 123874 r_adc_master_rx_buffer_1[9]
.sym 123875 $false
.sym 123876 $false
.sym 123877 $false
.sym 123886 r_adc_master_rx_buffer_1[15]
.sym 123887 $false
.sym 123888 $false
.sym 123889 $false
.sym 123892 r_adc_master_rx_buffer_1[1]
.sym 123893 $false
.sym 123894 $false
.sym 123895 $false
.sym 123896 $abc$42034$n5756$2
.sym 123897 blink_simple_LED2.i_clk$2
.sym 123898 $false
.sym 123899 $abc$42034$n822
.sym 123900 r_adc_master_tx_buffer_1[55][4]
.sym 123904 r_adc_master_tx_buffer_1[53][6]
.sym 123905 r_adc_master_tx_buffer_1[52][0]
.sym 123906 r_adc_master_tx_buffer_1[53][3]
.sym 123985 r_adc_master_rx_buffer_1[20]
.sym 123986 $false
.sym 123987 $false
.sym 123988 $false
.sym 123991 r_adc_master_rx_buffer_1[30]
.sym 123992 $false
.sym 123993 $false
.sym 123994 $false
.sym 124015 r_adc_master_rx_buffer_1[0]
.sym 124016 $false
.sym 124017 $false
.sym 124018 $false
.sym 124019 $abc$42034$n5715
.sym 124020 blink_simple_LED2.i_clk$2
.sym 124021 $false
.sym 124025 $abc$42034$n801
.sym 124027 r_adc_master_tx_buffer_1[38][3]
.sym 124028 r_adc_master_tx_buffer_1[39][1]
.sym 124029 r_adc_master_tx_buffer_1[38][4]
.sym 124114 r_adc_master_rx_buffer_1[7]
.sym 124115 $false
.sym 124116 $false
.sym 124117 $false
.sym 124126 r_adc_master_rx_buffer_1[5]
.sym 124127 $false
.sym 124128 $false
.sym 124129 $false
.sym 124142 $abc$42034$n5688
.sym 124143 blink_simple_LED2.i_clk$2
.sym 124144 $false
.sym 124148 r_adc_master_tx_buffer_2[115][2]
.sym 124219 r_adc_master_tx_buffer_1[82][0]
.sym 124220 r_adc_master_tx_buffer_1[83][0]
.sym 124221 r_spi_master_tx_counter[0]
.sym 124222 $false
.sym 124225 r_adc_master_rx_buffer_1[21]
.sym 124226 $false
.sym 124227 $false
.sym 124228 $false
.sym 124231 r_adc_master_rx_buffer_1[7]
.sym 124232 $false
.sym 124233 $false
.sym 124234 $false
.sym 124243 r_adc_master_rx_buffer_1[17]
.sym 124244 $false
.sym 124245 $false
.sym 124246 $false
.sym 124249 r_adc_master_rx_buffer_1[5]
.sym 124250 $false
.sym 124251 $false
.sym 124252 $false
.sym 124255 r_adc_master_rx_buffer_1[0]
.sym 124256 $false
.sym 124257 $false
.sym 124258 $false
.sym 124261 r_adc_master_rx_buffer_1[8]
.sym 124262 $false
.sym 124263 $false
.sym 124264 $false
.sym 124265 $abc$42034$n5702
.sym 124266 blink_simple_LED2.i_clk$2
.sym 124267 $false
.sym 124269 $abc$42034$n797
.sym 124270 $abc$42034$n118
.sym 124271 $abc$42034$n128
.sym 124272 $abc$42034$n127
.sym 124273 $abc$42034$n113
.sym 124274 spiMasterADC.SPI_Master_Inst.o_RX_Byte[1]
.sym 124384 r_adc_master_rx_buffer_1[14]
.sym 124385 $false
.sym 124386 $false
.sym 124387 $false
.sym 124388 $abc$42034$n5740
.sym 124389 blink_simple_LED2.i_clk$2
.sym 124390 $false
.sym 124483 r_adc_master_rx_buffer_1[6]
.sym 124484 $false
.sym 124485 $false
.sym 124486 $false
.sym 124489 r_adc_master_rx_buffer_1[4]
.sym 124490 $false
.sym 124491 $false
.sym 124492 $false
.sym 124495 r_adc_master_rx_buffer_1[11]
.sym 124496 $false
.sym 124497 $false
.sym 124498 $false
.sym 124507 r_adc_master_rx_buffer_1[31]
.sym 124508 $false
.sym 124509 $false
.sym 124510 $false
.sym 124511 $abc$42034$n5739
.sym 124512 blink_simple_LED2.i_clk$2
.sym 124513 $false
.sym 124588 r_adc_master_rx_buffer_1[12]
.sym 124589 $false
.sym 124590 $false
.sym 124591 $false
.sym 124594 r_adc_master_rx_buffer_1[14]
.sym 124595 $false
.sym 124596 $false
.sym 124597 $false
.sym 124600 r_adc_master_rx_buffer_1[13]
.sym 124601 $false
.sym 124602 $false
.sym 124603 $false
.sym 124606 r_adc_master_rx_buffer_1[9]
.sym 124607 $false
.sym 124608 $false
.sym 124609 $false
.sym 124612 r_adc_master_rx_buffer_1[8]
.sym 124613 $false
.sym 124614 $false
.sym 124615 $false
.sym 124618 r_adc_master_state[2]
.sym 124619 r_adc_master_state[3]
.sym 124620 $false
.sym 124621 $false
.sym 124624 $false
.sym 124625 $false
.sym 124626 $false
.sym 124627 $false
.sym 124630 $false
.sym 124631 $false
.sym 124632 $false
.sym 124633 $false
.sym 124634 $true
.sym 124635 blink_simple_LED2.i_clk$2
.sym 124636 $abc$42034$n73
.sym 124711 r_adc_master_rx_buffer_1[17]
.sym 124712 $false
.sym 124713 $false
.sym 124714 $false
.sym 124717 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 124718 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 124719 $abc$42034$n3412
.sym 124720 $false
.sym 124723 r_adc_master_rx_buffer_1[19]
.sym 124724 $false
.sym 124725 $false
.sym 124726 $false
.sym 124729 r_adc_master_rx_buffer_1[18]
.sym 124730 $false
.sym 124731 $false
.sym 124732 $false
.sym 124735 r_adc_master_rx_buffer_1[21]
.sym 124736 $false
.sym 124737 $false
.sym 124738 $false
.sym 124741 r_adc_master_rx_buffer_1[23]
.sym 124742 $false
.sym 124743 $false
.sym 124744 $false
.sym 124747 r_adc_master_rx_buffer_1[16]
.sym 124748 $false
.sym 124749 $false
.sym 124750 $false
.sym 124753 PIN_8$2
.sym 124754 $false
.sym 124755 $false
.sym 124756 $false
.sym 124757 $abc$42034$n810
.sym 124758 blink_simple_LED2.i_clk$2
.sym 124759 $abc$42034$n997$2
.sym 124834 r_adc_master_rx_buffer_1[26]
.sym 124835 $false
.sym 124836 $false
.sym 124837 $false
.sym 124840 r_adc_master_rx_buffer_1[30]
.sym 124841 $false
.sym 124842 $false
.sym 124843 $false
.sym 124846 r_adc_master_rx_buffer_1[0]
.sym 124847 r_adc_master_rx_buffer_1[1]
.sym 124848 r_adc_master_rx_buffer_1[3]
.sym 124849 r_adc_master_rx_buffer_1[10]
.sym 124852 r_adc_master_rx_buffer_1[18]
.sym 124853 r_adc_master_rx_buffer_1[19]
.sym 124854 $abc$42034$n2725
.sym 124855 r_adc_master_rx_buffer_1[11]
.sym 124858 r_adc_master_rx_buffer_1[24]
.sym 124859 $false
.sym 124860 $false
.sym 124861 $false
.sym 124864 r_adc_master_rx_buffer_1[31]
.sym 124865 $false
.sym 124866 $false
.sym 124867 $false
.sym 124870 r_adc_master_rx_buffer_1[28]
.sym 124871 $false
.sym 124872 $false
.sym 124873 $false
.sym 124876 $abc$42034$n4760_1
.sym 124877 $abc$42034$n3376
.sym 124878 r_adc_master_rx_buffer_1[24]
.sym 124879 $false
.sym 124880 $true
.sym 124881 blink_simple_LED2.i_clk$2
.sym 124882 $false
.sym 124883 $abc$42034$n2733
.sym 124884 $abc$42034$n88
.sym 124886 $abc$42034$n95
.sym 124999 w_adc_master_range_na
.sym 125000 $false
.sym 125001 $false
.sym 125002 $false
.sym 125054 PIN_19$2
.sym 125235 PIN_14$2
.sym 125497 r_adc_master_rx_buffer_1[17]
.sym 125498 $false
.sym 125499 $false
.sym 125500 $false
.sym 125513 $abc$42034$n5744
.sym 125514 blink_simple_LED2.i_clk$2
.sym 125515 $false
.sym 125523 PIN_18$2
.sym 125596 r_adc_master_rx_buffer_1[1]
.sym 125597 $false
.sym 125598 $false
.sym 125599 $false
.sym 125636 $abc$42034$n5758$2
.sym 125637 blink_simple_LED2.i_clk$2
.sym 125638 $false
.sym 125713 r_adc_master_tx_buffer_2[113][1]
.sym 125714 r_adc_master_tx_buffer_2[117][1]
.sym 125715 r_spi_master_tx_counter[1]
.sym 125716 $abc$42034$n5137_1
.sym 125719 r_adc_master_tx_buffer_2[115][1]
.sym 125720 r_adc_master_tx_buffer_2[119][1]
.sym 125721 r_spi_master_tx_counter[1]
.sym 125722 r_spi_master_tx_counter[2]
.sym 125725 r_adc_master_rx_buffer_1[17]
.sym 125726 $false
.sym 125727 $false
.sym 125728 $false
.sym 125755 r_adc_master_rx_buffer_1[1]
.sym 125756 $false
.sym 125757 $false
.sym 125758 $false
.sym 125759 $abc$42034$n5757$2
.sym 125760 blink_simple_LED2.i_clk$2
.sym 125761 $false
.sym 125854 r_adc_master_rx_buffer_1[17]
.sym 125855 $false
.sym 125856 $false
.sym 125857 $false
.sym 125860 r_adc_master_rx_buffer_1[12]
.sym 125861 $false
.sym 125862 $false
.sym 125863 $false
.sym 125882 $abc$42034$n5758$2
.sym 125883 blink_simple_LED2.i_clk$2
.sym 125884 $false
.sym 125983 r_adc_master_rx_buffer_1[1]
.sym 125984 $false
.sym 125985 $false
.sym 125986 $false
.sym 126005 $abc$42034$n5683
.sym 126006 blink_simple_LED2.i_clk$2
.sym 126007 $false
.sym 126014 r_adc_master_tx_buffer_2[50][1]
.sym 126082 r_adc_master_rx_buffer_1[30]
.sym 126083 $false
.sym 126084 $false
.sym 126085 $false
.sym 126088 r_adc_master_rx_buffer_1[14]
.sym 126089 $false
.sym 126090 $false
.sym 126091 $false
.sym 126094 r_adc_master_rx_buffer_1[17]
.sym 126095 $false
.sym 126096 $false
.sym 126097 $false
.sym 126100 r_adc_master_rx_buffer_1[24]
.sym 126101 $false
.sym 126102 $false
.sym 126103 $false
.sym 126128 $abc$42034$n5746
.sym 126129 blink_simple_LED2.i_clk$2
.sym 126130 $false
.sym 126138 r_adc_master_tx_buffer_2[14][7]
.sym 126211 r_adc_master_rx_buffer_1[1]
.sym 126212 $false
.sym 126213 $false
.sym 126214 $false
.sym 126223 r_adc_master_rx_buffer_1[6]
.sym 126224 $false
.sym 126225 $false
.sym 126226 $false
.sym 126235 r_adc_master_rx_buffer_1[10]
.sym 126236 $false
.sym 126237 $false
.sym 126238 $false
.sym 126241 r_adc_master_rx_buffer_1[25]
.sym 126242 $false
.sym 126243 $false
.sym 126244 $false
.sym 126247 r_adc_master_rx_buffer_1[12]
.sym 126248 $false
.sym 126249 $false
.sym 126250 $false
.sym 126251 $abc$42034$n5715
.sym 126252 blink_simple_LED2.i_clk$2
.sym 126253 $false
.sym 126254 r_adc_master_tx_buffer_1[50][0]
.sym 126258 r_adc_master_tx_buffer_1[51][1]
.sym 126259 r_adc_master_tx_buffer_1[50][1]
.sym 126340 r_adc_master_tx_buffer_1[51][1]
.sym 126341 r_adc_master_tx_buffer_1[55][1]
.sym 126342 r_spi_master_tx_counter[0]
.sym 126343 r_spi_master_tx_counter[2]
.sym 126346 r_adc_master_tx_buffer_1[50][1]
.sym 126347 r_adc_master_tx_buffer_1[54][1]
.sym 126348 r_spi_master_tx_counter[0]
.sym 126349 $abc$42034$n5337_1
.sym 126352 r_adc_master_rx_buffer_1[5]
.sym 126353 $false
.sym 126354 $false
.sym 126355 $false
.sym 126370 r_adc_master_rx_buffer_1[7]
.sym 126371 $false
.sym 126372 $false
.sym 126373 $false
.sym 126374 $abc$42034$n5757$2
.sym 126375 blink_simple_LED2.i_clk$2
.sym 126376 $false
.sym 126377 r_adc_master_tx_buffer_2[28][0]
.sym 126384 r_adc_master_tx_buffer_2[31][2]
.sym 126463 r_adc_master_tx_buffer_2[114][7]
.sym 126464 r_adc_master_tx_buffer_2[115][7]
.sym 126465 r_spi_master_tx_counter[0]
.sym 126466 $false
.sym 126469 r_adc_master_rx_buffer_1[27]
.sym 126470 $false
.sym 126471 $false
.sym 126472 $false
.sym 126487 r_adc_master_rx_buffer_1[5]
.sym 126488 $false
.sym 126489 $false
.sym 126490 $false
.sym 126497 $abc$42034$n5683
.sym 126498 blink_simple_LED2.i_clk$2
.sym 126499 $false
.sym 126505 r_adc_master_tx_buffer_2[119][5]
.sym 126507 r_adc_master_tx_buffer_2[118][5]
.sym 126574 r_adc_master_tx_buffer_2[115][5]
.sym 126575 r_adc_master_tx_buffer_2[119][5]
.sym 126576 r_spi_master_tx_counter[2]
.sym 126577 r_spi_master_tx_counter[1]
.sym 126586 r_adc_master_rx_buffer_1[27]
.sym 126587 $false
.sym 126588 $false
.sym 126589 $false
.sym 126592 r_adc_master_rx_buffer_1[20]
.sym 126593 $false
.sym 126594 $false
.sym 126595 $false
.sym 126598 r_adc_master_rx_buffer_1[6]
.sym 126599 $false
.sym 126600 $false
.sym 126601 $false
.sym 126616 r_adc_master_rx_buffer_1[2]
.sym 126617 $false
.sym 126618 $false
.sym 126619 $false
.sym 126620 $abc$42034$n5686
.sym 126621 blink_simple_LED2.i_clk$2
.sym 126622 $false
.sym 126629 r_adc_master_tx_buffer_2[114][7]
.sym 126697 r_adc_master_rx_buffer_1[6]
.sym 126698 $false
.sym 126699 $false
.sym 126700 $false
.sym 126715 r_adc_master_rx_buffer_1[25]
.sym 126716 $false
.sym 126717 $false
.sym 126718 $false
.sym 126743 $abc$42034$n5748
.sym 126744 blink_simple_LED2.i_clk$2
.sym 126745 $false
.sym 126750 r_adc_master_tx_buffer_2[10][7]
.sym 126820 r_adc_master_tx_buffer_1[51][0]
.sym 126821 r_adc_master_tx_buffer_1[55][0]
.sym 126822 r_spi_master_tx_counter[0]
.sym 126823 r_spi_master_tx_counter[2]
.sym 126832 r_adc_master_tx_buffer_2[10][7]
.sym 126833 r_adc_master_tx_buffer_2[14][7]
.sym 126834 r_spi_master_tx_counter[0]
.sym 126835 r_spi_master_tx_counter[2]
.sym 126838 r_adc_master_tx_buffer_1[50][0]
.sym 126839 r_adc_master_tx_buffer_1[54][0]
.sym 126840 r_spi_master_tx_counter[0]
.sym 126841 $abc$42034$n5089_1
.sym 126850 r_adc_master_rx_buffer_1[14]
.sym 126851 $false
.sym 126852 $false
.sym 126853 $false
.sym 126856 r_adc_master_rx_buffer_1[0]
.sym 126857 $false
.sym 126858 $false
.sym 126859 $false
.sym 126862 r_adc_master_rx_buffer_1[8]
.sym 126863 $false
.sym 126864 $false
.sym 126865 $false
.sym 126866 $abc$42034$n5683
.sym 126867 blink_simple_LED2.i_clk$2
.sym 126868 $false
.sym 126874 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 126943 spiMasterADC.SPI_Master_Inst.r_TX_Byte[6]
.sym 126944 spiMasterADC.SPI_Master_Inst.r_TX_Byte[7]
.sym 126945 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 126946 $false
.sym 126949 spiMasterADC.SPI_Master_Inst.r_TX_Byte[3]
.sym 126950 spiMasterADC.SPI_Master_Inst.r_TX_Byte[2]
.sym 126951 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 126952 $false
.sym 126955 $abc$42034$n4717_1
.sym 126956 $abc$42034$n4716_1
.sym 126957 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 126958 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 126961 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 126962 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 126963 spiMasterADC.SPI_Master_Inst.r_Trailing_Edge
.sym 126964 $false
.sym 126967 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 126968 $abc$42034$n781
.sym 126969 $false
.sym 126970 $false
.sym 126973 $abc$42034$n4720_1
.sym 126974 $abc$42034$n4719_1
.sym 126975 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 126976 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 126979 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 126980 spiMasterADC.SPI_Master_Inst.r_Trailing_Edge
.sym 126981 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 126982 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 126985 $abc$42034$n4718_1
.sym 126986 $abc$42034$n4715_1
.sym 126987 spiMasterADC.SPI_Master_Inst.r_TX_Byte[7]
.sym 126988 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 126989 $abc$42034$n783
.sym 126990 blink_simple_LED2.i_clk$2
.sym 126991 $abc$42034$n997$2
.sym 126996 r_adc_master_tx_buffer_2[60][6]
.sym 127028 $true
.sym 127065 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]$2
.sym 127066 $false
.sym 127067 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 127068 $false
.sym 127069 $false
.sym 127071 $auto$alumacc.cc:474:replace_alu$1767.C[2]
.sym 127073 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 127074 $true$2
.sym 127078 $false
.sym 127079 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 127080 $false
.sym 127081 $auto$alumacc.cc:474:replace_alu$1767.C[2]
.sym 127084 r_adc_master_rx_buffer_1[25]
.sym 127085 $false
.sym 127086 $false
.sym 127087 $false
.sym 127102 r_adc_master_rx_buffer_1[14]
.sym 127103 $false
.sym 127104 $false
.sym 127105 $false
.sym 127112 $abc$42034$n5732
.sym 127113 blink_simple_LED2.i_clk$2
.sym 127114 $false
.sym 127116 $0\r_adc_master_range_state[3:0][0]
.sym 127118 $abc$42034$n3
.sym 127119 $abc$42034$n2744
.sym 127120 $abc$42034$n26
.sym 127121 r_adc_master_range_state[2]
.sym 127122 r_adc_master_range_state[0]
.sym 127201 r_spi_master_reset
.sym 127202 $false
.sym 127203 $false
.sym 127204 $false
.sym 127207 $false
.sym 127208 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 127209 $false
.sym 127210 $false
.sym 127213 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 127214 $abc$42034$n3044
.sym 127215 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 127216 $false
.sym 127219 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 127220 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 127221 $abc$42034$n3046
.sym 127222 $false
.sym 127235 $abc$42034$n781
.sym 127236 blink_simple_LED2.i_clk$2
.sym 127237 $abc$42034$n997$2
.sym 127242 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 127318 r_adc_master_rx_buffer_1[25]
.sym 127319 $false
.sym 127320 $false
.sym 127321 $false
.sym 127348 r_adc_master_rx_buffer_1[23]
.sym 127349 $false
.sym 127350 $false
.sym 127351 $false
.sym 127358 $abc$42034$n5753
.sym 127359 blink_simple_LED2.i_clk$2
.sym 127360 $false
.sym 127362 r_adc_master_tx_buffer_1[50][7]
.sym 127364 r_adc_master_tx_buffer_1[49][0]
.sym 127441 r_adc_master_rx_buffer_1[8]
.sym 127442 $false
.sym 127443 $false
.sym 127444 $false
.sym 127453 r_adc_master_rx_buffer_1[20]
.sym 127454 $false
.sym 127455 $false
.sym 127456 $false
.sym 127465 r_adc_master_rx_buffer_1[7]
.sym 127466 $false
.sym 127467 $false
.sym 127468 $false
.sym 127477 r_adc_master_rx_buffer_1[22]
.sym 127478 $false
.sym 127479 $false
.sym 127480 $false
.sym 127481 $abc$42034$n5678
.sym 127482 blink_simple_LED2.i_clk$2
.sym 127483 $false
.sym 127490 spiMasterADC.SPI_Master_Inst.r_TX_Byte[3]
.sym 127564 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 127565 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 127566 $false
.sym 127567 $false
.sym 127570 $false
.sym 127571 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 127572 $false
.sym 127573 $false
.sym 127588 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 127589 $abc$42034$n3053
.sym 127590 $false
.sym 127591 $false
.sym 127594 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 127595 $abc$42034$n3049
.sym 127596 $false
.sym 127597 $false
.sym 127604 $abc$42034$n787
.sym 127605 blink_simple_LED2.i_clk$2
.sym 127606 $abc$42034$n997$2
.sym 127607 r_adc_master_range_state[3]
.sym 127643 $true
.sym 127680 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]$2
.sym 127681 $false
.sym 127682 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 127683 $false
.sym 127684 $false
.sym 127686 $auto$alumacc.cc:474:replace_alu$1770.C[2]
.sym 127688 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 127689 $true$2
.sym 127693 $false
.sym 127694 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 127695 $false
.sym 127696 $auto$alumacc.cc:474:replace_alu$1770.C[2]
.sym 127699 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 127700 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 127701 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 127702 $false
.sym 127705 r_adc_master_rx_buffer_1[23]
.sym 127706 $false
.sym 127707 $false
.sym 127708 $false
.sym 127711 r_adc_master_rx_buffer_1[26]
.sym 127712 $false
.sym 127713 $false
.sym 127714 $false
.sym 127723 r_adc_master_rx_buffer_1[0]
.sym 127724 $false
.sym 127725 $false
.sym 127726 $false
.sym 127727 $abc$42034$n5678
.sym 127728 blink_simple_LED2.i_clk$2
.sym 127729 $false
.sym 127737 r_adc_master_tx_buffer_2[115][3]
.sym 127804 r_adc_master_tx_buffer_2[115][3]
.sym 127805 r_adc_master_tx_buffer_2[119][3]
.sym 127806 r_spi_master_tx_counter[2]
.sym 127807 $false
.sym 127810 r_adc_master_rx_buffer_1[3]
.sym 127811 $false
.sym 127812 $false
.sym 127813 $false
.sym 127822 r_adc_master_rx_buffer_1[15]
.sym 127823 $false
.sym 127824 $false
.sym 127825 $false
.sym 127834 r_adc_master_rx_buffer_1[11]
.sym 127835 $false
.sym 127836 $false
.sym 127837 $false
.sym 127846 r_adc_master_rx_buffer_1[18]
.sym 127847 $false
.sym 127848 $false
.sym 127849 $false
.sym 127850 $abc$42034$n5758$2
.sym 127851 blink_simple_LED2.i_clk$2
.sym 127852 $false
.sym 127853 r_spi_master_adc_rx_data[7]
.sym 127854 r_spi_master_adc_rx_data[2]
.sym 127933 spiMasterADC.SPI_Master_Inst.o_RX_Byte[1]
.sym 127934 $false
.sym 127935 $false
.sym 127936 $false
.sym 127951 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 127952 $false
.sym 127953 $false
.sym 127954 $false
.sym 127963 spiMasterADC.SPI_Master_Inst.o_RX_Byte[2]
.sym 127964 $false
.sym 127965 $false
.sym 127966 $false
.sym 127973 $abc$42034$n718
.sym 127974 blink_simple_LED2.i_clk$2
.sym 127975 $false
.sym 127980 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 128050 $abc$42034$n3412
.sym 128051 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 128052 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 128053 $false
.sym 128056 r_adc_master_rx_buffer_1[4]
.sym 128057 $false
.sym 128058 $false
.sym 128059 $false
.sym 128080 r_adc_master_rx_buffer_1[22]
.sym 128081 $false
.sym 128082 $false
.sym 128083 $false
.sym 128086 r_adc_master_rx_buffer_1[24]
.sym 128087 $false
.sym 128088 $false
.sym 128089 $false
.sym 128092 r_adc_master_rx_buffer_1[19]
.sym 128093 $false
.sym 128094 $false
.sym 128095 $false
.sym 128096 $abc$42034$n5683
.sym 128097 blink_simple_LED2.i_clk$2
.sym 128098 $false
.sym 128101 spiMasterADC.SPI_Master_Inst.o_RX_Byte[2]
.sym 128191 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 128192 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 128193 $abc$42034$n3407
.sym 128194 $false
.sym 128203 r_adc_master_rx_buffer_1[11]
.sym 128204 $false
.sym 128205 $false
.sym 128206 $false
.sym 128209 r_adc_master_rx_buffer_1[1]
.sym 128210 $false
.sym 128211 $false
.sym 128212 $false
.sym 128215 r_adc_master_rx_buffer_1[12]
.sym 128216 $false
.sym 128217 $false
.sym 128218 $false
.sym 128219 $abc$42034$n5673
.sym 128220 blink_simple_LED2.i_clk$2
.sym 128221 $false
.sym 128314 r_adc_master_rx_buffer_1[2]
.sym 128315 $false
.sym 128316 $false
.sym 128317 $false
.sym 128342 $abc$42034$n5757$2
.sym 128343 blink_simple_LED2.i_clk$2
.sym 128344 $false
.sym 128346 $abc$42034$n5581
.sym 128352 $abc$42034$n124
.sym 128425 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 128426 $abc$42034$n3407
.sym 128427 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 128428 $false
.sym 128431 r_adc_master_rx_buffer_1[7]
.sym 128432 $false
.sym 128433 $false
.sym 128434 $false
.sym 128437 r_adc_master_rx_buffer_1[0]
.sym 128438 $false
.sym 128439 $false
.sym 128440 $false
.sym 128443 r_adc_master_rx_buffer_1[1]
.sym 128444 $false
.sym 128445 $false
.sym 128446 $false
.sym 128449 r_adc_master_rx_buffer_1[10]
.sym 128450 $false
.sym 128451 $false
.sym 128452 $false
.sym 128455 PIN_8$2
.sym 128456 $false
.sym 128457 $false
.sym 128458 $false
.sym 128465 $abc$42034$n797
.sym 128466 blink_simple_LED2.i_clk$2
.sym 128467 $abc$42034$n997$2
.sym 128504 $true
.sym 128541 $abc$42034$n128$2
.sym 128542 $false
.sym 128543 $abc$42034$n128
.sym 128544 $false
.sym 128545 $false
.sym 128547 $auto$alumacc.cc:474:replace_alu$1655.C[2]
.sym 128549 $false
.sym 128550 $abc$42034$n127
.sym 128553 $auto$alumacc.cc:474:replace_alu$1655.C[3]
.sym 128555 $true$2
.sym 128556 $abc$42034$n125
.sym 128559 $auto$alumacc.cc:474:replace_alu$1655.C[4]
.sym 128561 $false
.sym 128562 $abc$42034$n124
.sym 128565 $auto$alumacc.cc:474:replace_alu$1655.C[5]
.sym 128567 $true$2
.sym 128568 $abc$42034$n122
.sym 128571 $auto$alumacc.cc:474:replace_alu$1655.C[6]
.sym 128573 $true$2
.sym 128574 $abc$42034$n5581
.sym 128577 $auto$alumacc.cc:474:replace_alu$1655.C[7]
.sym 128579 $false
.sym 128580 $abc$42034$n945
.sym 128583 $auto$alumacc.cc:474:replace_alu$1655.C[8]
.sym 128585 $false
.sym 128586 $abc$42034$n118
.sym 128627 $auto$alumacc.cc:474:replace_alu$1655.C[8]
.sym 128664 $auto$alumacc.cc:474:replace_alu$1655.C[9]
.sym 128666 $false
.sym 128667 $abc$42034$n943
.sym 128670 $auto$alumacc.cc:474:replace_alu$1655.C[10]
.sym 128672 $false
.sym 128673 $abc$42034$n942
.sym 128676 $auto$alumacc.cc:474:replace_alu$1655.C[11]
.sym 128678 $false
.sym 128679 $abc$42034$n113
.sym 128682 $auto$alumacc.cc:474:replace_alu$1655.C[12]
.sym 128684 $true$2
.sym 128685 $abc$42034$n5582
.sym 128688 $auto$alumacc.cc:474:replace_alu$1655.C[13]
.sym 128690 $false
.sym 128691 $abc$42034$n940
.sym 128694 $auto$alumacc.cc:474:replace_alu$1655.C[14]
.sym 128696 $false
.sym 128697 $abc$42034$n109
.sym 128700 $auto$alumacc.cc:474:replace_alu$1655.C[15]
.sym 128702 $false
.sym 128703 $abc$42034$n938
.sym 128706 $auto$alumacc.cc:474:replace_alu$1655.C[16]
.sym 128708 $false
.sym 128709 $abc$42034$n106
.sym 128750 $auto$alumacc.cc:474:replace_alu$1655.C[16]
.sym 128787 $auto$alumacc.cc:474:replace_alu$1655.C[17]
.sym 128789 $false
.sym 128790 $abc$42034$n936
.sym 128793 $auto$alumacc.cc:474:replace_alu$1655.C[18]
.sym 128795 $false
.sym 128796 $abc$42034$n935
.sym 128799 $auto$alumacc.cc:474:replace_alu$1655.C[19]
.sym 128801 $false
.sym 128802 $abc$42034$n101
.sym 128805 $auto$alumacc.cc:474:replace_alu$1655.C[20]
.sym 128807 $false
.sym 128808 $abc$42034$n100
.sym 128811 $auto$alumacc.cc:474:replace_alu$1655.C[21]
.sym 128813 $false
.sym 128814 $abc$42034$n98
.sym 128817 $auto$alumacc.cc:474:replace_alu$1655.C[22]
.sym 128819 $false
.sym 128820 $abc$42034$n97
.sym 128823 $auto$alumacc.cc:474:replace_alu$1655.C[23]
.sym 128825 $false
.sym 128826 $abc$42034$n95
.sym 128829 $auto$alumacc.cc:474:replace_alu$1655.C[24]
.sym 128831 $false
.sym 128832 $abc$42034$n94
.sym 128873 $auto$alumacc.cc:474:replace_alu$1655.C[24]
.sym 128910 $auto$alumacc.cc:474:replace_alu$1655.C[25]
.sym 128912 $false
.sym 128913 $abc$42034$n92
.sym 128916 $auto$alumacc.cc:474:replace_alu$1655.C[26]
.sym 128918 $false
.sym 128919 $abc$42034$n91
.sym 128922 $auto$alumacc.cc:474:replace_alu$1655.C[27]
.sym 128924 $false
.sym 128925 $abc$42034$n89
.sym 128928 $auto$alumacc.cc:474:replace_alu$1655.C[28]
.sym 128930 $false
.sym 128931 $abc$42034$n88
.sym 128934 $auto$alumacc.cc:474:replace_alu$1655.C[29]
.sym 128936 $false
.sym 128937 $abc$42034$n86
.sym 128940 $auto$alumacc.cc:474:replace_alu$1655.C[30]
.sym 128942 $false
.sym 128943 $abc$42034$n85
.sym 128946 $auto$alumacc.cc:474:replace_alu$1655.C[31]
.sym 128948 $false
.sym 128949 $abc$42034$n83
.sym 128952 $abc$42034$n5638
.sym 128954 $false
.sym 128955 $abc$42034$n82
.sym 128960 $abc$42034$n2719
.sym 129034 $abc$42034$n2720
.sym 129035 $abc$42034$n2724
.sym 129036 $abc$42034$n2734_1
.sym 129037 $abc$42034$n5638
.sym 129040 r_adc_master_rx_buffer_1[27]
.sym 129041 $false
.sym 129042 $false
.sym 129043 $false
.sym 129052 r_adc_master_rx_buffer_1[22]
.sym 129053 $false
.sym 129054 $false
.sym 129055 $false
.sym 129423 PIN_17$2
.sym 129424 $false
.sym 129425 $false
.sym 129426 $false
.sym 129769 w_adc_master_range_ua
.sym 129770 $false
.sym 129771 $false
.sym 129772 $false
.sym 130383 r_adc_master_rx_buffer_1[9]
.sym 130384 $false
.sym 130385 $false
.sym 130386 $false
.sym 130393 $abc$42034$n5741
.sym 130394 blink_simple_LED2.i_clk$2
.sym 130395 $false
.sym 130544 r_adc_master_rx_buffer_1[15]
.sym 130545 $false
.sym 130546 $false
.sym 130547 $false
.sym 130548 $abc$42034$n5732
.sym 130549 blink_simple_LED2.i_clk$2
.sym 130550 $false
.sym 130657 r_adc_master_rx_buffer_1[8]
.sym 130658 $false
.sym 130659 $false
.sym 130660 $false
.sym 130681 r_adc_master_rx_buffer_1[1]
.sym 130682 $false
.sym 130683 $false
.sym 130684 $false
.sym 130687 r_adc_master_rx_buffer_1[9]
.sym 130688 $false
.sym 130689 $false
.sym 130690 $false
.sym 130703 $abc$42034$n5681
.sym 130704 blink_simple_LED2.i_clk$2
.sym 130705 $false
.sym 130812 r_adc_master_rx_buffer_1[24]
.sym 130813 $false
.sym 130814 $false
.sym 130815 $false
.sym 130854 r_adc_master_rx_buffer_1[2]
.sym 130855 $false
.sym 130856 $false
.sym 130857 $false
.sym 130858 $abc$42034$n5736
.sym 130859 blink_simple_LED2.i_clk$2
.sym 130860 $false
.sym 130997 r_adc_master_rx_buffer_1[5]
.sym 130998 $false
.sym 130999 $false
.sym 131000 $false
.sym 131009 r_adc_master_rx_buffer_1[13]
.sym 131010 $false
.sym 131011 $false
.sym 131012 $false
.sym 131013 $abc$42034$n5758$2
.sym 131014 blink_simple_LED2.i_clk$2
.sym 131015 $false
.sym 131158 r_adc_master_rx_buffer_1[15]
.sym 131159 $false
.sym 131160 $false
.sym 131161 $false
.sym 131168 $abc$42034$n5757$2
.sym 131169 blink_simple_LED2.i_clk$2
.sym 131170 $false
.sym 131301 r_adc_master_rx_buffer_1[15]
.sym 131302 $false
.sym 131303 $false
.sym 131304 $false
.sym 131323 $abc$42034$n5731
.sym 131324 blink_simple_LED2.i_clk$2
.sym 131325 $false
.sym 131462 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 131463 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 131464 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 131465 $false
.sym 131478 $abc$42034$n782
.sym 131479 blink_simple_LED2.i_clk$2
.sym 131480 $abc$42034$n997$2
.sym 131611 r_adc_master_rx_buffer_1[30]
.sym 131612 $false
.sym 131613 $false
.sym 131614 $false
.sym 131633 $abc$42034$n5744
.sym 131634 blink_simple_LED2.i_clk$2
.sym 131635 $false
.sym 131748 r_adc_master_range_state[2]
.sym 131749 r_adc_master_range_state[3]
.sym 131750 $abc$42034$n26
.sym 131751 $false
.sym 131760 $abc$42034$n2744
.sym 131761 $abc$42034$n26
.sym 131762 $false
.sym 131763 $false
.sym 131766 r_adc_master_range_state[0]
.sym 131767 r_adc_master_range_state[2]
.sym 131768 r_adc_master_range_state[3]
.sym 131769 $false
.sym 131772 $abc$42034$n3
.sym 131773 $false
.sym 131774 $false
.sym 131775 $false
.sym 131778 $false
.sym 131779 $false
.sym 131780 $false
.sym 131781 $false
.sym 131784 $0\r_adc_master_range_state[3:0][0]
.sym 131785 $false
.sym 131786 $false
.sym 131787 $false
.sym 131788 $abc$42034$n689
.sym 131789 blink_simple_LED2.i_clk$2
.sym 131790 $false
.sym 131921 r_spi_master_adc_tx_dv
.sym 131922 $false
.sym 131923 $false
.sym 131924 $false
.sym 131943 $true
.sym 131944 blink_simple_LED2.i_clk$2
.sym 131945 $abc$42034$n997$2
.sym 132058 r_adc_master_rx_buffer_1[15]
.sym 132059 $false
.sym 132060 $false
.sym 132061 $false
.sym 132070 r_adc_master_rx_buffer_1[16]
.sym 132071 $false
.sym 132072 $false
.sym 132073 $false
.sym 132098 $abc$42034$n5681
.sym 132099 blink_simple_LED2.i_clk$2
.sym 132100 $false
.sym 132243 $abc$42034$n54
.sym 132244 $false
.sym 132245 $false
.sym 132246 $false
.sym 132253 r_spi_master_adc_tx_dv
.sym 132254 blink_simple_LED2.i_clk$2
.sym 132255 $abc$42034$n997$2
.sym 132362 $false
.sym 132363 $false
.sym 132364 $false
.sym 132365 $false
.sym 132408 $abc$42034$n689
.sym 132409 blink_simple_LED2.i_clk$2
.sym 132410 $false
.sym 132559 r_adc_master_rx_buffer_1[3]
.sym 132560 $false
.sym 132561 $false
.sym 132562 $false
.sym 132563 $abc$42034$n5757$2
.sym 132564 blink_simple_LED2.i_clk$2
.sym 132565 $false
.sym 132672 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 132673 $false
.sym 132674 $false
.sym 132675 $false
.sym 132678 spiMasterADC.SPI_Master_Inst.o_RX_Byte[2]
.sym 132679 $false
.sym 132680 $false
.sym 132681 $false
.sym 132718 $abc$42034$n704
.sym 132719 blink_simple_LED2.i_clk$2
.sym 132720 $false
.sym 132851 PIN_8$2
.sym 132852 $false
.sym 132853 $false
.sym 132854 $false
.sym 132873 $abc$42034$n822
.sym 132874 blink_simple_LED2.i_clk$2
.sym 132875 $abc$42034$n997$2
.sym 132994 PIN_8$2
.sym 132995 $false
.sym 132996 $false
.sym 132997 $false
.sym 133028 $abc$42034$n801
.sym 133029 blink_simple_LED2.i_clk$2
.sym 133030 $abc$42034$n997$2
.sym 133298 r_adc_master_rx_buffer_1[5]
.sym 133299 $false
.sym 133300 $false
.sym 133301 $false
.sym 133334 r_adc_master_rx_buffer_1[3]
.sym 133335 $false
.sym 133336 $false
.sym 133337 $false
.sym 133409 $true
.sym 133446 $abc$42034$n128$3
.sym 133447 $false
.sym 133448 $abc$42034$n128
.sym 133449 $false
.sym 133450 $false
.sym 133452 $auto$alumacc.cc:474:replace_alu$1668.C[2]
.sym 133454 $false
.sym 133455 $abc$42034$n127
.sym 133458 $auto$alumacc.cc:474:replace_alu$1668.C[3]
.sym 133460 $false
.sym 133461 $abc$42034$n125
.sym 133464 $auto$alumacc.cc:474:replace_alu$1668.C[4]
.sym 133466 $false
.sym 133467 $abc$42034$n124
.sym 133470 $auto$alumacc.cc:474:replace_alu$1668.C[5]
.sym 133472 $false
.sym 133473 $abc$42034$n122
.sym 133476 $auto$alumacc.cc:474:replace_alu$1668.C[6]
.sym 133478 $true$2
.sym 133479 $abc$42034$n5581
.sym 133482 $auto$alumacc.cc:474:replace_alu$1668.C[7]
.sym 133484 $true$2
.sym 133485 $abc$42034$n945
.sym 133488 $auto$alumacc.cc:474:replace_alu$1668.C[8]
.sym 133490 $false
.sym 133491 $abc$42034$n118
.sym 133564 $auto$alumacc.cc:474:replace_alu$1668.C[8]
.sym 133601 $auto$alumacc.cc:474:replace_alu$1668.C[9]
.sym 133603 $true$2
.sym 133604 $abc$42034$n943
.sym 133607 $auto$alumacc.cc:474:replace_alu$1668.C[10]
.sym 133609 $true$2
.sym 133610 $abc$42034$n942
.sym 133613 $auto$alumacc.cc:474:replace_alu$1668.C[11]
.sym 133615 $false
.sym 133616 $abc$42034$n113
.sym 133619 $auto$alumacc.cc:474:replace_alu$1668.C[12]
.sym 133621 $true$2
.sym 133622 $abc$42034$n5582
.sym 133625 $auto$alumacc.cc:474:replace_alu$1668.C[13]
.sym 133627 $true$2
.sym 133628 $abc$42034$n940
.sym 133631 $auto$alumacc.cc:474:replace_alu$1668.C[14]
.sym 133633 $false
.sym 133634 $abc$42034$n109
.sym 133637 $auto$alumacc.cc:474:replace_alu$1668.C[15]
.sym 133639 $true$2
.sym 133640 $abc$42034$n938
.sym 133643 $auto$alumacc.cc:474:replace_alu$1668.C[16]
.sym 133645 $false
.sym 133646 $abc$42034$n106
.sym 133719 $auto$alumacc.cc:474:replace_alu$1668.C[16]
.sym 133756 $auto$alumacc.cc:474:replace_alu$1668.C[17]
.sym 133758 $true$2
.sym 133759 $abc$42034$n936
.sym 133762 $auto$alumacc.cc:474:replace_alu$1668.C[18]
.sym 133764 $true$2
.sym 133765 $abc$42034$n935
.sym 133768 $auto$alumacc.cc:474:replace_alu$1668.C[19]
.sym 133770 $false
.sym 133771 $abc$42034$n101
.sym 133774 $auto$alumacc.cc:474:replace_alu$1668.C[20]
.sym 133776 $false
.sym 133777 $abc$42034$n100
.sym 133780 $auto$alumacc.cc:474:replace_alu$1668.C[21]
.sym 133782 $false
.sym 133783 $abc$42034$n98
.sym 133786 $auto$alumacc.cc:474:replace_alu$1668.C[22]
.sym 133788 $false
.sym 133789 $abc$42034$n97
.sym 133792 $auto$alumacc.cc:474:replace_alu$1668.C[23]
.sym 133794 $false
.sym 133795 $abc$42034$n95
.sym 133798 $auto$alumacc.cc:474:replace_alu$1668.C[24]
.sym 133800 $false
.sym 133801 $abc$42034$n94
.sym 133874 $auto$alumacc.cc:474:replace_alu$1668.C[24]
.sym 133911 $auto$alumacc.cc:474:replace_alu$1668.C[25]
.sym 133913 $false
.sym 133914 $abc$42034$n92
.sym 133917 $auto$alumacc.cc:474:replace_alu$1668.C[26]
.sym 133919 $false
.sym 133920 $abc$42034$n91
.sym 133923 $auto$alumacc.cc:474:replace_alu$1668.C[27]
.sym 133925 $false
.sym 133926 $abc$42034$n89
.sym 133929 $auto$alumacc.cc:474:replace_alu$1668.C[28]
.sym 133931 $false
.sym 133932 $abc$42034$n88
.sym 133935 $auto$alumacc.cc:474:replace_alu$1668.C[29]
.sym 133937 $false
.sym 133938 $abc$42034$n86
.sym 133941 $auto$alumacc.cc:474:replace_alu$1668.C[30]
.sym 133943 $false
.sym 133944 $abc$42034$n85
.sym 133947 $auto$alumacc.cc:474:replace_alu$1668.C[31]
.sym 133949 $false
.sym 133950 $abc$42034$n83
.sym 133953 $abc$42034$n5540
.sym 133955 $false
.sym 133956 $abc$42034$n82
.sym 134067 $abc$42034$n2720
.sym 134068 $abc$42034$n2724
.sym 134069 $abc$42034$n2726
.sym 134070 $abc$42034$n5540
.sym 134262 PIN_14$2
.sym 134325 PIN_18$2
.sym 134382 w_adc_master_range_ua
.sym 134681 $abc$42034$n5756
.sym 134711 $abc$42034$n995
.sym 134712 w_adc_master_range_na
.sym 134834 PIN_17$2
