{
  "module_name": "comedi.h",
  "hash_id": "f0f1271fb20c041d6ec93d6c361e250131d7c4c35aaf9529c168e944a0d043ea",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/comedi.h",
  "human_readable_source": " \n \n\n#ifndef _COMEDI_H\n#define _COMEDI_H\n\n#define COMEDI_MAJORVERSION\t0\n#define COMEDI_MINORVERSION\t7\n#define COMEDI_MICROVERSION\t76\n#define VERSION\t\"0.7.76\"\n\n \n#define COMEDI_MAJOR 98\n\n \n#define COMEDI_NDEVICES 16\n\n \n#define COMEDI_NDEVCONFOPTS 32\n\n \n\n \n#define COMEDI_DEVCONF_AUX_DATA3_LENGTH\t\t25\n#define COMEDI_DEVCONF_AUX_DATA2_LENGTH\t\t26\n#define COMEDI_DEVCONF_AUX_DATA1_LENGTH\t\t27\n#define COMEDI_DEVCONF_AUX_DATA0_LENGTH\t\t28\n \n#define COMEDI_DEVCONF_AUX_DATA_HI\t\t29\n \n#define COMEDI_DEVCONF_AUX_DATA_LO\t\t30\n#define COMEDI_DEVCONF_AUX_DATA_LENGTH\t\t31\t \n\n \n#define COMEDI_NAMELEN 20\n\n \n\n#define CR_PACK(chan, rng, aref)\t\t\t\t\t\\\n\t((((aref) & 0x3) << 24) | (((rng) & 0xff) << 16) | (chan))\n#define CR_PACK_FLAGS(chan, range, aref, flags)\t\t\t\t\\\n\t(CR_PACK(chan, range, aref) | ((flags) & CR_FLAGS_MASK))\n\n#define CR_CHAN(a)\t((a) & 0xffff)\n#define CR_RANGE(a)\t(((a) >> 16) & 0xff)\n#define CR_AREF(a)\t(((a) >> 24) & 0x03)\n\n#define CR_FLAGS_MASK\t0xfc000000\n#define CR_ALT_FILTER\t0x04000000\n#define CR_DITHER\tCR_ALT_FILTER\n#define CR_DEGLITCH\tCR_ALT_FILTER\n#define CR_ALT_SOURCE\t0x08000000\n#define CR_EDGE\t\t0x40000000\n#define CR_INVERT\t0x80000000\n\n#define AREF_GROUND\t0x00\t \n#define AREF_COMMON\t0x01\t \n#define AREF_DIFF\t0x02\t \n#define AREF_OTHER\t0x03\t \n\n \n#define GPCT_RESET\t\t0x0001\n#define GPCT_SET_SOURCE\t\t0x0002\n#define GPCT_SET_GATE\t\t0x0004\n#define GPCT_SET_DIRECTION\t0x0008\n#define GPCT_SET_OPERATION\t0x0010\n#define GPCT_ARM\t\t0x0020\n#define GPCT_DISARM\t\t0x0040\n#define GPCT_GET_INT_CLK_FRQ\t0x0080\n\n#define GPCT_INT_CLOCK\t\t0x0001\n#define GPCT_EXT_PIN\t\t0x0002\n#define GPCT_NO_GATE\t\t0x0004\n#define GPCT_UP\t\t\t0x0008\n#define GPCT_DOWN\t\t0x0010\n#define GPCT_HWUD\t\t0x0020\n#define GPCT_SIMPLE_EVENT\t0x0040\n#define GPCT_SINGLE_PERIOD\t0x0080\n#define GPCT_SINGLE_PW\t\t0x0100\n#define GPCT_CONT_PULSE_OUT\t0x0200\n#define GPCT_SINGLE_PULSE_OUT\t0x0400\n\n \n\n#define INSN_MASK_WRITE\t\t0x8000000\n#define INSN_MASK_READ\t\t0x4000000\n#define INSN_MASK_SPECIAL\t0x2000000\n\n#define INSN_READ\t\t(0 | INSN_MASK_READ)\n#define INSN_WRITE\t\t(1 | INSN_MASK_WRITE)\n#define INSN_BITS\t\t(2 | INSN_MASK_READ | INSN_MASK_WRITE)\n#define INSN_CONFIG\t\t(3 | INSN_MASK_READ | INSN_MASK_WRITE)\n#define INSN_DEVICE_CONFIG\t(INSN_CONFIG | INSN_MASK_SPECIAL)\n#define INSN_GTOD\t\t(4 | INSN_MASK_READ | INSN_MASK_SPECIAL)\n#define INSN_WAIT\t\t(5 | INSN_MASK_WRITE | INSN_MASK_SPECIAL)\n#define INSN_INTTRIG\t\t(6 | INSN_MASK_WRITE | INSN_MASK_SPECIAL)\n\n \n \n\n#define CMDF_BOGUS\t\t0x00000001\t \n\n \n#define CMDF_PRIORITY\t\t0x00000008\n\n \n#define CMDF_WAKE_EOS\t\t0x00000020\n\n#define CMDF_WRITE\t\t0x00000040\n\n#define CMDF_RAWDATA\t\t0x00000080\n\n \n#define CMDF_ROUND_MASK\t\t0x00030000\n#define CMDF_ROUND_NEAREST\t0x00000000\n#define CMDF_ROUND_DOWN\t\t0x00010000\n#define CMDF_ROUND_UP\t\t0x00020000\n#define CMDF_ROUND_UP_NEXT\t0x00030000\n\n#define COMEDI_EV_START\t\t0x00040000\n#define COMEDI_EV_SCAN_BEGIN\t0x00080000\n#define COMEDI_EV_CONVERT\t0x00100000\n#define COMEDI_EV_SCAN_END\t0x00200000\n#define COMEDI_EV_STOP\t\t0x00400000\n\n \n#define TRIG_BOGUS\t\tCMDF_BOGUS\n#define TRIG_RT\t\t\tCMDF_PRIORITY\n#define TRIG_WAKE_EOS\t\tCMDF_WAKE_EOS\n#define TRIG_WRITE\t\tCMDF_WRITE\n#define TRIG_ROUND_MASK\t\tCMDF_ROUND_MASK\n#define TRIG_ROUND_NEAREST\tCMDF_ROUND_NEAREST\n#define TRIG_ROUND_DOWN\t\tCMDF_ROUND_DOWN\n#define TRIG_ROUND_UP\t\tCMDF_ROUND_UP\n#define TRIG_ROUND_UP_NEXT\tCMDF_ROUND_UP_NEXT\n\n \n\n#define TRIG_ANY\t0xffffffff\n#define TRIG_INVALID\t0x00000000\n\n#define TRIG_NONE\t0x00000001  \n#define TRIG_NOW\t0x00000002  \n#define TRIG_FOLLOW\t0x00000004  \n#define TRIG_TIME\t0x00000008  \n#define TRIG_TIMER\t0x00000010  \n#define TRIG_COUNT\t0x00000020  \n#define TRIG_EXT\t0x00000040  \n#define TRIG_INT\t0x00000080  \n#define TRIG_OTHER\t0x00000100  \n\n \n\n#define SDF_BUSY\t0x0001\t \n#define SDF_BUSY_OWNER\t0x0002\t \n#define SDF_LOCKED\t0x0004\t \n#define SDF_LOCK_OWNER\t0x0008\t \n#define SDF_MAXDATA\t0x0010\t \n#define SDF_FLAGS\t0x0020\t \n#define SDF_RANGETYPE\t0x0040\t \n#define SDF_PWM_COUNTER 0x0080\t \n#define SDF_PWM_HBRIDGE 0x0100\t \n#define SDF_CMD\t\t0x1000\t \n#define SDF_SOFT_CALIBRATED\t0x2000  \n#define SDF_CMD_WRITE\t\t0x4000  \n#define SDF_CMD_READ\t\t0x8000  \n\n \n#define SDF_READABLE\t0x00010000\n \n#define SDF_WRITABLE\t0x00020000\n#define SDF_WRITEABLE\tSDF_WRITABLE\t \n \n#define SDF_INTERNAL\t0x00040000\n#define SDF_GROUND\t0x00100000\t \n#define SDF_COMMON\t0x00200000\t \n#define SDF_DIFF\t0x00400000\t \n#define SDF_OTHER\t0x00800000\t \n#define SDF_DITHER\t0x01000000\t \n#define SDF_DEGLITCH\t0x02000000\t \n#define SDF_MMAP\t0x04000000\t \n#define SDF_RUNNING\t0x08000000\t \n#define SDF_LSAMPL\t0x10000000\t \n#define SDF_PACKED\t0x20000000\t \n\n \n\n \nenum comedi_subdevice_type {\n\tCOMEDI_SUBD_UNUSED,\n\tCOMEDI_SUBD_AI,\n\tCOMEDI_SUBD_AO,\n\tCOMEDI_SUBD_DI,\n\tCOMEDI_SUBD_DO,\n\tCOMEDI_SUBD_DIO,\n\tCOMEDI_SUBD_COUNTER,\n\tCOMEDI_SUBD_TIMER,\n\tCOMEDI_SUBD_MEMORY,\n\tCOMEDI_SUBD_CALIB,\n\tCOMEDI_SUBD_PROC,\n\tCOMEDI_SUBD_SERIAL,\n\tCOMEDI_SUBD_PWM\n};\n\n \n\n \nenum comedi_io_direction {\n\tCOMEDI_INPUT = 0,\n\tCOMEDI_OUTPUT = 1,\n\tCOMEDI_OPENDRAIN = 2\n};\n\n \nenum configuration_ids {\n\tINSN_CONFIG_DIO_INPUT = COMEDI_INPUT,\n\tINSN_CONFIG_DIO_OUTPUT = COMEDI_OUTPUT,\n\tINSN_CONFIG_DIO_OPENDRAIN = COMEDI_OPENDRAIN,\n\tINSN_CONFIG_ANALOG_TRIG = 16,\n \n \n \n\tINSN_CONFIG_ALT_SOURCE = 20,\n\tINSN_CONFIG_DIGITAL_TRIG = 21,\n\tINSN_CONFIG_BLOCK_SIZE = 22,\n\tINSN_CONFIG_TIMER_1 = 23,\n\tINSN_CONFIG_FILTER = 24,\n\tINSN_CONFIG_CHANGE_NOTIFY = 25,\n\n\tINSN_CONFIG_SERIAL_CLOCK = 26,\t \n\tINSN_CONFIG_BIDIRECTIONAL_DATA = 27,\n\tINSN_CONFIG_DIO_QUERY = 28,\n\tINSN_CONFIG_PWM_OUTPUT = 29,\n\tINSN_CONFIG_GET_PWM_OUTPUT = 30,\n\tINSN_CONFIG_ARM = 31,\n\tINSN_CONFIG_DISARM = 32,\n\tINSN_CONFIG_GET_COUNTER_STATUS = 33,\n\tINSN_CONFIG_RESET = 34,\n\tINSN_CONFIG_GPCT_SINGLE_PULSE_GENERATOR = 1001,\n\tINSN_CONFIG_GPCT_PULSE_TRAIN_GENERATOR = 1002,\n\tINSN_CONFIG_GPCT_QUADRATURE_ENCODER = 1003,\n\tINSN_CONFIG_SET_GATE_SRC = 2001,\n\tINSN_CONFIG_GET_GATE_SRC = 2002,\n\tINSN_CONFIG_SET_CLOCK_SRC = 2003,\n\tINSN_CONFIG_GET_CLOCK_SRC = 2004,\n\tINSN_CONFIG_SET_OTHER_SRC = 2005,\n\tINSN_CONFIG_GET_HARDWARE_BUFFER_SIZE = 2006,\n\tINSN_CONFIG_SET_COUNTER_MODE = 4097,\n\tINSN_CONFIG_8254_SET_MODE = INSN_CONFIG_SET_COUNTER_MODE,\n\tINSN_CONFIG_8254_READ_STATUS = 4098,\n\tINSN_CONFIG_SET_ROUTING = 4099,\n\tINSN_CONFIG_GET_ROUTING = 4109,\n\tINSN_CONFIG_PWM_SET_PERIOD = 5000,\n\tINSN_CONFIG_PWM_GET_PERIOD = 5001,\n\tINSN_CONFIG_GET_PWM_STATUS = 5002,\n\tINSN_CONFIG_PWM_SET_H_BRIDGE = 5003,\n\tINSN_CONFIG_PWM_GET_H_BRIDGE = 5004,\n\tINSN_CONFIG_GET_CMD_TIMING_CONSTRAINTS = 5005,\n};\n\n \nenum device_config_route_ids {\n\tINSN_DEVICE_CONFIG_TEST_ROUTE = 0,\n\tINSN_DEVICE_CONFIG_CONNECT_ROUTE = 1,\n\tINSN_DEVICE_CONFIG_DISCONNECT_ROUTE = 2,\n\tINSN_DEVICE_CONFIG_GET_ROUTES = 3,\n};\n\n \nenum comedi_digital_trig_op {\n\tCOMEDI_DIGITAL_TRIG_DISABLE = 0,\n\tCOMEDI_DIGITAL_TRIG_ENABLE_EDGES = 1,\n\tCOMEDI_DIGITAL_TRIG_ENABLE_LEVELS = 2\n};\n\n \nenum comedi_support_level {\n\tCOMEDI_UNKNOWN_SUPPORT = 0,\n\tCOMEDI_SUPPORTED,\n\tCOMEDI_UNSUPPORTED\n};\n\n \nenum comedi_counter_status_flags {\n\tCOMEDI_COUNTER_ARMED = 0x1,\n\tCOMEDI_COUNTER_COUNTING = 0x2,\n\tCOMEDI_COUNTER_TERMINAL_COUNT = 0x4,\n};\n\n \n\n#define CIO 'd'\n#define COMEDI_DEVCONFIG _IOW(CIO, 0, struct comedi_devconfig)\n#define COMEDI_DEVINFO _IOR(CIO, 1, struct comedi_devinfo)\n#define COMEDI_SUBDINFO _IOR(CIO, 2, struct comedi_subdinfo)\n#define COMEDI_CHANINFO _IOR(CIO, 3, struct comedi_chaninfo)\n \n#define COMEDI_LOCK _IO(CIO, 5)\n#define COMEDI_UNLOCK _IO(CIO, 6)\n#define COMEDI_CANCEL _IO(CIO, 7)\n#define COMEDI_RANGEINFO _IOR(CIO, 8, struct comedi_rangeinfo)\n#define COMEDI_CMD _IOR(CIO, 9, struct comedi_cmd)\n#define COMEDI_CMDTEST _IOR(CIO, 10, struct comedi_cmd)\n#define COMEDI_INSNLIST _IOR(CIO, 11, struct comedi_insnlist)\n#define COMEDI_INSN _IOR(CIO, 12, struct comedi_insn)\n#define COMEDI_BUFCONFIG _IOR(CIO, 13, struct comedi_bufconfig)\n#define COMEDI_BUFINFO _IOWR(CIO, 14, struct comedi_bufinfo)\n#define COMEDI_POLL _IO(CIO, 15)\n#define COMEDI_SETRSUBD _IO(CIO, 16)\n#define COMEDI_SETWSUBD _IO(CIO, 17)\n\n \n\n \nstruct comedi_insn {\n\tunsigned int insn;\n\tunsigned int n;\n\tunsigned int __user *data;\n\tunsigned int subdev;\n\tunsigned int chanspec;\n\tunsigned int unused[3];\n};\n\n \nstruct comedi_insnlist {\n\tunsigned int n_insns;\n\tstruct comedi_insn __user *insns;\n};\n\n \nstruct comedi_cmd {\n\tunsigned int subdev;\n\tunsigned int flags;\n\n\tunsigned int start_src;\n\tunsigned int start_arg;\n\n\tunsigned int scan_begin_src;\n\tunsigned int scan_begin_arg;\n\n\tunsigned int convert_src;\n\tunsigned int convert_arg;\n\n\tunsigned int scan_end_src;\n\tunsigned int scan_end_arg;\n\n\tunsigned int stop_src;\n\tunsigned int stop_arg;\n\n\tunsigned int *chanlist;\n\tunsigned int chanlist_len;\n\n\tshort __user *data;\n\tunsigned int data_len;\n};\n\n \nstruct comedi_chaninfo {\n\tunsigned int subdev;\n\tunsigned int __user *maxdata_list;\n\tunsigned int __user *flaglist;\n\tunsigned int __user *rangelist;\n\tunsigned int unused[4];\n};\n\n \nstruct comedi_rangeinfo {\n\tunsigned int range_type;\n\tvoid __user *range_ptr;\n};\n\n \nstruct comedi_krange {\n\tint min;\n\tint max;\n\tunsigned int flags;\n};\n\n \nstruct comedi_subdinfo {\n\tunsigned int type;\n\tunsigned int n_chan;\n\tunsigned int subd_flags;\n\tunsigned int timer_type;\n\tunsigned int len_chanlist;\n\tunsigned int maxdata;\n\tunsigned int flags;\n\tunsigned int range_type;\n\tunsigned int settling_time_0;\n\tunsigned int insn_bits_support;\n\tunsigned int unused[8];\n};\n\n \nstruct comedi_devinfo {\n\tunsigned int version_code;\n\tunsigned int n_subdevs;\n\tchar driver_name[COMEDI_NAMELEN];\n\tchar board_name[COMEDI_NAMELEN];\n\tint read_subdevice;\n\tint write_subdevice;\n\tint unused[30];\n};\n\n \nstruct comedi_devconfig {\n\tchar board_name[COMEDI_NAMELEN];\n\tint options[COMEDI_NDEVCONFOPTS];\n};\n\n \nstruct comedi_bufconfig {\n\tunsigned int subdevice;\n\tunsigned int flags;\n\n\tunsigned int maximum_size;\n\tunsigned int size;\n\n\tunsigned int unused[4];\n};\n\n \nstruct comedi_bufinfo {\n\tunsigned int subdevice;\n\tunsigned int bytes_read;\n\n\tunsigned int buf_write_ptr;\n\tunsigned int buf_read_ptr;\n\tunsigned int buf_write_count;\n\tunsigned int buf_read_count;\n\n\tunsigned int bytes_written;\n\n\tunsigned int unused[4];\n};\n\n \n\n#define __RANGE(a, b)\t((((a) & 0xffff) << 16) | ((b) & 0xffff))\n\n#define RANGE_OFFSET(a)\t\t(((a) >> 16) & 0xffff)\n#define RANGE_LENGTH(b)\t\t((b) & 0xffff)\n\n#define RF_UNIT(flags)\t\t((flags) & 0xff)\n#define RF_EXTERNAL\t\t0x100\n\n#define UNIT_volt\t\t0\n#define UNIT_mA\t\t\t1\n#define UNIT_none\t\t2\n\n#define COMEDI_MIN_SPEED\t0xffffffffu\n\n \n \n \n\n \n\nenum i8254_mode {\n\tI8254_MODE0 = (0 << 1),\t \n\tI8254_MODE1 = (1 << 1),\t \n\tI8254_MODE2 = (2 << 1),\t \n\tI8254_MODE3 = (3 << 1),\t \n\tI8254_MODE4 = (4 << 1),\t \n\t \n\tI8254_MODE5 = (5 << 1),\n\t \n\tI8254_BCD = 1,\n\tI8254_BINARY = 0\n};\n\n \n\n \n\n \n#define NI_NAMES_BASE\t0x8000u\n\n#define _TERM_N(base, n, x)\t((base) + ((x) & ((n) - 1)))\n\n \n#define NI_PFI(x)\t\t_TERM_N(NI_NAMES_BASE, 64, x)\n \n#define TRIGGER_LINE(x)\t\t_TERM_N(NI_PFI(-1) + 1, 8, x)\n \n#define NI_RTSI_BRD(x)\t\t_TERM_N(TRIGGER_LINE(-1) + 1, 4, x)\n\n \n#define NI_MAX_COUNTERS\t\t8\n#define NI_COUNTER_NAMES_BASE\t(NI_RTSI_BRD(-1)  + 1)\n#define NI_CtrSource(x)\t      _TERM_N(NI_COUNTER_NAMES_BASE, NI_MAX_COUNTERS, x)\n \n#define NI_GATES_NAMES_BASE\t(NI_CtrSource(-1) + 1)\n#define NI_CtrGate(x)\t\t_TERM_N(NI_GATES_NAMES_BASE, NI_MAX_COUNTERS, x)\n#define NI_CtrAux(x)\t\t_TERM_N(NI_CtrGate(-1)  + 1, NI_MAX_COUNTERS, x)\n#define NI_CtrA(x)\t\t_TERM_N(NI_CtrAux(-1)   + 1, NI_MAX_COUNTERS, x)\n#define NI_CtrB(x)\t\t_TERM_N(NI_CtrA(-1)     + 1, NI_MAX_COUNTERS, x)\n#define NI_CtrZ(x)\t\t_TERM_N(NI_CtrB(-1)     + 1, NI_MAX_COUNTERS, x)\n#define NI_GATES_NAMES_MAX\tNI_CtrZ(-1)\n#define NI_CtrArmStartTrigger(x) _TERM_N(NI_CtrZ(-1)    + 1, NI_MAX_COUNTERS, x)\n#define NI_CtrInternalOutput(x) \\\n\t\t      _TERM_N(NI_CtrArmStartTrigger(-1) + 1, NI_MAX_COUNTERS, x)\n \n#define NI_CtrOut(x)   _TERM_N(NI_CtrInternalOutput(-1) + 1, NI_MAX_COUNTERS, x)\n \n#define NI_CtrSampleClock(x)\t_TERM_N(NI_CtrOut(-1)   + 1, NI_MAX_COUNTERS, x)\n#define NI_COUNTER_NAMES_MAX\tNI_CtrSampleClock(-1)\n\nenum ni_common_signal_names {\n\t \n\tPXI_Star = NI_COUNTER_NAMES_MAX + 1,\n\tPXI_Clk10,\n\tPXIe_Clk100,\n\tNI_AI_SampleClock,\n\tNI_AI_SampleClockTimebase,\n\tNI_AI_StartTrigger,\n\tNI_AI_ReferenceTrigger,\n\tNI_AI_ConvertClock,\n\tNI_AI_ConvertClockTimebase,\n\tNI_AI_PauseTrigger,\n\tNI_AI_HoldCompleteEvent,\n\tNI_AI_HoldComplete,\n\tNI_AI_ExternalMUXClock,\n\tNI_AI_STOP,  \n\tNI_AO_SampleClock,\n\tNI_AO_SampleClockTimebase,\n\tNI_AO_StartTrigger,\n\tNI_AO_PauseTrigger,\n\tNI_DI_SampleClock,\n\tNI_DI_SampleClockTimebase,\n\tNI_DI_StartTrigger,\n\tNI_DI_ReferenceTrigger,\n\tNI_DI_PauseTrigger,\n\tNI_DI_InputBufferFull,\n\tNI_DI_ReadyForStartEvent,\n\tNI_DI_ReadyForTransferEventBurst,\n\tNI_DI_ReadyForTransferEventPipelined,\n\tNI_DO_SampleClock,\n\tNI_DO_SampleClockTimebase,\n\tNI_DO_StartTrigger,\n\tNI_DO_PauseTrigger,\n\tNI_DO_OutputBufferFull,\n\tNI_DO_DataActiveEvent,\n\tNI_DO_ReadyForStartEvent,\n\tNI_DO_ReadyForTransferEvent,\n\tNI_MasterTimebase,\n\tNI_20MHzTimebase,\n\tNI_80MHzTimebase,\n\tNI_100MHzTimebase,\n\tNI_200MHzTimebase,\n\tNI_100kHzTimebase,\n\tNI_10MHzRefClock,\n\tNI_FrequencyOutput,\n\tNI_ChangeDetectionEvent,\n\tNI_AnalogComparisonEvent,\n\tNI_WatchdogExpiredEvent,\n\tNI_WatchdogExpirationTrigger,\n\tNI_SCXI_Trig1,\n\tNI_LogicLow,\n\tNI_LogicHigh,\n\tNI_ExternalStrobe,\n\tNI_PFI_DO,\n\tNI_CaseGround,\n\t \n\tNI_RGOUT0,\n\n\t \n\t_NI_NAMES_MAX_PLUS_1,\n\tNI_NUM_NAMES = _NI_NAMES_MAX_PLUS_1 - NI_NAMES_BASE,\n};\n\n \n\n#define NI_USUAL_PFI_SELECT(x)\t(((x) < 10) ? (0x1 + (x)) : (0xb + (x)))\n#define NI_USUAL_RTSI_SELECT(x)\t(((x) < 7) ? (0xb + (x)) : 0x1b)\n\n \n#define NI_GPCT_COUNTING_MODE_SHIFT 16\n#define NI_GPCT_INDEX_PHASE_BITSHIFT 20\n#define NI_GPCT_COUNTING_DIRECTION_SHIFT 24\nenum ni_gpct_mode_bits {\n\tNI_GPCT_GATE_ON_BOTH_EDGES_BIT = 0x4,\n\tNI_GPCT_EDGE_GATE_MODE_MASK = 0x18,\n\tNI_GPCT_EDGE_GATE_STARTS_STOPS_BITS = 0x0,\n\tNI_GPCT_EDGE_GATE_STOPS_STARTS_BITS = 0x8,\n\tNI_GPCT_EDGE_GATE_STARTS_BITS = 0x10,\n\tNI_GPCT_EDGE_GATE_NO_STARTS_NO_STOPS_BITS = 0x18,\n\tNI_GPCT_STOP_MODE_MASK = 0x60,\n\tNI_GPCT_STOP_ON_GATE_BITS = 0x00,\n\tNI_GPCT_STOP_ON_GATE_OR_TC_BITS = 0x20,\n\tNI_GPCT_STOP_ON_GATE_OR_SECOND_TC_BITS = 0x40,\n\tNI_GPCT_LOAD_B_SELECT_BIT = 0x80,\n\tNI_GPCT_OUTPUT_MODE_MASK = 0x300,\n\tNI_GPCT_OUTPUT_TC_PULSE_BITS = 0x100,\n\tNI_GPCT_OUTPUT_TC_TOGGLE_BITS = 0x200,\n\tNI_GPCT_OUTPUT_TC_OR_GATE_TOGGLE_BITS = 0x300,\n\tNI_GPCT_HARDWARE_DISARM_MASK = 0xc00,\n\tNI_GPCT_NO_HARDWARE_DISARM_BITS = 0x000,\n\tNI_GPCT_DISARM_AT_TC_BITS = 0x400,\n\tNI_GPCT_DISARM_AT_GATE_BITS = 0x800,\n\tNI_GPCT_DISARM_AT_TC_OR_GATE_BITS = 0xc00,\n\tNI_GPCT_LOADING_ON_TC_BIT = 0x1000,\n\tNI_GPCT_LOADING_ON_GATE_BIT = 0x4000,\n\tNI_GPCT_COUNTING_MODE_MASK = 0x7 << NI_GPCT_COUNTING_MODE_SHIFT,\n\tNI_GPCT_COUNTING_MODE_NORMAL_BITS =\n\t\t0x0 << NI_GPCT_COUNTING_MODE_SHIFT,\n\tNI_GPCT_COUNTING_MODE_QUADRATURE_X1_BITS =\n\t\t0x1 << NI_GPCT_COUNTING_MODE_SHIFT,\n\tNI_GPCT_COUNTING_MODE_QUADRATURE_X2_BITS =\n\t\t0x2 << NI_GPCT_COUNTING_MODE_SHIFT,\n\tNI_GPCT_COUNTING_MODE_QUADRATURE_X4_BITS =\n\t\t0x3 << NI_GPCT_COUNTING_MODE_SHIFT,\n\tNI_GPCT_COUNTING_MODE_TWO_PULSE_BITS =\n\t\t0x4 << NI_GPCT_COUNTING_MODE_SHIFT,\n\tNI_GPCT_COUNTING_MODE_SYNC_SOURCE_BITS =\n\t\t0x6 << NI_GPCT_COUNTING_MODE_SHIFT,\n\tNI_GPCT_INDEX_PHASE_MASK = 0x3 << NI_GPCT_INDEX_PHASE_BITSHIFT,\n\tNI_GPCT_INDEX_PHASE_LOW_A_LOW_B_BITS =\n\t\t0x0 << NI_GPCT_INDEX_PHASE_BITSHIFT,\n\tNI_GPCT_INDEX_PHASE_LOW_A_HIGH_B_BITS =\n\t\t0x1 << NI_GPCT_INDEX_PHASE_BITSHIFT,\n\tNI_GPCT_INDEX_PHASE_HIGH_A_LOW_B_BITS =\n\t\t0x2 << NI_GPCT_INDEX_PHASE_BITSHIFT,\n\tNI_GPCT_INDEX_PHASE_HIGH_A_HIGH_B_BITS =\n\t\t0x3 << NI_GPCT_INDEX_PHASE_BITSHIFT,\n\tNI_GPCT_INDEX_ENABLE_BIT = 0x400000,\n\tNI_GPCT_COUNTING_DIRECTION_MASK =\n\t\t0x3 << NI_GPCT_COUNTING_DIRECTION_SHIFT,\n\tNI_GPCT_COUNTING_DIRECTION_DOWN_BITS =\n\t\t0x00 << NI_GPCT_COUNTING_DIRECTION_SHIFT,\n\tNI_GPCT_COUNTING_DIRECTION_UP_BITS =\n\t\t0x1 << NI_GPCT_COUNTING_DIRECTION_SHIFT,\n\tNI_GPCT_COUNTING_DIRECTION_HW_UP_DOWN_BITS =\n\t\t0x2 << NI_GPCT_COUNTING_DIRECTION_SHIFT,\n\tNI_GPCT_COUNTING_DIRECTION_HW_GATE_BITS =\n\t\t0x3 << NI_GPCT_COUNTING_DIRECTION_SHIFT,\n\tNI_GPCT_RELOAD_SOURCE_MASK = 0xc000000,\n\tNI_GPCT_RELOAD_SOURCE_FIXED_BITS = 0x0,\n\tNI_GPCT_RELOAD_SOURCE_SWITCHING_BITS = 0x4000000,\n\tNI_GPCT_RELOAD_SOURCE_GATE_SELECT_BITS = 0x8000000,\n\tNI_GPCT_OR_GATE_BIT = 0x10000000,\n\tNI_GPCT_INVERT_OUTPUT_BIT = 0x20000000\n};\n\n \nenum ni_gpct_clock_source_bits {\n\tNI_GPCT_CLOCK_SRC_SELECT_MASK = 0x3f,\n\tNI_GPCT_TIMEBASE_1_CLOCK_SRC_BITS = 0x0,\n\tNI_GPCT_TIMEBASE_2_CLOCK_SRC_BITS = 0x1,\n\tNI_GPCT_TIMEBASE_3_CLOCK_SRC_BITS = 0x2,\n\tNI_GPCT_LOGIC_LOW_CLOCK_SRC_BITS = 0x3,\n\tNI_GPCT_NEXT_GATE_CLOCK_SRC_BITS = 0x4,\n\tNI_GPCT_NEXT_TC_CLOCK_SRC_BITS = 0x5,\n\t \n\tNI_GPCT_SOURCE_PIN_i_CLOCK_SRC_BITS = 0x6,\n\tNI_GPCT_PXI10_CLOCK_SRC_BITS = 0x7,\n\tNI_GPCT_PXI_STAR_TRIGGER_CLOCK_SRC_BITS = 0x8,\n\tNI_GPCT_ANALOG_TRIGGER_OUT_CLOCK_SRC_BITS = 0x9,\n\tNI_GPCT_PRESCALE_MODE_CLOCK_SRC_MASK = 0x30000000,\n\tNI_GPCT_NO_PRESCALE_CLOCK_SRC_BITS = 0x0,\n\t \n\tNI_GPCT_PRESCALE_X2_CLOCK_SRC_BITS = 0x10000000,\n\t \n\tNI_GPCT_PRESCALE_X8_CLOCK_SRC_BITS = 0x20000000,\n\tNI_GPCT_INVERT_CLOCK_SRC_BIT = 0x80000000\n};\n\n \n#define NI_GPCT_SOURCE_PIN_CLOCK_SRC_BITS(x)\t(0x10 + (x))\n\n#define NI_GPCT_RTSI_CLOCK_SRC_BITS(x)\t\t(0x18 + (x))\n\n \n#define NI_GPCT_PFI_CLOCK_SRC_BITS(x)\t\t(0x20 + (x))\n\n \nenum ni_gpct_gate_select {\n\t \n\tNI_GPCT_TIMESTAMP_MUX_GATE_SELECT = 0x0,\n\tNI_GPCT_AI_START2_GATE_SELECT = 0x12,\n\tNI_GPCT_PXI_STAR_TRIGGER_GATE_SELECT = 0x13,\n\tNI_GPCT_NEXT_OUT_GATE_SELECT = 0x14,\n\tNI_GPCT_AI_START1_GATE_SELECT = 0x1c,\n\tNI_GPCT_NEXT_SOURCE_GATE_SELECT = 0x1d,\n\tNI_GPCT_ANALOG_TRIGGER_OUT_GATE_SELECT = 0x1e,\n\tNI_GPCT_LOGIC_LOW_GATE_SELECT = 0x1f,\n\t \n\tNI_GPCT_SOURCE_PIN_i_GATE_SELECT = 0x100,\n\tNI_GPCT_GATE_PIN_i_GATE_SELECT = 0x101,\n\t \n\tNI_GPCT_UP_DOWN_PIN_i_GATE_SELECT = 0x201,\n\tNI_GPCT_SELECTED_GATE_GATE_SELECT = 0x21e,\n\t \n\tNI_GPCT_DISABLED_GATE_SELECT = 0x8000,\n};\n\n#define NI_GPCT_GATE_PIN_GATE_SELECT(x)\t\t(0x102 + (x))\n#define NI_GPCT_RTSI_GATE_SELECT(x)\t\tNI_USUAL_RTSI_SELECT(x)\n#define NI_GPCT_PFI_GATE_SELECT(x)\t\tNI_USUAL_PFI_SELECT(x)\n#define NI_GPCT_UP_DOWN_PIN_GATE_SELECT(x)\t(0x202 + (x))\n\n \nenum ni_gpct_other_index {\n\tNI_GPCT_SOURCE_ENCODER_A,\n\tNI_GPCT_SOURCE_ENCODER_B,\n\tNI_GPCT_SOURCE_ENCODER_Z\n};\n\nenum ni_gpct_other_select {\n\t \n\t \n\tNI_GPCT_DISABLED_OTHER_SELECT = 0x8000,\n};\n\n#define NI_GPCT_PFI_OTHER_SELECT(x)\tNI_USUAL_PFI_SELECT(x)\n\n \nenum ni_gpct_arm_source {\n\tNI_GPCT_ARM_IMMEDIATE = 0x0,\n\t \n\tNI_GPCT_ARM_PAIRED_IMMEDIATE = 0x1,\n\t \n\tNI_GPCT_HW_ARM = 0x1000,\n\tNI_GPCT_ARM_UNKNOWN = NI_GPCT_HW_ARM,\t \n};\n\n \nenum ni_gpct_filter_select {\n\tNI_GPCT_FILTER_OFF = 0x0,\n\tNI_GPCT_FILTER_TIMEBASE_3_SYNC = 0x1,\n\tNI_GPCT_FILTER_100x_TIMEBASE_1 = 0x2,\n\tNI_GPCT_FILTER_20x_TIMEBASE_1 = 0x3,\n\tNI_GPCT_FILTER_10x_TIMEBASE_1 = 0x4,\n\tNI_GPCT_FILTER_2x_TIMEBASE_1 = 0x5,\n\tNI_GPCT_FILTER_2x_TIMEBASE_3 = 0x6\n};\n\n \nenum ni_pfi_filter_select {\n\tNI_PFI_FILTER_OFF = 0x0,\n\tNI_PFI_FILTER_125ns = 0x1,\n\tNI_PFI_FILTER_6425ns = 0x2,\n\tNI_PFI_FILTER_2550us = 0x3\n};\n\n \nenum ni_mio_clock_source {\n\tNI_MIO_INTERNAL_CLOCK = 0,\n\t \n\tNI_MIO_RTSI_CLOCK = 1,\n\tNI_MIO_PLL_PXI_STAR_TRIGGER_CLOCK = 2,\n\tNI_MIO_PLL_PXI10_CLOCK = 3,\n\tNI_MIO_PLL_RTSI0_CLOCK = 4\n};\n\n#define NI_MIO_PLL_RTSI_CLOCK(x)\t(NI_MIO_PLL_RTSI0_CLOCK + (x))\n\n \nenum ni_rtsi_routing {\n\tNI_RTSI_OUTPUT_ADR_START1 = 0,\n\tNI_RTSI_OUTPUT_ADR_START2 = 1,\n\tNI_RTSI_OUTPUT_SCLKG = 2,\n\tNI_RTSI_OUTPUT_DACUPDN = 3,\n\tNI_RTSI_OUTPUT_DA_START1 = 4,\n\tNI_RTSI_OUTPUT_G_SRC0 = 5,\n\tNI_RTSI_OUTPUT_G_GATE0 = 6,\n\tNI_RTSI_OUTPUT_RGOUT0 = 7,\n\tNI_RTSI_OUTPUT_RTSI_BRD_0 = 8,\n\t \n\tNI_RTSI_OUTPUT_RTSI_OSC = 12\n};\n\n#define NI_RTSI_OUTPUT_RTSI_BRD(x)\t(NI_RTSI_OUTPUT_RTSI_BRD_0 + (x))\n\n \nenum ni_pfi_routing {\n\tNI_PFI_OUTPUT_PFI_DEFAULT = 0,\n\tNI_PFI_OUTPUT_AI_START1 = 1,\n\tNI_PFI_OUTPUT_AI_START2 = 2,\n\tNI_PFI_OUTPUT_AI_CONVERT = 3,\n\tNI_PFI_OUTPUT_G_SRC1 = 4,\n\tNI_PFI_OUTPUT_G_GATE1 = 5,\n\tNI_PFI_OUTPUT_AO_UPDATE_N = 6,\n\tNI_PFI_OUTPUT_AO_START1 = 7,\n\tNI_PFI_OUTPUT_AI_START_PULSE = 8,\n\tNI_PFI_OUTPUT_G_SRC0 = 9,\n\tNI_PFI_OUTPUT_G_GATE0 = 10,\n\tNI_PFI_OUTPUT_EXT_STROBE = 11,\n\tNI_PFI_OUTPUT_AI_EXT_MUX_CLK = 12,\n\tNI_PFI_OUTPUT_GOUT0 = 13,\n\tNI_PFI_OUTPUT_GOUT1 = 14,\n\tNI_PFI_OUTPUT_FREQ_OUT = 15,\n\tNI_PFI_OUTPUT_PFI_DO = 16,\n\tNI_PFI_OUTPUT_I_ATRIG = 17,\n\tNI_PFI_OUTPUT_RTSI0 = 18,\n\tNI_PFI_OUTPUT_PXI_STAR_TRIGGER_IN = 26,\n\tNI_PFI_OUTPUT_SCXI_TRIG1 = 27,\n\tNI_PFI_OUTPUT_DIO_CHANGE_DETECT_RTSI = 28,\n\tNI_PFI_OUTPUT_CDI_SAMPLE = 29,\n\tNI_PFI_OUTPUT_CDO_UPDATE = 30\n};\n\n#define NI_PFI_OUTPUT_RTSI(x)\t\t(NI_PFI_OUTPUT_RTSI0 + (x))\n\n \nenum ni_660x_pfi_routing {\n\tNI_660X_PFI_OUTPUT_COUNTER = 1,\t \n\tNI_660X_PFI_OUTPUT_DIO = 2,\t \n};\n\n \n#define NI_EXT_PFI(x)\t\t\t(NI_USUAL_PFI_SELECT(x) - 1)\n#define NI_EXT_RTSI(x)\t\t\t(NI_USUAL_RTSI_SELECT(x) - 1)\n\n \nenum ni_m_series_cdio_scan_begin_src {\n\tNI_CDIO_SCAN_BEGIN_SRC_GROUND = 0,\n\tNI_CDIO_SCAN_BEGIN_SRC_AI_START = 18,\n\tNI_CDIO_SCAN_BEGIN_SRC_AI_CONVERT = 19,\n\tNI_CDIO_SCAN_BEGIN_SRC_PXI_STAR_TRIGGER = 20,\n\tNI_CDIO_SCAN_BEGIN_SRC_G0_OUT = 28,\n\tNI_CDIO_SCAN_BEGIN_SRC_G1_OUT = 29,\n\tNI_CDIO_SCAN_BEGIN_SRC_ANALOG_TRIGGER = 30,\n\tNI_CDIO_SCAN_BEGIN_SRC_AO_UPDATE = 31,\n\tNI_CDIO_SCAN_BEGIN_SRC_FREQ_OUT = 32,\n\tNI_CDIO_SCAN_BEGIN_SRC_DIO_CHANGE_DETECT_IRQ = 33\n};\n\n#define NI_CDIO_SCAN_BEGIN_SRC_PFI(x)\tNI_USUAL_PFI_SELECT(x)\n#define NI_CDIO_SCAN_BEGIN_SRC_RTSI(x)\tNI_USUAL_RTSI_SELECT(x)\n\n \n#define NI_AO_SCAN_BEGIN_SRC_PFI(x)\tNI_USUAL_PFI_SELECT(x)\n#define NI_AO_SCAN_BEGIN_SRC_RTSI(x)\tNI_USUAL_RTSI_SELECT(x)\n\n \nenum ni_freq_out_clock_source_bits {\n\tNI_FREQ_OUT_TIMEBASE_1_DIV_2_CLOCK_SRC,\t \n\tNI_FREQ_OUT_TIMEBASE_2_CLOCK_SRC\t \n};\n\n \nenum amplc_dio_clock_source {\n\t \n\tAMPLC_DIO_CLK_CLKN,\n\tAMPLC_DIO_CLK_10MHZ,\t \n\tAMPLC_DIO_CLK_1MHZ,\t \n\tAMPLC_DIO_CLK_100KHZ,\t \n\tAMPLC_DIO_CLK_10KHZ,\t \n\tAMPLC_DIO_CLK_1KHZ,\t \n\t \n\tAMPLC_DIO_CLK_OUTNM1,\n\tAMPLC_DIO_CLK_EXT,\t \n\t \n\tAMPLC_DIO_CLK_VCC,\t \n\tAMPLC_DIO_CLK_GND,\t \n\tAMPLC_DIO_CLK_PAT_PRESENT,  \n\tAMPLC_DIO_CLK_20MHZ\t \n};\n\n \nenum amplc_dio_ts_clock_src {\n\tAMPLC_DIO_TS_CLK_1GHZ,\t \n\tAMPLC_DIO_TS_CLK_1MHZ,\t \n\tAMPLC_DIO_TS_CLK_1KHZ\t \n};\n\n \nenum amplc_dio_gate_source {\n\tAMPLC_DIO_GAT_VCC,\t \n\tAMPLC_DIO_GAT_GND,\t \n\tAMPLC_DIO_GAT_GATN,\t \n\t \n\tAMPLC_DIO_GAT_NOUTNM2,\n\tAMPLC_DIO_GAT_RESERVED4,\n\tAMPLC_DIO_GAT_RESERVED5,\n\tAMPLC_DIO_GAT_RESERVED6,\n\tAMPLC_DIO_GAT_RESERVED7,\n\t \n\tAMPLC_DIO_GAT_NGATN = 6,  \n\t \n\tAMPLC_DIO_GAT_OUTNM2,\n\tAMPLC_DIO_GAT_PAT_PRESENT,  \n\tAMPLC_DIO_GAT_PAT_OCCURRED,  \n\tAMPLC_DIO_GAT_PAT_GONE,\t \n\tAMPLC_DIO_GAT_NPAT_PRESENT,  \n\tAMPLC_DIO_GAT_NPAT_OCCURRED,  \n\tAMPLC_DIO_GAT_NPAT_GONE\t \n};\n\n \nenum ke_counter_clock_source {\n\tKE_CLK_20MHZ,\t \n\tKE_CLK_4MHZ,\t \n\tKE_CLK_EXT\t \n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}