// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2018 PHYTEC Messtechnik GmbH
 * Author: Martin Podolszki <m.podolszki@phytec.de>
 */

#include <dt-bindings/leds/leds-pca9532.h>

/ {
	aliases {
		rtc0 = &i2c_rtc;
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		power-supply = <&reg_lcd_3v3>;
		pwms = <&pwm1 0 5000000>;
		status = "okay";
	};

	csi_deserializer0: csi_deserializer0 {
		compatible = "ti,scan921226h";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_cam0switch>;
		status = "okay";

		enable-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
		npwrdn-gpios = <&gpio3 9 GPIO_ACTIVE_HIGH>;

		#address-cells = <1>;
		#size-cells = <0>;

		/* serial sink interface */
		port@0 {
			reg = <0>;

			des0_in: endpoint {
			};
		};

		/* parallel source interface */
		port@1 {
			reg = <1>;

			des0_out: endpoint {
			};
		};
	};

	csi_deserializer1: csi_deserializer1 {
		compatible = "ti,scan921226h";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_cam1switch>;
		status = "okay";

		enable-gpios = <&gpio3 10 GPIO_ACTIVE_HIGH>;
		npwrdn-gpios = <&gpio3 8 GPIO_ACTIVE_HIGH>;

		#address-cells = <1>;
		#size-cells = <0>;

		/* serial sink interface */
		port@0 {
			reg = <0>;

			des1_in: endpoint {
			};
		};

		/* parallel source interface */
		port@1 {
			reg = <1>;

			des1_out: endpoint {
			};
		};
	};

	panel {
		compatible = "auo,g104sn02";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_panel_en>;
		power-supply = <&reg_panel>;
		enable-gpios = <&gpio1 30 GPIO_ACTIVE_LOW>;
		backlight = <&backlight>;

		port {
			panel_in: endpoint {
				remote-endpoint = <&lvds0_out>;
			};
		};
	};

	reg_vcc_cam0: regulator-cam0 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_cam0";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
	};

	reg_vcc_cam1: regulator-cam1 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_cam1";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
	};

	reg_flexcan1: regulator-flexcan1 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_flexcan1_en>;
		compatible = "regulator-fixed";
		regulator-name = "flexcan1";
		regulator-min-microvolt = <1500000>;
		regulator-max-microvolt = <1500000>;
		gpio = <&gpio1 27 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_lcd_3v3: regulator-lcd-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "lcd_3v3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-high;
	};

	reg_en_switch: regulator-en-switch {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_en_switch>;
		compatible = "regulator-fixed";
		regulator-name = "Enable Switch";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio3 4 GPIO_ACTIVE_HIGH>;
		regulator-always-on;
		enable-active-high;
	};

	reg_panel: regulator-panel {
		compatible = "regulator-fixed";
		regulator-name = "panel-power-supply";
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
		regulator-always-on;
	};

	reg_pcie: regulator-pcie {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pcie_reg>;
		compatible = "regulator-fixed";
		regulator-name = "mPCIe_1V5";
		regulator-min-microvolt = <1500000>;
		regulator-max-microvolt = <1500000>;
		gpio = <&gpio1 26 GPIO_ACTIVE_HIGH>;
		regulator-always-on;
		enable-active-high;
	};

	reg_usbotg_vbus: regulator-usbotg-vbus {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usbotg_vbus>;
		compatible = "regulator-fixed";
		regulator-name = "usb_otg_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio4 15 GPIO_ACTIVE_HIGH>;
		enable-active-low;
	};
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_flexcan1>;
	status = "disabled";
};

&hdmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmicec>;
	ddc-i2c-bus = <&i2c2>;
	status = "disabled";
};

&i2c1 {

	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	clock-frequency = <100000>;
	status = "disabled";

	stmpe: touchctrl@44 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_stmpe>;
		compatible = "st,stmpe811";
		reg = <0x44>;
		interrupts = <12 IRQ_TYPE_NONE>;
		interrupt-parent = <&gpio7>;
		status = "disabled";

		stmpe_touchscreen {
			compatible = "st,stmpe-ts";
			st,sample-time = <4>;
			st,mod-12b = <1>;
			st,ref-sel = <0>;
			st,adc-freq = <1>;
			st,ave-ctrl = <1>;
			st,touch-det-delay = <2>;
			st,settling = <2>;
			st,fraction-z = <7>;
			st,i-drive = <1>;
		};
	};

	pca9533: leddimmer@62 {
		compatible = "nxp,pca9533";
		reg = <0x62>;
		status = "disabled";

		led-red {
			label = "red:user1";
			type = <PCA9532_TYPE_LED>;
			linux,default-trigger = "none";
		};

		led-green {
			label = "green:user2";
			type = <PCA9532_TYPE_LED>;
			linux,default-trigger = "none";
		};

		led-blue {
			label = "blue:user3";
			type = <PCA9532_TYPE_LED>;
			linux,default-trigger = "mmc0";
			default-state = "on";
		};
        };

	i2c_rtc: rtc@68 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rtc_int>;
		compatible = "mc,rv4162";
		reg = <0x68>;
		interrupt-parent = <&gpio7>;
		interrupts = <8 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

	/* VM-011 CSI0 */
	mt9p031_0: mt9p031_0@48 {
		compatible = "aptina,mt9p031";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;
		reg = <0x48>;
		status = "disabled";

		vdd-supply = <&reg_vcc_cam0>;
		vdd_io-supply = <&reg_vcc_cam0>;
		vaa-supply = <&reg_vcc_cam0>;

		clocks = <&clks IMX6QDL_CLK_CKO1>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO1_SEL>,
			<&clks IMX6QDL_CLK_CKO>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <216000000>;

		port {
			mt9p031_ep0: endpoint {
				remote-endpoint = <
					&ipu1_csi0_mux_from_parallel_sensor
				>;
				input-clock-frequency = <54000000>;
				pixel-clock-frequency = <54000000>;
				bus-width = <8>;
				hsync-active = <1>;
				vsync-active = <1>;
				pclk-sample = <1>;
			};
		};
	};

	/* VM-010 CSI0 */
	mt9v024_0: mt9v024_0@48 {
		compatible = "aptina,mt9v024";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;
		reg = <0x48>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO1>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO1_SEL>,
			<&clks IMX6QDL_CLK_CKO>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <216000000>;

		port {
			mt9v024_ep0_0: endpoint {
				remote-endpoint = <
					&ipu1_csi0_mux_from_parallel_sensor
				>;
				link-frequencies = /bits/ 64 <27000000>;
				bus-width = <8>;
				hsync-active = <1>;
				vsync-active = <1>;
			};
		};
        };

	/* VM-009 CSI0 */
	mt9m111_0: mt9m111_0@48 {
		compatible = "micron,mt9m111";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;
		reg = <0x48>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO>;
		clock-names = "mclk";
		phytec,invert-pixclk;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO1_SEL>,
			<&clks IMX6QDL_CLK_CKO>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;


		assigned-clock-parents =
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <216000000>, <54000000>;

		port {
			mt9m111_ep0: endpoint {
				remote-endpoint = <
					&ipu1_csi0_mux_from_parallel_sensor
				>;
				bus-width = <8>;
				hsync-active = <1>;
				vsync-active = <1>;
			};
		};
	};

	/* VM-012 CSI0 */
	vm012_0: vm012_0@48 {
		compatible = "phytec,vm012m";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;
		reg = <0x48>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO1>;
		sysclk = <54000000>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO1_SEL>,
			<&clks IMX6QDL_CLK_CKO>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <216000000>;

		port {
			vm012_ep0: endpoint {
				remote-endpoint = <
					&ipu1_csi0_mux_from_parallel_sensor
				>;
				/* HACK: set some attribute; else BT.656 mode
				will be assumed silently */
				hsync-active = <1>;
				vsync-active = <1>;
				bus-width = <10>;
			};
		};
	};

	/* VM-050 CSI0 */
	vm050_0: vm050_0@4a {
		#gpio-cells = <2>;
		compatible = "phytec,vm050";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;

		reg = <0x4a>;
		status = "disabled";

		port {
			vm050_ep0: endpoint {
				/* HACK: set some attribute; else BT.656 mode
				will be assumed silently */
				hsync-active = <1>;
				bus-width = <8>;
				remote-endpoint = <&ipu1_csi0_mux_from_parallel_sensor>;
			};
		};
	};

	/* VM-011 CSI1 */
	mt9p031_1: mt9p031_1@48 {
		compatible = "aptina,mt9p031";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam1data
			&pinctrl_cam1clk
		>;
		reg = <0x48>;
		status = "disabled";

		vdd-supply = <&reg_vcc_cam1>;
		vdd_io-supply = <&reg_vcc_cam1>;
		vaa-supply = <&reg_vcc_cam1>;

		clocks = <&clks IMX6QDL_CLK_CKO2>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO2_SEL>,
			<&clks IMX6QDL_CLK_ESAI_SEL>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_ESAI_EXTAL>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_ESAI_EXTAL>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-rates = <0>, <0>, <216000000>, <54000000>;

		port {
			mt9p031_ep1: endpoint {
				remote-endpoint = <
					&ipu2_csi1_mux_from_parallel_sensor
				>;
				input-clock-frequency = <54000000>;
				pixel-clock-frequency = <54000000>;
				bus-width = <8>;
				hsync-active = <1>;
				vsync-active = <1>;
				pclk-sample = <1>;
			};
		};
	};

	/* VM-010 CSI1*/
	mt9v024_1: mt9v024_1@48 {
		compatible = "aptina,mt9v024";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam1data
			&pinctrl_cam1clk
		>;
		reg = <0x48>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO2>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO2_SEL>,
			<&clks IMX6QDL_CLK_ESAI_SEL>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_ESAI_EXTAL>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_ESAI_EXTAL>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-rates = <0>, <0>, <216000000>, <54000000>;

		port {
			mt9v024_ep1_0: endpoint {
				remote-endpoint = <
					&ipu2_csi1_mux_from_parallel_sensor
				>;
				link-frequencies = /bits/ 64 <27000000>;
				bus-width = <8>;
				hsync-active = <1>;
				vsync-active = <1>;
			};
		};
        };

	/* VM-009 CSI1 */
	mt9m111_1: mt9m111_1@48 {
		compatible = "micron,mt9m111";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam1data
			&pinctrl_cam1clk
		>;
		reg = <0x48>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO2>;
		clock-names = "mclk";
		phytec,invert-pixclk;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO2_SEL>,
			<&clks IMX6QDL_CLK_ESAI_SEL>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_ESAI_EXTAL>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_ESAI_EXTAL>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-rates = <0>, <0>, <216000000>, <54000000>;

		port {
			mt9m111_ep1: endpoint {
				remote-endpoint = <
					&ipu2_csi1_mux_from_parallel_sensor
				>;
				bus-width = <8>;
				hsync-active = <1>;
				vsync-active = <1>;
			};
		};
	};

	/* VM-012 CSI1 */
	vm012_1: vm012_1@48 {
		compatible = "phytec,vm012m";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam1data
			&pinctrl_cam1clk
		>;
		reg = <0x48>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO2>;
		sysclk = <54000000>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO2_SEL>,
			<&clks IMX6QDL_CLK_ESAI_SEL>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_ESAI_EXTAL>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_ESAI_EXTAL>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-rates = <0>, <0>, <216000000>, <216000000>;

		port {
			vm012_ep1: endpoint {
				remote-endpoint = <
					&ipu2_csi1_mux_from_parallel_sensor
				>;
				/* HACK: set some attribute; else BT.656 mode
				will be assumed silently */
				hsync-active = <1>;
				vsync-active = <1>;
				bus-width = <10>;
			};
		};
	};

	/* VM-050 CSI1 */
	vm050_1: vm050_1@4e {
		#gpio-cells = <2>;
		compatible = "phytec,vm050";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam1data
			&pinctrl_cam1clk
		>;

		reg = <0x4e>;
		status = "disabled";

		port {
			vm050_ep1: endpoint {
				/* HACK: set some attribute; else BT.656 mode
				will be assumed silently */
				hsync-active = <1>;
				bus-width = <8>;
				remote-endpoint = <&ipu2_csi1_mux_from_parallel_sensor>;
			};
		};
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	clock-frequency = <100000>;
	status = "disabled";
};

&iomuxc {
	pinctrl_cam0clk: cam0clkgrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_0__CCM_CLKO1		0xb9
			>;
	};

	pinctrl_cam0data: cam0datagrp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08	0x1b0b0
			MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09	0x1b0b0
			MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10	0x1b0b0
			MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11	0x1b0b0
			MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 0x1b0b0
			MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 0x1b0b0
			MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 0x1b0b0
			MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 0x1b0b0
			MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 0x1b0b0
			MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x1b0b0
			MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x1b0b0
			MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x1b0b0
			MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC   0x1b0b0
			MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x4001b0b0
			MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC  0x1b0b0
		>;
	};

	pinctrl_cam0switch: cam0switchgrp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x20b0
			MX6QDL_PAD_EIM_DA9__GPIO3_IO09		0x4000a0b0
		>;
	};

	pinctrl_cam1clk: cam1clkgrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_3__CCM_CLKO2		0xb9
		>;
	};

	pinctrl_cam1data: cam1datagrp {
		fsl,pins = <
			MX6QDL_PAD_EIM_DA1__IPU2_CSI1_DATA08	0xb0b1
			MX6QDL_PAD_EIM_DA0__IPU2_CSI1_DATA09	0xb0b1
			MX6QDL_PAD_EIM_D22__IPU2_CSI1_DATA10	0xb0b1
			MX6QDL_PAD_EIM_EB0__IPU2_CSI1_DATA11	0xb0b1
			MX6QDL_PAD_EIM_A17__IPU2_CSI1_DATA12	0xb0b1
			MX6QDL_PAD_EIM_A18__IPU2_CSI1_DATA13	0xb0b1
			MX6QDL_PAD_EIM_A19__IPU2_CSI1_DATA14	0xb0b1
			MX6QDL_PAD_EIM_A20__IPU2_CSI1_DATA15	0xb0b1
			MX6QDL_PAD_EIM_A21__IPU2_CSI1_DATA16	0xb0b1
			MX6QDL_PAD_EIM_A22__IPU2_CSI1_DATA17	0xb0b1
			MX6QDL_PAD_EIM_A23__IPU2_CSI1_DATA18	0xb0b1
			MX6QDL_PAD_EIM_A24__IPU2_CSI1_DATA19	0xb0b1
			MX6QDL_PAD_EIM_DA11__IPU2_CSI1_HSYNC	0xb0b1
			MX6QDL_PAD_EIM_A16__IPU2_CSI1_PIXCLK	0xb0b1
			MX6QDL_PAD_EIM_DA12__IPU2_CSI1_VSYNC	0xb0b1
		>;
	};

	pinctrl_cam1switch: cam1switchgrp {
		fsl,pins = <
			MX6QDL_PAD_EIM_DA10__GPIO3_IO10		0xa0b0
			MX6QDL_PAD_EIM_DA8__GPIO3_IO08		0x4000a0b0
		>;
	};

	pinctrl_en_switch: enswitchgrp {
		fsl,pins = <
			MX6QDL_PAD_EIM_DA4__GPIO3_IO04		0xb0b1
		>;
	};

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_7__FLEXCAN1_TX		0x1b008
			MX6QDL_PAD_GPIO_8__FLEXCAN1_RX		0x1b0b0
		>;
	};

	pinctrl_flexcan1_en: flexcan1engrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0xb0b1
		>;
	};

	pinctrl_hdmicec: hdmicecgrp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE	0x1f8b0
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D21__I2C1_SCL		0x4001b8b1
			MX6QDL_PAD_EIM_D28__I2C1_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
		>;
	};

	pinctrl_panel_en: panelengrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_TXD0__GPIO1_IO30	0xb0b1
		>;
	};

	pinctrl_pcie: pciegrp {
		fsl,pins = <
			MX6QDL_PAD_EIM_OE__GPIO2_IO25		0xb0b1
		>;
	};

	pinctrl_pcie_reg: pcievgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	0xb0b1
		>;
	};

	pinctrl_pwm1: pwm1grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_9__PWM1_OUT		0x1b0b1
		>;
	};

	pinctrl_rtc_int: rtcintgrp {
		fsl,pins = <
			MX6QDL_PAD_SD3_RST__GPIO7_IO08		0x1b0b0
		>;
	};

	pinctrl_stmpe: stmpe {
		fsl,pins = <
			MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x1b0b0
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b088
			MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_EB3__UART3_CTS_B		0x1b0b1
			MX6QDL_PAD_EIM_D23__UART3_RTS_B		0x1b0b1
			MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_usbh1: usbh1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_EB1__GPIO2_IO29		0xb0b1
		>;
	};

	pinctrl_usbotg: usbotggrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
		>;
	};

	pinctrl_usbotg_vbus: usbotg-vbusgrp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x1b0b0
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_CMD__SD1_CMD		0x1b010
			MX6QDL_PAD_SD1_CLK__SD1_CLK		0x1b011
			MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x1b008
			MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x1b008
			MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x1b008
			MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x1b008
			MX6QDL_PAD_EIM_BCLK__GPIO6_IO31		0xb0b1 /* CD */
		>;
	};
};

&ipu1_csi0_mux_from_parallel_sensor {
	remote-endpoint = <&mt9p031_ep0>;
};

&ipu2_csi1_mux_from_parallel_sensor {
	remote-endpoint = <&mt9p031_ep1>;
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "disabled";

		port@4 {
			reg = <4>;

			lvds0_out: endpoint {
				remote-endpoint = <&panel_in>;
			};
		};
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio2 25 GPIO_ACTIVE_HIGH>;
	status = "disabled";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "disabled";
};


&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	status = "disabled";
};

&usbh1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbh1>;
	disable-over-current;
	status = "disabled";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	vbus-supply = <&reg_usbotg_vbus>;
	disable-over-current;
	dr_mode = "otg";
	status = "disabled";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	cd-gpios = <&gpio6 31 GPIO_ACTIVE_LOW>;
	no-1-8-v;
	status = "disabled";
};
