#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561ae4ad2a20 .scope module, "fpa_tb" "fpa_tb" 2 101;
 .timescale 0 0;
v0x561ae4b16f40_0 .net "done", 0 0, v0x561ae4b16550_0;  1 drivers
v0x561ae4b17010_0 .var "ram_addr", 1 0;
v0x561ae4b170e0_0 .net "ram_out", 31 0, v0x561ae4b15a70_0;  1 drivers
E_0x561ae4ae43d0 .event anyedge, v0x561ae4b16550_0;
S_0x561ae4ad2bb0 .scope module, "dut" "fpa" 2 110, 3 42 0, S_0x561ae4ad2a20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ram_addr";
    .port_info 1 /OUTPUT 32 "ram_out";
    .port_info 2 /OUTPUT 1 "done";
P_0x561ae4aee030 .param/l "COMPUTE_START" 0 3 92, C4<0101>;
P_0x561ae4aee070 .param/l "COMPUTE_WAIT" 0 3 93, C4<0110>;
P_0x561ae4aee0b0 .param/l "DONE_STATE" 0 3 95, C4<1000>;
P_0x561ae4aee0f0 .param/l "IDLE" 0 3 87, C4<0000>;
P_0x561ae4aee130 .param/l "READ_OP1_START" 0 3 88, C4<0001>;
P_0x561ae4aee170 .param/l "READ_OP1_WAIT" 0 3 89, C4<0010>;
P_0x561ae4aee1b0 .param/l "READ_OP2_START" 0 3 90, C4<0011>;
P_0x561ae4aee1f0 .param/l "READ_OP2_WAIT" 0 3 91, C4<0100>;
P_0x561ae4aee230 .param/l "WRITE_RAM" 0 3 94, C4<0111>;
v0x561ae4b16200_0 .var "adder_en", 0 0;
v0x561ae4b162d0_0 .net "adder_sum", 31 0, v0x561ae4b15200_0;  1 drivers
v0x561ae4b163c0_0 .var "addr_counter", 1 0;
v0x561ae4b16480_0 .var "clk", 0 0;
v0x561ae4b16550_0 .var "done", 0 0;
v0x561ae4b16640_0 .var "operand_1", 31 0;
v0x561ae4b16700_0 .var "operand_2", 31 0;
v0x561ae4b167d0_0 .var "ram_OE", 0 0;
v0x561ae4b168a0_0 .var "ram_RW", 0 0;
v0x561ae4b16970_0 .net "ram_addr", 1 0, v0x561ae4b17010_0;  1 drivers
v0x561ae4b16a10_0 .net "ram_addr_mux", 1 0, L_0x561ae4b171b0;  1 drivers
v0x561ae4b16ae0_0 .net "ram_out", 31 0, v0x561ae4b15a70_0;  alias, 1 drivers
v0x561ae4b16bb0_0 .var "rom_OE", 0 0;
v0x561ae4b16c80_0 .var "rom_addr", 2 0;
v0x561ae4b16d50_0 .net "rom_out", 31 0, v0x561ae4b160a0_0;  1 drivers
v0x561ae4b16e20_0 .var "state", 3 0;
L_0x561ae4b171b0 .functor MUXZ 2, v0x561ae4b17010_0, v0x561ae4b163c0_0, v0x561ae4b168a0_0, C4<>;
S_0x561ae4acfa60 .scope module, "fp_adder" "adder" 3 78, 2 1 0, S_0x561ae4ad2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_1";
    .port_info 1 /INPUT 32 "operand_2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "sum";
v0x561ae4af2f30_0 .var "aligned_smaller", 24 0;
v0x561ae4b141d0_0 .net "clk", 0 0, v0x561ae4b16480_0;  1 drivers
v0x561ae4b14290_0 .net "en", 0 0, v0x561ae4b16200_0;  1 drivers
v0x561ae4b14330_0 .net "exp_a", 7 0, L_0x561ae4b17540;  1 drivers
v0x561ae4b14410_0 .net "exp_b", 7 0, L_0x561ae4b175e0;  1 drivers
v0x561ae4b14540_0 .var "exp_larger", 7 0;
v0x561ae4b14620_0 .var "exp_result", 7 0;
v0x561ae4b14700_0 .net "frac_a", 22 0, L_0x561ae4b176b0;  1 drivers
v0x561ae4b147e0_0 .var "frac_a_extended", 24 0;
v0x561ae4b148c0_0 .net "frac_b", 22 0, L_0x561ae4b17750;  1 drivers
v0x561ae4b149a0_0 .var "frac_b_extended", 24 0;
v0x561ae4b14a80_0 .var "frac_larger", 24 0;
v0x561ae4b14b60_0 .var "frac_result", 22 0;
v0x561ae4b14c40_0 .var "frac_smaller", 24 0;
v0x561ae4b14d20_0 .net "operand_1", 31 0, v0x561ae4b16640_0;  1 drivers
v0x561ae4b14e00_0 .net "operand_2", 31 0, v0x561ae4b16700_0;  1 drivers
v0x561ae4b14ee0_0 .var "shift_amount", 7 0;
v0x561ae4b14fc0_0 .net "sign_a", 0 0, L_0x561ae4b17360;  1 drivers
v0x561ae4b15080_0 .net "sign_b", 0 0, L_0x561ae4b17450;  1 drivers
v0x561ae4b15140_0 .var "sign_result", 0 0;
v0x561ae4b15200_0 .var "sum", 31 0;
v0x561ae4b152e0_0 .var "sum_fractions", 24 0;
E_0x561ae4ae1b90 .event posedge, v0x561ae4b141d0_0;
L_0x561ae4b17360 .part v0x561ae4b16640_0, 31, 1;
L_0x561ae4b17450 .part v0x561ae4b16700_0, 31, 1;
L_0x561ae4b17540 .part v0x561ae4b16640_0, 23, 8;
L_0x561ae4b175e0 .part v0x561ae4b16700_0, 23, 8;
L_0x561ae4b176b0 .part v0x561ae4b16640_0, 0, 23;
L_0x561ae4b17750 .part v0x561ae4b16700_0, 0, 23;
S_0x561ae4b15460 .scope module, "ram_inst" "ram_4" 3 70, 3 25 0, S_0x561ae4ad2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 1 "RW";
    .port_info 3 /INPUT 1 "OE";
    .port_info 4 /OUTPUT 32 "out";
v0x561ae4b15640_0 .net "OE", 0 0, v0x561ae4b167d0_0;  1 drivers
v0x561ae4b15720_0 .net "RW", 0 0, v0x561ae4b168a0_0;  1 drivers
v0x561ae4b157e0_0 .net "addr", 1 0, L_0x561ae4b171b0;  alias, 1 drivers
v0x561ae4b158a0 .array "data", 0 3, 31 0;
v0x561ae4b15960_0 .net "in", 31 0, v0x561ae4b15200_0;  alias, 1 drivers
v0x561ae4b15a70_0 .var "out", 31 0;
E_0x561ae4ae5b60 .event anyedge, v0x561ae4b15640_0, v0x561ae4b15720_0, v0x561ae4b157e0_0, v0x561ae4b15200_0;
S_0x561ae4b15bd0 .scope module, "rom_inst" "rom_8" 3 64, 3 1 0, S_0x561ae4ad2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /INPUT 1 "OE";
    .port_info 2 /OUTPUT 32 "out";
v0x561ae4b15e40_0 .net "OE", 0 0, v0x561ae4b16bb0_0;  1 drivers
v0x561ae4b15f20_0 .net "addr", 2 0, v0x561ae4b16c80_0;  1 drivers
v0x561ae4b16000 .array "data", 0 7, 31 0;
v0x561ae4b160a0_0 .var "out", 31 0;
E_0x561ae4ab8270 .event anyedge, v0x561ae4b15e40_0, v0x561ae4b15f20_0;
    .scope S_0x561ae4b15bd0;
T_0 ;
    %pushi/vec4 159820648, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ae4b16000, 4, 0;
    %pushi/vec4 272128937, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ae4b16000, 4, 0;
    %pushi/vec4 1065353216, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ae4b16000, 4, 0;
    %pushi/vec4 1011129254, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ae4b16000, 4, 0;
    %pushi/vec4 1077936128, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ae4b16000, 4, 0;
    %pushi/vec4 1092616192, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ae4b16000, 4, 0;
    %pushi/vec4 1050673152, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ae4b16000, 4, 0;
    %pushi/vec4 1063256064, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561ae4b16000, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x561ae4b15bd0;
T_1 ;
    %wait E_0x561ae4ab8270;
    %load/vec4 v0x561ae4b15e40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x561ae4b15f20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561ae4b16000, 4;
    %store/vec4 v0x561ae4b160a0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x561ae4b160a0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561ae4b15460;
T_2 ;
    %wait E_0x561ae4ae5b60;
    %load/vec4 v0x561ae4b15720_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561ae4b15640_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x561ae4b157e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x561ae4b158a0, 4;
    %store/vec4 v0x561ae4b15a70_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x561ae4b15a70_0, 0, 32;
T_2.1 ;
    %load/vec4 v0x561ae4b15720_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x561ae4b15960_0;
    %load/vec4 v0x561ae4b157e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x561ae4b158a0, 4, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561ae4acfa60;
T_3 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x561ae4b15200_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x561ae4acfa60;
T_4 ;
    %wait E_0x561ae4ae1b90;
    %load/vec4 v0x561ae4b14290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x561ae4b14330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x561ae4b14700_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x561ae4b14e00_0;
    %assign/vec4 v0x561ae4b15200_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x561ae4b14410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v0x561ae4b148c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x561ae4b14d20_0;
    %assign/vec4 v0x561ae4b15200_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x561ae4b14330_0;
    %or/r;
    %load/vec4 v0x561ae4b14700_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x561ae4b147e0_0, 0, 25;
    %load/vec4 v0x561ae4b14410_0;
    %or/r;
    %load/vec4 v0x561ae4b148c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x561ae4b149a0_0, 0, 25;
    %load/vec4 v0x561ae4b14410_0;
    %load/vec4 v0x561ae4b14330_0;
    %cmp/u;
    %jmp/0xz  T_4.8, 5;
    %load/vec4 v0x561ae4b14330_0;
    %store/vec4 v0x561ae4b14540_0, 0, 8;
    %load/vec4 v0x561ae4b147e0_0;
    %store/vec4 v0x561ae4b14a80_0, 0, 25;
    %load/vec4 v0x561ae4b149a0_0;
    %store/vec4 v0x561ae4b14c40_0, 0, 25;
    %load/vec4 v0x561ae4b14330_0;
    %load/vec4 v0x561ae4b14410_0;
    %sub;
    %store/vec4 v0x561ae4b14ee0_0, 0, 8;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x561ae4b14410_0;
    %store/vec4 v0x561ae4b14540_0, 0, 8;
    %load/vec4 v0x561ae4b149a0_0;
    %store/vec4 v0x561ae4b14a80_0, 0, 25;
    %load/vec4 v0x561ae4b147e0_0;
    %store/vec4 v0x561ae4b14c40_0, 0, 25;
    %load/vec4 v0x561ae4b14410_0;
    %load/vec4 v0x561ae4b14330_0;
    %sub;
    %store/vec4 v0x561ae4b14ee0_0, 0, 8;
T_4.9 ;
    %load/vec4 v0x561ae4b14c40_0;
    %ix/getv 4, v0x561ae4b14ee0_0;
    %shiftr 4;
    %store/vec4 v0x561ae4af2f30_0, 0, 25;
    %load/vec4 v0x561ae4b14fc0_0;
    %load/vec4 v0x561ae4b15080_0;
    %cmp/e;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x561ae4b14a80_0;
    %load/vec4 v0x561ae4af2f30_0;
    %add;
    %store/vec4 v0x561ae4b152e0_0, 0, 25;
    %load/vec4 v0x561ae4b14fc0_0;
    %store/vec4 v0x561ae4b15140_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x561ae4af2f30_0;
    %load/vec4 v0x561ae4b14a80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v0x561ae4b14a80_0;
    %load/vec4 v0x561ae4af2f30_0;
    %sub;
    %store/vec4 v0x561ae4b152e0_0, 0, 25;
    %load/vec4 v0x561ae4b14410_0;
    %load/vec4 v0x561ae4b14330_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.14, 8;
    %load/vec4 v0x561ae4b14fc0_0;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %load/vec4 v0x561ae4b15080_0;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x561ae4b15140_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x561ae4af2f30_0;
    %load/vec4 v0x561ae4b14a80_0;
    %sub;
    %store/vec4 v0x561ae4b152e0_0, 0, 25;
    %load/vec4 v0x561ae4b14410_0;
    %load/vec4 v0x561ae4b14330_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.16, 8;
    %load/vec4 v0x561ae4b14fc0_0;
    %inv;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x561ae4b15080_0;
    %inv;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x561ae4b15140_0, 0, 1;
T_4.13 ;
T_4.11 ;
    %load/vec4 v0x561ae4b14540_0;
    %store/vec4 v0x561ae4b14620_0, 0, 8;
    %load/vec4 v0x561ae4b152e0_0;
    %parti/s 23, 1, 2;
    %store/vec4 v0x561ae4b14b60_0, 0, 23;
    %load/vec4 v0x561ae4b152e0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0x561ae4b152e0_0;
    %parti/s 23, 2, 3;
    %store/vec4 v0x561ae4b14b60_0, 0, 23;
    %load/vec4 v0x561ae4b14620_0;
    %addi 1, 0, 8;
    %store/vec4 v0x561ae4b14620_0, 0, 8;
T_4.18 ;
    %load/vec4 v0x561ae4b152e0_0;
    %parti/s 23, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561ae4b14620_0, 0, 8;
T_4.20 ;
    %load/vec4 v0x561ae4b15140_0;
    %load/vec4 v0x561ae4b14620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561ae4b14b60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561ae4b15200_0, 0, 32;
T_4.6 ;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561ae4ad2bb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561ae4b16480_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x561ae4ad2bb0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x561ae4b16480_0;
    %inv;
    %store/vec4 v0x561ae4b16480_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561ae4ad2bb0;
T_7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561ae4b16c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561ae4b163c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b16bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b168a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b167d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b16200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b16550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561ae4b16640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561ae4b16700_0, 0;
    %end;
    .thread T_7;
    .scope S_0x561ae4ad2bb0;
T_8 ;
    %wait E_0x561ae4ae1b90;
    %load/vec4 v0x561ae4b16e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %jmp T_8.10;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561ae4b16c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561ae4b163c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561ae4b16bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b168a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b167d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b16200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b16550_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %jmp T_8.10;
T_8.1 ;
    %load/vec4 v0x561ae4b163c0_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b16c80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %jmp T_8.10;
T_8.2 ;
    %load/vec4 v0x561ae4b16d50_0;
    %assign/vec4 v0x561ae4b16640_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %jmp T_8.10;
T_8.3 ;
    %load/vec4 v0x561ae4b163c0_0;
    %concati/vec4 0, 0, 1;
    %addi 1, 0, 3;
    %assign/vec4 v0x561ae4b16c80_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x561ae4b16d50_0;
    %assign/vec4 v0x561ae4b16700_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561ae4b16200_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b16200_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561ae4b168a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b167d0_0, 0;
    %load/vec4 v0x561ae4b163c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x561ae4b163c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x561ae4b163c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
T_8.12 ;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561ae4b168a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561ae4b167d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561ae4b16550_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561ae4b16e20_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561ae4ad2a20;
T_9 ;
    %vpi_call 2 118 "$monitor", "Time=%0t | State=%0d | rom_addr=%0d | ram_addr=%0d | op1=%h | op2=%h | sum=%h | done=%b", $time, v0x561ae4b16e20_0, v0x561ae4b16c80_0, v0x561ae4b16a10_0, v0x561ae4b16640_0, v0x561ae4b16700_0, v0x561ae4b162d0_0, v0x561ae4b16f40_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x561ae4ad2a20;
T_10 ;
    %vpi_call 2 125 "$dumpfile", "fpa_tb.vcd" {0 0 0};
    %vpi_call 2 126 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561ae4ad2a20 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561ae4b17010_0, 0, 2;
T_10.0 ;
    %load/vec4 v0x561ae4b16f40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.1, 6;
    %wait E_0x561ae4ae43d0;
    %jmp T_10.0;
T_10.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561ae4b17010_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 138 "$display", "RAM[0] = %h", v0x561ae4b170e0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561ae4b17010_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 142 "$display", "RAM[1] = %h", v0x561ae4b170e0_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561ae4b17010_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 146 "$display", "RAM[2] = %h", v0x561ae4b170e0_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561ae4b17010_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 150 "$display", "RAM[3] = %h", v0x561ae4b170e0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 153 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fpa_tb.v";
    "fpa.v";
