//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Sat Oct 26 17:51:47 2019
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\support.vhd "
// file 10 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\iram512x9_rtl.vhd "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\misc.vhd "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd "
// file 13 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 14 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x16_rtl.vhd "
// file 15 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x8_rtl.vhd "
// file 16 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\components.vhd "
// file 17 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\corei2c\7.2.101\rtl\vhdl\core\corei2creal.vhd "
// file 18 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 19 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 20 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 21 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd "
// file 22 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\timer.vhd "
// file 23 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 24 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\acmtable.vhd "
// file 25 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructnvm_bb.vhd "
// file 26 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructram.vhd "
// file 27 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\textio.vhd "
// file 28 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\debugblk.vhd "
// file 29 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd "
// file 30 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ramblocks.vhd "
// file 31 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd "
// file 32 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0.vhd "
// file 33 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\corei2c_c0\corei2c_c0_0\rtl\vhdl\core\corei2c.vhd "
// file 34 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\corei2c_c0\corei2c_c0.vhd "
// file 35 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 36 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreapb3_c0\coreapb3_c0.vhd "
// file 37 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\fccc_c0\fccc_c0.vhd "
// file 38 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd "
// file 39 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.vhd "
// file 40 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\osc_c0\osc_c0.vhd "
// file 41 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\blinking_system\blinking_system.vhd "
// file 42 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 43 "\c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\designer\blinking_system\synthesis.fdc "

`timescale 100 ps/100 ps
module COREABC_C0_COREABC_C0_0_RAM128X8 (
  COREABC_C0_0_APB3master_PWDATA_0,
  RAMWDATA,
  RAMADDR,
  RADDR_0,
  RD_r0c0,
  WEN_r0c0,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0
)
;
input COREABC_C0_0_APB3master_PWDATA_0 ;
input [6:0] RAMWDATA ;
input [6:0] RAMADDR ;
input RADDR_0 ;
output [7:0] RD_r0c0 ;
input WEN_r0c0 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PWDATA_0 ;
wire RADDR_0 ;
wire WEN_r0c0 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT;
wire U_RAM64x18_BUSY ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r0c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT[17:0]),
	.BUSY(U_RAM64x18_BUSY),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(COREABC_C0_0_PRESETN),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR[6:1], RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA_0, RAMWDATA[6:0]}),
	.C_WEN(WEN_r0c0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8 */

module COREABC_C0_COREABC_C0_0_RAM128X8_0 (
  COREABC_C0_0_APB3master_PWDATA_0,
  RAMWDATA,
  RAMADDR,
  RADDR_0,
  RD_r1c0,
  WEN_r1c0,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0
)
;
input COREABC_C0_0_APB3master_PWDATA_0 ;
input [6:0] RAMWDATA ;
input [6:0] RAMADDR ;
input RADDR_0 ;
output [7:0] RD_r1c0 ;
input WEN_r1c0 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PWDATA_0 ;
wire RADDR_0 ;
wire WEN_r1c0 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT_0;
wire U_RAM64x18_BUSY_0 ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r1c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT_0[17:0]),
	.BUSY(U_RAM64x18_BUSY_0),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(COREABC_C0_0_PRESETN),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR[6:1], RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA_0, RAMWDATA[6:0]}),
	.C_WEN(WEN_r1c0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8_0 */

module COREABC_C0_COREABC_C0_0_RAMBLOCKS (
  RAMADDR,
  RAMWDATA,
  COREABC_C0_0_APB3master_PWDATA_0,
  RAMRDATA,
  RAMADDR_i_0,
  COREABC_C0_0_PRESETN,
  STBRAM,
  FCCC_C0_0_GL0
)
;
input [6:0] RAMADDR ;
input [6:0] RAMWDATA ;
input COREABC_C0_0_APB3master_PWDATA_0 ;
output [7:0] RAMRDATA ;
input RAMADDR_i_0 ;
input COREABC_C0_0_PRESETN ;
input STBRAM ;
input FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PWDATA_0 ;
wire RAMADDR_i_0 ;
wire COREABC_C0_0_PRESETN ;
wire STBRAM ;
wire FCCC_C0_0_GL0 ;
wire [7:0] RD_r0c0;
wire [7:0] RD_r1c0;
wire [0:0] RADDR;
wire ADDR7_q_Z ;
wire VCC ;
wire GND ;
wire WEN_r0c0_Z ;
wire WEN_r1c0_Z ;
// @30:310
  SLE ADDR7_q (
	.Q(ADDR7_q_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RAMADDR_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:318
  CFG3 \RD[7]  (
	.A(RD_r0c0[7]),
	.B(ADDR7_q_Z),
	.C(RD_r1c0[7]),
	.Y(RAMRDATA[7])
);
defparam \RD[7] .INIT=8'hE2;
// @30:318
  CFG3 \RD[2]  (
	.A(RD_r0c0[2]),
	.B(ADDR7_q_Z),
	.C(RD_r1c0[2]),
	.Y(RAMRDATA[2])
);
defparam \RD[2] .INIT=8'hE2;
// @30:318
  CFG3 \RD[6]  (
	.A(RD_r0c0[6]),
	.B(ADDR7_q_Z),
	.C(RD_r1c0[6]),
	.Y(RAMRDATA[6])
);
defparam \RD[6] .INIT=8'hE2;
// @30:318
  CFG3 \RD[5]  (
	.A(RD_r0c0[5]),
	.B(ADDR7_q_Z),
	.C(RD_r1c0[5]),
	.Y(RAMRDATA[5])
);
defparam \RD[5] .INIT=8'hE2;
// @30:318
  CFG3 \RD[4]  (
	.A(RD_r0c0[4]),
	.B(ADDR7_q_Z),
	.C(RD_r1c0[4]),
	.Y(RAMRDATA[4])
);
defparam \RD[4] .INIT=8'hE2;
// @30:318
  CFG3 \RD[3]  (
	.A(RD_r0c0[3]),
	.B(ADDR7_q_Z),
	.C(RD_r1c0[3]),
	.Y(RAMRDATA[3])
);
defparam \RD[3] .INIT=8'hE2;
// @30:318
  CFG3 \RD[1]  (
	.A(RD_r0c0[1]),
	.B(ADDR7_q_Z),
	.C(RD_r1c0[1]),
	.Y(RAMRDATA[1])
);
defparam \RD[1] .INIT=8'hE2;
// @30:318
  CFG3 \RD[0]  (
	.A(RD_r0c0[0]),
	.B(ADDR7_q_Z),
	.C(RD_r1c0[0]),
	.Y(RAMRDATA[0])
);
defparam \RD[0] .INIT=8'hE2;
// @30:299
  CFG2 WEN_r0c0 (
	.A(RAMADDR_i_0),
	.B(STBRAM),
	.Y(WEN_r0c0_Z)
);
defparam WEN_r0c0.INIT=4'h4;
// @30:299
  CFG2 WEN_r1c0 (
	.A(RAMADDR_i_0),
	.B(STBRAM),
	.Y(WEN_r1c0_Z)
);
defparam WEN_r1c0.INIT=4'h8;
// @30:294
  CFG2 \RADDR[0]  (
	.A(RAMADDR[0]),
	.B(STBRAM),
	.Y(RADDR[0])
);
defparam \RADDR[0] .INIT=4'h6;
// @30:325
  COREABC_C0_COREABC_C0_0_RAM128X8 \UG4.UR8.ram_r0c0  (
	.COREABC_C0_0_APB3master_PWDATA_0(COREABC_C0_0_APB3master_PWDATA_0),
	.RAMWDATA(RAMWDATA[6:0]),
	.RAMADDR(RAMADDR[6:0]),
	.RADDR_0(RADDR[0]),
	.RD_r0c0(RD_r0c0[7:0]),
	.WEN_r0c0(WEN_r0c0_Z),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @30:336
  COREABC_C0_COREABC_C0_0_RAM128X8_0 \UG4.UR8.ram_r1c0  (
	.COREABC_C0_0_APB3master_PWDATA_0(COREABC_C0_0_APB3master_PWDATA_0),
	.RAMWDATA(RAMWDATA[6:0]),
	.RAMADDR(RAMADDR[6:0]),
	.RADDR_0(RADDR[0]),
	.RD_r1c0(RD_r1c0[7:0]),
	.WEN_r1c0(WEN_r1c0_Z),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAMBLOCKS */

module COREABC_C0_COREABC_C0_0_INSTRUCTIONS (
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0,
  INS_0_dreg_RNI84SB_0,
  SMADDR,
  COREABC_C0_0_APB3master_PADDR,
  INSTR_SCMD,
  INSTR_CMD,
  INSTR_DATA,
  accum_next8_i,
  un11_pwrite_0_0_0,
  FCCC_C0_0_GL0
)
;
output CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
output INS_0_dreg_RNI84SB_0 ;
input [6:0] SMADDR ;
output [9:0] COREABC_C0_0_APB3master_PADDR ;
output [1:0] INSTR_SCMD ;
output [2:0] INSTR_CMD ;
output [7:0] INSTR_DATA ;
output accum_next8_i ;
input un11_pwrite_0_0_0 ;
input FCCC_C0_0_GL0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
wire INS_0_dreg_RNI84SB_0 ;
wire accum_next8_i ;
wire un11_pwrite_0_0_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire m261_2_1 ;
wire GND ;
wire m270 ;
wire m280_2_1 ;
wire m289_1_0_wmux_0_Y ;
wire m301_2_1 ;
wire m309_2_1 ;
wire m316_2_1 ;
wire m189_1_0_wmux_0_Y ;
wire m201 ;
wire m210 ;
wire m218 ;
wire m226 ;
wire m246_2_1 ;
wire m32_1_0_wmux_0_Y ;
wire m56 ;
wire m79_1_0_wmux_0_Y ;
wire m100 ;
wire m117 ;
wire N_134_i ;
wire m143 ;
wire m160_1_0_wmux_0_Y ;
wire m176 ;
wire m309_1_0_0_co1 ;
wire m309_1_0_0_wmux_0_S ;
wire m309_1_0_0_wmux_0_Y ;
wire N_259_i ;
wire m298 ;
wire m309_1_0_0_y0 ;
wire m309_1_0_0_co0 ;
wire m309_1_0_0_wmux_S ;
wire m265 ;
wire m256 ;
wire m146_1_2_0_co1 ;
wire m146_1_2_0_wmux_0_S ;
wire m146_1_2_0_wmux_0_Y ;
wire m72 ;
wire m88 ;
wire m146_1_2_0_y0 ;
wire m146_1_2_0_co0 ;
wire m146_1_2_0_wmux_S ;
wire m27 ;
wire m59 ;
wire m180_2_1_1_1_co1 ;
wire m180_2_1_1_wmux_0_S ;
wire m180_2_1_1_wmux_0_Y ;
wire m165 ;
wire m180_2_1_1_1_y0 ;
wire m180_2_1_1_1_co0 ;
wire m180_2_1_1_1_wmux_S ;
wire m180_1 ;
wire m134 ;
wire m316_1_0_0_co1 ;
wire m316_1_0_0_wmux_0_S ;
wire m316_1_0_0_wmux_0_Y ;
wire m73 ;
wire m316_1_0_0_y0 ;
wire m316_1_0_0_co0 ;
wire m316_1_0_0_wmux_S ;
wire m312 ;
wire m261_1_1_co1 ;
wire m261_1_1_wmux_0_S ;
wire m261_1_1_wmux_0_Y ;
wire m253 ;
wire m261_1_1_y0 ;
wire m261_1_1_co0 ;
wire m261_1_1_wmux_S ;
wire N_249_i ;
wire m250 ;
wire m246_1_0_0_co1 ;
wire m246_1_0_0_wmux_0_S ;
wire m246_1_0_0_wmux_0_Y ;
wire N_243_i ;
wire m243 ;
wire m246_1_0_0_y0 ;
wire m246_1_0_0_co0 ;
wire m246_1_0_0_wmux_S ;
wire N_237_i ;
wire i2_mux_0 ;
wire m77_1_0_co1 ;
wire m77_1_0_wmux_0_S ;
wire m77_1_0_wmux_0_Y ;
wire m75 ;
wire m2 ;
wire m77_1_0_y0 ;
wire m77_1_0_co0 ;
wire m77_1_0_wmux_S ;
wire m38_1_0_co1 ;
wire m38_1_0_wmux_0_S ;
wire m38_1_0_wmux_0_Y ;
wire N_2_i ;
wire m3 ;
wire m38_1_0_y0 ;
wire m38_1_0_co0 ;
wire m38_1_0_wmux_S ;
wire N_21_i_i ;
wire m192_1_0_co1 ;
wire m192_1_0_wmux_0_S ;
wire m192_1_0_wmux_0_Y ;
wire m8 ;
wire m192_1_0_y0 ;
wire m192_1_0_co0 ;
wire m192_1_0_wmux_S ;
wire m119 ;
wire m127_1_0_co1 ;
wire m127_1_0_wmux_0_S ;
wire m127_1_0_wmux_0_Y ;
wire m6 ;
wire m63 ;
wire m127_1_0_y0 ;
wire m127_1_0_co0 ;
wire m127_1_0_wmux_S ;
wire m68 ;
wire m195_1_0_co1 ;
wire m195_1_0_wmux_0_S ;
wire m195_1_0_wmux_0_Y ;
wire N_74_i ;
wire m195_1_0_y0 ;
wire m195_1_0_co0 ;
wire m195_1_0_wmux_S ;
wire m64 ;
wire N_15_i_0 ;
wire m30_1_0_co1 ;
wire m30_1_0_wmux_0_S ;
wire m30_1_0_wmux_0_Y ;
wire m28 ;
wire m30_1_0_y0 ;
wire m30_1_0_co0 ;
wire m30_1_0_wmux_S ;
wire N_25_i ;
wire m25 ;
wire m230_1_0_co1 ;
wire m230_1_0_wmux_0_S ;
wire m230_1_0_wmux_0_Y ;
wire m228 ;
wire m21 ;
wire m230_1_0_y0 ;
wire m230_1_0_co0 ;
wire m230_1_0_wmux_S ;
wire N_3_i ;
wire m172_1_0_co1 ;
wire m172_1_0_wmux_0_S ;
wire i5_mux_1 ;
wire m172_1_0_y0 ;
wire m172_1_0_co0 ;
wire m172_1_0_wmux_S ;
wire m93 ;
wire m44 ;
wire m55_1_0_co1 ;
wire m55_1_0_wmux_0_S ;
wire m55_1_0_wmux_0_Y ;
wire i2_mux ;
wire m53 ;
wire m55_1_0_y0 ;
wire m55_1_0_co0 ;
wire m55_1_0_wmux_S ;
wire N_46_i_0 ;
wire N_48_i_0 ;
wire m289_1_0_co1 ;
wire m289_1_0_wmux_0_S ;
wire m287 ;
wire N_326_mux ;
wire m289_1_0_y0 ;
wire m289_1_0_co0 ;
wire m289_1_0_wmux_S ;
wire m282 ;
wire m284 ;
wire m99_1_0_co1 ;
wire m99_1_0_wmux_0_S ;
wire m99_1_0_wmux_0_Y ;
wire N_96_i ;
wire m97 ;
wire m99_1_0_y0 ;
wire m99_1_0_co0 ;
wire m99_1_0_wmux_S ;
wire N_90_i ;
wire m91 ;
wire m160_1_0_co1 ;
wire m160_1_0_wmux_0_S ;
wire m156 ;
wire m158 ;
wire m160_1_0_y0 ;
wire m160_1_0_co0 ;
wire m160_1_0_wmux_S ;
wire m151 ;
wire m116_1_0_co1 ;
wire m116_1_0_wmux_0_S ;
wire m116_1_0_wmux_0_Y ;
wire m112 ;
wire m114 ;
wire m116_1_0_y0 ;
wire m116_1_0_co0 ;
wire m116_1_0_wmux_S ;
wire N_318_mux_i_0 ;
wire N_110_i_0 ;
wire m225_1_0_co1 ;
wire m225_1_0_wmux_0_S ;
wire m225_1_0_wmux_0_Y ;
wire m221 ;
wire m223 ;
wire m225_1_0_y0 ;
wire m225_1_0_co0 ;
wire m225_1_0_wmux_S ;
wire m219 ;
wire m61 ;
wire m79_1_0_co1 ;
wire m79_1_0_wmux_0_S ;
wire m71 ;
wire m79_1_0_y0 ;
wire m79_1_0_co0 ;
wire m79_1_0_wmux_S ;
wire m62 ;
wire m66 ;
wire m189_1_0_co1 ;
wire m189_1_0_wmux_0_S ;
wire m185 ;
wire N_322_mux ;
wire m189_1_0_y0 ;
wire m189_1_0_co0 ;
wire m189_1_0_wmux_S ;
wire m183 ;
wire m32_1_0_co1 ;
wire m32_1_0_wmux_0_S ;
wire N_24_i ;
wire m32_1_0_y0 ;
wire m32_1_0_co0 ;
wire m32_1_0_wmux_S ;
wire N_12_i ;
wire m16 ;
wire N_21_i ;
wire m262 ;
wire m133_2_1 ;
wire m133_1 ;
wire m121_1 ;
wire m282_2 ;
wire m19 ;
wire m280_1_0 ;
wire m210_1_0 ;
wire m210_1_1 ;
wire i4_mux ;
wire m209 ;
wire m187_e ;
wire N_5_i_0 ;
wire N_12_i_1_1 ;
wire m10 ;
wire m82 ;
wire m86_1 ;
wire m86 ;
wire m13 ;
wire m270_1_0 ;
wire m270_2 ;
wire m266 ;
wire N_24_i_1_1 ;
wire m71_1_1 ;
wire m149 ;
wire m151_1_1 ;
wire m147 ;
wire m121_0 ;
wire m121 ;
wire m158_1_0 ;
wire m1 ;
wire m82_1_2 ;
wire m201_1 ;
wire m199_e ;
wire m197 ;
wire m16_1_0 ;
wire m12 ;
wire m66_0 ;
wire m66_1_1 ;
wire m303_1 ;
wire m303 ;
wire m176_1 ;
wire m170_2 ;
wire m170_2_0 ;
wire m143_0 ;
wire m135 ;
wire m143_1_0 ;
wire N_328_mux ;
wire m182 ;
wire m183_1 ;
wire m131_1 ;
wire m105_1_1 ;
wire m105_1 ;
wire m170_2_0_1_0 ;
wire m216_2_0_1 ;
wire m216_2_0 ;
wire m162 ;
wire m246_2_1_0 ;
wire m246_2 ;
wire m290 ;
wire m292 ;
wire m301_2 ;
wire m309_2_1_0 ;
wire m309_2 ;
wire m316_2 ;
wire m301_2_0 ;
wire m297 ;
wire m301_1_0 ;
wire m296 ;
wire m280_2 ;
wire m280_2_0 ;
wire m273 ;
wire m280_1 ;
wire m271 ;
wire m261_2_0 ;
wire m259 ;
wire m261_1_0 ;
wire m216_2 ;
wire m216_2_1 ;
wire m216_1 ;
wire N_162_i ;
wire m170_1 ;
wire m105_2 ;
wire m105_2_0 ;
wire m105_2_1 ;
wire m105_1_0 ;
wire m128 ;
wire N_124_i ;
wire N_122_i ;
wire m138_0 ;
wire m153 ;
wire m121_2 ;
wire m40 ;
wire m35 ;
wire m58 ;
wire m39 ;
wire m42 ;
wire N_942 ;
wire N_940 ;
wire N_939 ;
wire N_938 ;
wire N_937 ;
wire N_936 ;
wire N_935 ;
wire N_934 ;
wire N_933 ;
wire N_932 ;
wire N_931 ;
wire N_930 ;
wire N_929 ;
wire N_928 ;
wire N_927 ;
wire N_926 ;
wire N_925 ;
wire N_924 ;
wire N_923 ;
wire N_922 ;
wire N_921 ;
wire N_920 ;
wire N_919 ;
wire N_918 ;
wire N_917 ;
wire N_916 ;
wire N_915 ;
wire N_914 ;
wire N_913 ;
wire N_912 ;
wire N_911 ;
wire N_910 ;
wire N_909 ;
wire N_908 ;
wire N_907 ;
// @29:116
  SLE \INS_0_dreg[27]  (
	.Q(INSTR_DATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m261_2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[28]  (
	.Q(INSTR_DATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m270),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[29]  (
	.Q(INSTR_DATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m280_2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[30]  (
	.Q(INSTR_DATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m289_1_0_wmux_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[31]  (
	.Q(INSTR_DATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m301_2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[32]  (
	.Q(INSTR_DATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m309_2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[33]  (
	.Q(INSTR_DATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m316_2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[12]  (
	.Q(COREABC_C0_0_APB3master_PADDR[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m189_1_0_wmux_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[13]  (
	.Q(COREABC_C0_0_APB3master_PADDR[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m201),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[14]  (
	.Q(COREABC_C0_0_APB3master_PADDR[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m210),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[15]  (
	.Q(COREABC_C0_0_APB3master_PADDR[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m218),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[16]  (
	.Q(COREABC_C0_0_APB3master_PADDR[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m226),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[26]  (
	.Q(INSTR_DATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m246_2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[0]  (
	.Q(INSTR_CMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m32_1_0_wmux_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[1]  (
	.Q(INSTR_CMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m56),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[2]  (
	.Q(INSTR_CMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m79_1_0_wmux_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[3]  (
	.Q(INSTR_SCMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m100),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[4]  (
	.Q(INSTR_SCMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m117),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[6]  (
	.Q(COREABC_C0_0_APB3master_PADDR[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_134_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[7]  (
	.Q(COREABC_C0_0_APB3master_PADDR[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m143),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[10]  (
	.Q(COREABC_C0_0_APB3master_PADDR[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m160_1_0_wmux_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  SLE \INS_0_dreg[11]  (
	.Q(COREABC_C0_0_APB3master_PADDR[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(m176),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:116
  ARI1 \INS_0_57_0_.m309_1_0_0_wmux_0  (
	.FCO(m309_1_0_0_co1),
	.S(m309_1_0_0_wmux_0_S),
	.Y(m309_1_0_0_wmux_0_Y),
	.B(SMADDR[4]),
	.C(N_259_i),
	.D(m298),
	.A(m309_1_0_0_y0),
	.FCI(m309_1_0_0_co0)
);
defparam \INS_0_57_0_.m309_1_0_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m309_1_0_0_wmux  (
	.FCO(m309_1_0_0_co0),
	.S(m309_1_0_0_wmux_S),
	.Y(m309_1_0_0_y0),
	.B(SMADDR[4]),
	.C(m265),
	.D(m256),
	.A(SMADDR[5]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m309_1_0_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m146_1_2_0_wmux_0  (
	.FCO(m146_1_2_0_co1),
	.S(m146_1_2_0_wmux_0_S),
	.Y(m146_1_2_0_wmux_0_Y),
	.B(SMADDR[5]),
	.C(m72),
	.D(m88),
	.A(m146_1_2_0_y0),
	.FCI(m146_1_2_0_co0)
);
defparam \INS_0_57_0_.m146_1_2_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m146_1_2_0_wmux  (
	.FCO(m146_1_2_0_co0),
	.S(m146_1_2_0_wmux_S),
	.Y(m146_1_2_0_y0),
	.B(SMADDR[5]),
	.C(m27),
	.D(m59),
	.A(SMADDR[1]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m146_1_2_0_wmux .INIT=20'h0FA44;
  ARI1 \INS_0_57_0_.m180_2_1_1_wmux_0  (
	.FCO(m180_2_1_1_1_co1),
	.S(m180_2_1_1_wmux_0_S),
	.Y(m180_2_1_1_wmux_0_Y),
	.B(SMADDR[1]),
	.C(m59),
	.D(m165),
	.A(m180_2_1_1_1_y0),
	.FCI(m180_2_1_1_1_co0)
);
defparam \INS_0_57_0_.m180_2_1_1_wmux_0 .INIT=20'h0F588;
  ARI1 \INS_0_57_0_.m180_2_1_1_1_wmux  (
	.FCO(m180_2_1_1_1_co0),
	.S(m180_2_1_1_1_wmux_S),
	.Y(m180_2_1_1_1_y0),
	.B(SMADDR[1]),
	.C(m180_1),
	.D(m134),
	.A(SMADDR[5]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m180_2_1_1_1_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m316_1_0_0_wmux_0  (
	.FCO(m316_1_0_0_co1),
	.S(m316_1_0_0_wmux_0_S),
	.Y(m316_1_0_0_wmux_0_Y),
	.B(SMADDR[4]),
	.C(N_259_i),
	.D(m73),
	.A(m316_1_0_0_y0),
	.FCI(m316_1_0_0_co0)
);
defparam \INS_0_57_0_.m316_1_0_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m316_1_0_0_wmux  (
	.FCO(m316_1_0_0_co0),
	.S(m316_1_0_0_wmux_S),
	.Y(m316_1_0_0_y0),
	.B(SMADDR[4]),
	.C(m312),
	.D(m256),
	.A(SMADDR[5]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m316_1_0_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m261_1_1_wmux_0  (
	.FCO(m261_1_1_co1),
	.S(m261_1_1_wmux_0_S),
	.Y(m261_1_1_wmux_0_Y),
	.B(SMADDR[4]),
	.C(SMADDR[0]),
	.D(m253),
	.A(m261_1_1_y0),
	.FCI(m261_1_1_co0)
);
defparam \INS_0_57_0_.m261_1_1_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m261_1_1_wmux  (
	.FCO(m261_1_1_co0),
	.S(m261_1_1_wmux_S),
	.Y(m261_1_1_y0),
	.B(SMADDR[4]),
	.C(N_249_i),
	.D(m250),
	.A(SMADDR[5]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m261_1_1_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m246_1_0_0_wmux_0  (
	.FCO(m246_1_0_0_co1),
	.S(m246_1_0_0_wmux_0_S),
	.Y(m246_1_0_0_wmux_0_Y),
	.B(SMADDR[4]),
	.C(N_243_i),
	.D(m243),
	.A(m246_1_0_0_y0),
	.FCI(m246_1_0_0_co0)
);
defparam \INS_0_57_0_.m246_1_0_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m246_1_0_0_wmux  (
	.FCO(m246_1_0_0_co0),
	.S(m246_1_0_0_wmux_S),
	.Y(m246_1_0_0_y0),
	.B(SMADDR[4]),
	.C(N_237_i),
	.D(i2_mux_0),
	.A(SMADDR[5]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m246_1_0_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m77_1_0_wmux_0  (
	.FCO(m77_1_0_co1),
	.S(m77_1_0_wmux_0_S),
	.Y(m77_1_0_wmux_0_Y),
	.B(SMADDR[5]),
	.C(m75),
	.D(m2),
	.A(m77_1_0_y0),
	.FCI(m77_1_0_co0)
);
defparam \INS_0_57_0_.m77_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m77_1_0_wmux  (
	.FCO(m77_1_0_co0),
	.S(m77_1_0_wmux_S),
	.Y(m77_1_0_y0),
	.B(SMADDR[5]),
	.C(m72),
	.D(m73),
	.A(SMADDR[1]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m77_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m38_1_0_wmux_0  (
	.FCO(m38_1_0_co1),
	.S(m38_1_0_wmux_0_S),
	.Y(m38_1_0_wmux_0_Y),
	.B(SMADDR[1]),
	.C(N_2_i),
	.D(m3),
	.A(m38_1_0_y0),
	.FCI(m38_1_0_co0)
);
defparam \INS_0_57_0_.m38_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m38_1_0_wmux  (
	.FCO(m38_1_0_co0),
	.S(m38_1_0_wmux_S),
	.Y(m38_1_0_y0),
	.B(SMADDR[1]),
	.C(N_21_i_i),
	.D(SMADDR[0]),
	.A(SMADDR[2]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m38_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m192_1_0_wmux_0  (
	.FCO(m192_1_0_co1),
	.S(m192_1_0_wmux_0_S),
	.Y(m192_1_0_wmux_0_Y),
	.B(SMADDR[5]),
	.C(m8),
	.D(m27),
	.A(m192_1_0_y0),
	.FCI(m192_1_0_co0)
);
defparam \INS_0_57_0_.m192_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m192_1_0_wmux  (
	.FCO(m192_1_0_co0),
	.S(m192_1_0_wmux_S),
	.Y(m192_1_0_y0),
	.B(SMADDR[5]),
	.C(m119),
	.D(m73),
	.A(SMADDR[1]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m192_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m127_1_0_wmux_0  (
	.FCO(m127_1_0_co1),
	.S(m127_1_0_wmux_0_S),
	.Y(m127_1_0_wmux_0_Y),
	.B(SMADDR[5]),
	.C(m6),
	.D(m63),
	.A(m127_1_0_y0),
	.FCI(m127_1_0_co0)
);
defparam \INS_0_57_0_.m127_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m127_1_0_wmux  (
	.FCO(m127_1_0_co0),
	.S(m127_1_0_wmux_S),
	.Y(m127_1_0_y0),
	.B(SMADDR[5]),
	.C(m88),
	.D(m68),
	.A(SMADDR[1]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m127_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m195_1_0_wmux_0  (
	.FCO(m195_1_0_co1),
	.S(m195_1_0_wmux_0_S),
	.Y(m195_1_0_wmux_0_Y),
	.B(SMADDR[5]),
	.C(N_74_i),
	.D(m6),
	.A(m195_1_0_y0),
	.FCI(m195_1_0_co0)
);
defparam \INS_0_57_0_.m195_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m195_1_0_wmux  (
	.FCO(m195_1_0_co0),
	.S(m195_1_0_wmux_S),
	.Y(m195_1_0_y0),
	.B(SMADDR[5]),
	.C(m64),
	.D(N_15_i_0),
	.A(SMADDR[1]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m195_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m30_1_0_wmux_0  (
	.FCO(m30_1_0_co1),
	.S(m30_1_0_wmux_0_S),
	.Y(m30_1_0_wmux_0_Y),
	.B(SMADDR[5]),
	.C(m27),
	.D(m28),
	.A(m30_1_0_y0),
	.FCI(m30_1_0_co0)
);
defparam \INS_0_57_0_.m30_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m30_1_0_wmux  (
	.FCO(m30_1_0_co0),
	.S(m30_1_0_wmux_S),
	.Y(m30_1_0_y0),
	.B(SMADDR[5]),
	.C(N_25_i),
	.D(m25),
	.A(SMADDR[1]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m30_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m230_1_0_wmux_0  (
	.FCO(m230_1_0_co1),
	.S(m230_1_0_wmux_0_S),
	.Y(m230_1_0_wmux_0_Y),
	.B(SMADDR[5]),
	.C(m228),
	.D(m21),
	.A(m230_1_0_y0),
	.FCI(m230_1_0_co0)
);
defparam \INS_0_57_0_.m230_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m230_1_0_wmux  (
	.FCO(m230_1_0_co0),
	.S(m230_1_0_wmux_S),
	.Y(m230_1_0_y0),
	.B(SMADDR[5]),
	.C(SMADDR[0]),
	.D(N_3_i),
	.A(SMADDR[1]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m230_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m172_1_0_wmux_0  (
	.FCO(m172_1_0_co1),
	.S(m172_1_0_wmux_0_S),
	.Y(i5_mux_1),
	.B(SMADDR[4]),
	.C(m73),
	.D(m28),
	.A(m172_1_0_y0),
	.FCI(m172_1_0_co0)
);
defparam \INS_0_57_0_.m172_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m172_1_0_wmux  (
	.FCO(m172_1_0_co0),
	.S(m172_1_0_wmux_S),
	.Y(m172_1_0_y0),
	.B(SMADDR[4]),
	.C(m93),
	.D(m44),
	.A(SMADDR[1]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m172_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m55_1_0_wmux_0  (
	.FCO(m55_1_0_co1),
	.S(m55_1_0_wmux_0_S),
	.Y(m55_1_0_wmux_0_Y),
	.B(SMADDR[4]),
	.C(i2_mux),
	.D(m53),
	.A(m55_1_0_y0),
	.FCI(m55_1_0_co0)
);
defparam \INS_0_57_0_.m55_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m55_1_0_wmux  (
	.FCO(m55_1_0_co0),
	.S(m55_1_0_wmux_S),
	.Y(m55_1_0_y0),
	.B(SMADDR[4]),
	.C(N_46_i_0),
	.D(N_48_i_0),
	.A(SMADDR[5]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m55_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m289_1_0_wmux_0  (
	.FCO(m289_1_0_co1),
	.S(m289_1_0_wmux_0_S),
	.Y(m289_1_0_wmux_0_Y),
	.B(SMADDR[6]),
	.C(m287),
	.D(N_326_mux),
	.A(m289_1_0_y0),
	.FCI(m289_1_0_co0)
);
defparam \INS_0_57_0_.m289_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m289_1_0_wmux  (
	.FCO(m289_1_0_co0),
	.S(m289_1_0_wmux_S),
	.Y(m289_1_0_y0),
	.B(SMADDR[6]),
	.C(m282),
	.D(m284),
	.A(SMADDR[4]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m289_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m99_1_0_wmux_0  (
	.FCO(m99_1_0_co1),
	.S(m99_1_0_wmux_0_S),
	.Y(m99_1_0_wmux_0_Y),
	.B(SMADDR[4]),
	.C(N_96_i),
	.D(m97),
	.A(m99_1_0_y0),
	.FCI(m99_1_0_co0)
);
defparam \INS_0_57_0_.m99_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m99_1_0_wmux  (
	.FCO(m99_1_0_co0),
	.S(m99_1_0_wmux_S),
	.Y(m99_1_0_y0),
	.B(SMADDR[4]),
	.C(N_90_i),
	.D(m91),
	.A(SMADDR[5]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m99_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m160_1_0_wmux_0  (
	.FCO(m160_1_0_co1),
	.S(m160_1_0_wmux_0_S),
	.Y(m160_1_0_wmux_0_Y),
	.B(SMADDR[6]),
	.C(m156),
	.D(m158),
	.A(m160_1_0_y0),
	.FCI(m160_1_0_co0)
);
defparam \INS_0_57_0_.m160_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m160_1_0_wmux  (
	.FCO(m160_1_0_co0),
	.S(m160_1_0_wmux_S),
	.Y(m160_1_0_y0),
	.B(SMADDR[6]),
	.C(m146_1_2_0_wmux_0_Y),
	.D(m151),
	.A(SMADDR[4]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m160_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m116_1_0_wmux_0  (
	.FCO(m116_1_0_co1),
	.S(m116_1_0_wmux_0_S),
	.Y(m116_1_0_wmux_0_Y),
	.B(SMADDR[4]),
	.C(m112),
	.D(m114),
	.A(m116_1_0_y0),
	.FCI(m116_1_0_co0)
);
defparam \INS_0_57_0_.m116_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m116_1_0_wmux  (
	.FCO(m116_1_0_co0),
	.S(m116_1_0_wmux_S),
	.Y(m116_1_0_y0),
	.B(SMADDR[4]),
	.C(N_318_mux_i_0),
	.D(N_110_i_0),
	.A(SMADDR[5]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m116_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m225_1_0_wmux_0  (
	.FCO(m225_1_0_co1),
	.S(m225_1_0_wmux_0_S),
	.Y(m225_1_0_wmux_0_Y),
	.B(SMADDR[4]),
	.C(m221),
	.D(m223),
	.A(m225_1_0_y0),
	.FCI(m225_1_0_co0)
);
defparam \INS_0_57_0_.m225_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m225_1_0_wmux  (
	.FCO(m225_1_0_co0),
	.S(m225_1_0_wmux_S),
	.Y(m225_1_0_y0),
	.B(SMADDR[4]),
	.C(m219),
	.D(m61),
	.A(SMADDR[5]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m225_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m79_1_0_wmux_0  (
	.FCO(m79_1_0_co1),
	.S(m79_1_0_wmux_0_S),
	.Y(m79_1_0_wmux_0_Y),
	.B(SMADDR[6]),
	.C(m71),
	.D(m77_1_0_wmux_0_Y),
	.A(m79_1_0_y0),
	.FCI(m79_1_0_co0)
);
defparam \INS_0_57_0_.m79_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m79_1_0_wmux  (
	.FCO(m79_1_0_co0),
	.S(m79_1_0_wmux_S),
	.Y(m79_1_0_y0),
	.B(SMADDR[6]),
	.C(m62),
	.D(m66),
	.A(SMADDR[4]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m79_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m189_1_0_wmux_0  (
	.FCO(m189_1_0_co1),
	.S(m189_1_0_wmux_0_S),
	.Y(m189_1_0_wmux_0_Y),
	.B(SMADDR[6]),
	.C(m185),
	.D(N_322_mux),
	.A(m189_1_0_y0),
	.FCI(m189_1_0_co0)
);
defparam \INS_0_57_0_.m189_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m189_1_0_wmux  (
	.FCO(m189_1_0_co0),
	.S(m189_1_0_wmux_S),
	.Y(m189_1_0_y0),
	.B(SMADDR[6]),
	.C(m180_2_1_1_wmux_0_Y),
	.D(m183),
	.A(SMADDR[4]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m189_1_0_wmux .INIT=20'h0FA44;
// @29:116
  ARI1 \INS_0_57_0_.m32_1_0_wmux_0  (
	.FCO(m32_1_0_co1),
	.S(m32_1_0_wmux_0_S),
	.Y(m32_1_0_wmux_0_Y),
	.B(SMADDR[6]),
	.C(N_24_i),
	.D(m30_1_0_wmux_0_Y),
	.A(m32_1_0_y0),
	.FCI(m32_1_0_co0)
);
defparam \INS_0_57_0_.m32_1_0_wmux_0 .INIT=20'h0F588;
// @29:116
  ARI1 \INS_0_57_0_.m32_1_0_wmux  (
	.FCO(m32_1_0_co0),
	.S(m32_1_0_wmux_S),
	.Y(m32_1_0_y0),
	.B(SMADDR[6]),
	.C(N_12_i),
	.D(m16),
	.A(SMADDR[4]),
	.FCI(VCC)
);
defparam \INS_0_57_0_.m32_1_0_wmux .INIT=20'h0FA44;
// @29:116
  CFG4 \INS_0_57_0_.N_90_i  (
	.A(SMADDR[3]),
	.B(SMADDR[2]),
	.C(SMADDR[1]),
	.D(m3),
	.Y(N_90_i)
);
defparam \INS_0_57_0_.N_90_i .INIT=16'h38F8;
// @29:116
  CFG3 \INS_0_57_0_.m262  (
	.A(N_21_i),
	.B(SMADDR[2]),
	.C(SMADDR[1]),
	.Y(m262)
);
defparam \INS_0_57_0_.m262 .INIT=8'h02;
// @29:116
  CFG3 \INS_0_57_0_.m187  (
	.A(SMADDR[1]),
	.B(m2),
	.C(SMADDR[5]),
	.Y(N_322_mux)
);
defparam \INS_0_57_0_.m187 .INIT=8'h80;
// @29:116
  CFG3 \INS_0_57_0_.m2  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(SMADDR[3]),
	.Y(m2)
);
defparam \INS_0_57_0_.m2 .INIT=8'h04;
// @29:116
  CFG4 \INS_0_57_0_.N_134_i  (
	.A(SMADDR[6]),
	.B(m127_1_0_wmux_0_Y),
	.C(m133_2_1),
	.D(m133_1),
	.Y(N_134_i)
);
defparam \INS_0_57_0_.N_134_i .INIT=16'hA0DD;
// @29:116
  CFG4 \INS_0_57_0_.m282  (
	.A(SMADDR[5]),
	.B(m262),
	.C(m121_1),
	.D(m282_2),
	.Y(m282)
);
defparam \INS_0_57_0_.m282 .INIT=16'hFFF4;
// @29:116
  CFG3 \INS_0_57_0_.m280_1_0  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(m19),
	.Y(m280_1_0)
);
defparam \INS_0_57_0_.m280_1_0 .INIT=8'h98;
// @29:116
  CFG3 \INS_0_57_0_.m210  (
	.A(SMADDR[4]),
	.B(m210_1_0),
	.C(m210_1_1),
	.Y(m210)
);
defparam \INS_0_57_0_.m210 .INIT=8'h1B;
// @29:116
  CFG4 \INS_0_57_0_.m210_1_1  (
	.A(SMADDR[6]),
	.B(SMADDR[1]),
	.C(i4_mux),
	.D(m209),
	.Y(m210_1_1)
);
defparam \INS_0_57_0_.m210_1_1 .INIT=16'h15BF;
// @29:116
  CFG4 \INS_0_57_0_.m210_1_0  (
	.A(m72),
	.B(m209),
	.C(SMADDR[6]),
	.D(m187_e),
	.Y(m210_1_0)
);
defparam \INS_0_57_0_.m210_1_0 .INIT=16'h353F;
// @29:116
  CFG4 \INS_0_57_0_.N_12_i  (
	.A(m2),
	.B(SMADDR[5]),
	.C(N_5_i_0),
	.D(N_12_i_1_1),
	.Y(N_12_i)
);
defparam \INS_0_57_0_.N_12_i .INIT=16'hEE03;
// @29:116
  CFG3 \INS_0_57_0_.N_12_i_1_1  (
	.A(SMADDR[1]),
	.B(m10),
	.C(SMADDR[5]),
	.Y(N_12_i_1_1)
);
defparam \INS_0_57_0_.N_12_i_1_1 .INIT=8'h35;
// @29:116
  CFG4 \INS_0_57_0_.m86  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(m82),
	.D(m86_1),
	.Y(m86)
);
defparam \INS_0_57_0_.m86 .INIT=16'h8B03;
// @29:116
  CFG4 \INS_0_57_0_.m86_1  (
	.A(SMADDR[1]),
	.B(m13),
	.C(SMADDR[3]),
	.D(SMADDR[2]),
	.Y(m86_1)
);
defparam \INS_0_57_0_.m86_1 .INIT=16'h5044;
// @29:116
  CFG4 \INS_0_57_0_.m270  (
	.A(m262),
	.B(SMADDR[6]),
	.C(m270_1_0),
	.D(m270_2),
	.Y(m270)
);
defparam \INS_0_57_0_.m270 .INIT=16'hFFE0;
// @29:116
  CFG4 \INS_0_57_0_.m270_1  (
	.A(SMADDR[4]),
	.B(SMADDR[6]),
	.C(m266),
	.D(SMADDR[5]),
	.Y(m270_1_0)
);
defparam \INS_0_57_0_.m270_1 .INIT=16'h4051;
// @29:116
  CFG4 \INS_0_57_0_.N_24_i  (
	.A(SMADDR[5]),
	.B(m2),
	.C(m21),
	.D(N_24_i_1_1),
	.Y(N_24_i)
);
defparam \INS_0_57_0_.N_24_i .INIT=16'hDD0A;
// @29:116
  CFG3 \INS_0_57_0_.N_24_i_1_1  (
	.A(SMADDR[1]),
	.B(m19),
	.C(SMADDR[5]),
	.Y(N_24_i_1_1)
);
defparam \INS_0_57_0_.N_24_i_1_1 .INIT=8'h54;
// @29:116
  CFG4 \INS_0_57_0_.m71  (
	.A(m68),
	.B(N_5_i_0),
	.C(SMADDR[1]),
	.D(m71_1_1),
	.Y(m71)
);
defparam \INS_0_57_0_.m71 .INIT=16'h503F;
// @29:116
  CFG3 \INS_0_57_0_.m71_1_1  (
	.A(SMADDR[1]),
	.B(N_21_i),
	.C(SMADDR[5]),
	.Y(m71_1_1)
);
defparam \INS_0_57_0_.m71_1_1 .INIT=8'h1F;
// @29:116
  CFG4 \INS_0_57_0_.m151  (
	.A(SMADDR[5]),
	.B(m149),
	.C(m44),
	.D(m151_1_1),
	.Y(m151)
);
defparam \INS_0_57_0_.m151 .INIT=16'hA0DD;
// @29:116
  CFG3 \INS_0_57_0_.m151_1_1  (
	.A(SMADDR[1]),
	.B(m147),
	.C(SMADDR[5]),
	.Y(m151_1_1)
);
defparam \INS_0_57_0_.m151_1_1 .INIT=8'h57;
// @29:116
  CFG4 \INS_0_57_0_.m158  (
	.A(SMADDR[5]),
	.B(m121_0),
	.C(m121),
	.D(m158_1_0),
	.Y(m158)
);
defparam \INS_0_57_0_.m158 .INIT=16'hFCFE;
// @29:116
  CFG3 \INS_0_57_0_.m158_1  (
	.A(SMADDR[1]),
	.B(m1),
	.C(m28),
	.Y(m158_1_0)
);
defparam \INS_0_57_0_.m158_1 .INIT=8'h27;
// @29:116
  CFG4 \INS_0_57_0_.m82  (
	.A(m59),
	.B(m64),
	.C(SMADDR[1]),
	.D(m82_1_2),
	.Y(m82)
);
defparam \INS_0_57_0_.m82 .INIT=16'h50CF;
// @29:116
  CFG4 \INS_0_57_0_.m82_1_2  (
	.A(SMADDR[1]),
	.B(m13),
	.C(SMADDR[2]),
	.D(SMADDR[5]),
	.Y(m82_1_2)
);
defparam \INS_0_57_0_.m82_1_2 .INIT=16'h00EA;
// @29:116
  CFG4 \INS_0_57_0_.m201  (
	.A(m195_1_0_wmux_0_Y),
	.B(m192_1_0_wmux_0_Y),
	.C(SMADDR[6]),
	.D(m201_1),
	.Y(m201)
);
defparam \INS_0_57_0_.m201 .INIT=16'hFC05;
// @29:116
  CFG4 \INS_0_57_0_.m201_1  (
	.A(SMADDR[6]),
	.B(SMADDR[4]),
	.C(m199_e),
	.D(m197),
	.Y(m201_1)
);
defparam \INS_0_57_0_.m201_1 .INIT=16'h3111;
// @29:116
  CFG4 \INS_0_57_0_.m16  (
	.A(SMADDR[5]),
	.B(SMADDR[1]),
	.C(m16_1_0),
	.D(m12),
	.Y(m16)
);
defparam \INS_0_57_0_.m16 .INIT=16'h587A;
// @29:116
  CFG4 \INS_0_57_0_.m16_1_0  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(SMADDR[5]),
	.D(m13),
	.Y(m16_1_0)
);
defparam \INS_0_57_0_.m16_1_0 .INIT=16'h35F5;
// @29:116
  CFG4 \INS_0_57_0_.m66  (
	.A(SMADDR[0]),
	.B(SMADDR[5]),
	.C(m66_0),
	.D(m66_1_1),
	.Y(m66)
);
defparam \INS_0_57_0_.m66 .INIT=16'hF0FE;
// @29:116
  CFG4 \INS_0_57_0_.m66_1_1  (
	.A(SMADDR[1]),
	.B(SMADDR[5]),
	.C(m64),
	.D(m63),
	.Y(m66_1_1)
);
defparam \INS_0_57_0_.m66_1_1 .INIT=16'h195D;
// @29:116
  CFG4 \INS_0_57_0_.m303  (
	.A(m72),
	.B(m282_2),
	.C(SMADDR[5]),
	.D(m303_1),
	.Y(m303)
);
defparam \INS_0_57_0_.m303 .INIT=16'hFFCE;
// @29:116
  CFG4 \INS_0_57_0_.m176  (
	.A(m176_1),
	.B(m170_2),
	.C(SMADDR[6]),
	.D(m170_2_0),
	.Y(m176)
);
defparam \INS_0_57_0_.m176 .INIT=16'h5D58;
// @29:116
  CFG4 \INS_0_57_0_.m176_1  (
	.A(SMADDR[4]),
	.B(SMADDR[6]),
	.C(i5_mux_1),
	.D(SMADDR[5]),
	.Y(m176_1)
);
defparam \INS_0_57_0_.m176_1 .INIT=16'h5D9D;
// @29:116
  CFG4 \INS_0_57_0_.m143  (
	.A(SMADDR[6]),
	.B(m143_0),
	.C(m135),
	.D(m143_1_0),
	.Y(m143)
);
defparam \INS_0_57_0_.m143 .INIT=16'hDCEE;
// @29:116
  CFG4 \INS_0_57_0_.m143_1_0  (
	.A(SMADDR[4]),
	.B(SMADDR[6]),
	.C(N_328_mux),
	.D(SMADDR[5]),
	.Y(m143_1_0)
);
defparam \INS_0_57_0_.m143_1_0 .INIT=16'h0C1D;
// @29:116
  CFG4 \INS_0_57_0_.m183  (
	.A(m66_0),
	.B(SMADDR[5]),
	.C(m182),
	.D(m183_1),
	.Y(m183)
);
defparam \INS_0_57_0_.m183 .INIT=16'hFBEA;
// @29:116
  CFG2 \INS_0_57_0_.m183_1_0  (
	.A(m21),
	.B(SMADDR[1]),
	.Y(m183_1)
);
defparam \INS_0_57_0_.m183_1_0 .INIT=4'h4;
// @29:116
  CFG4 \INS_0_57_0_.m133_2_1  (
	.A(SMADDR[5]),
	.B(SMADDR[3]),
	.C(m131_1),
	.D(m1),
	.Y(m133_2_1)
);
defparam \INS_0_57_0_.m133_2_1 .INIT=16'h0DAD;
// @29:116
  CFG4 \INS_0_57_0_.m105_1  (
	.A(SMADDR[1]),
	.B(SMADDR[5]),
	.C(m105_1_1),
	.D(m3),
	.Y(m105_1)
);
defparam \INS_0_57_0_.m105_1 .INIT=16'hB8BA;
// @29:116
  CFG4 \INS_0_57_0_.m105_1_1  (
	.A(SMADDR[1]),
	.B(m6),
	.C(SMADDR[3]),
	.D(SMADDR[2]),
	.Y(m105_1_1)
);
defparam \INS_0_57_0_.m105_1_1 .INIT=16'h05BB;
// @29:116
  CFG4 \INS_0_57_0_.m170_2_0  (
	.A(SMADDR[1]),
	.B(SMADDR[5]),
	.C(m170_2_0_1_0),
	.D(m165),
	.Y(m170_2_0)
);
defparam \INS_0_57_0_.m170_2_0 .INIT=16'hA684;
// @29:116
  CFG4 \INS_0_57_0_.m170_2_0_1_0  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m170_2_0_1_0)
);
defparam \INS_0_57_0_.m170_2_0_1_0 .INIT=16'h13CA;
// @29:116
  CFG4 \INS_0_57_0_.m216_2_0  (
	.A(SMADDR[5]),
	.B(SMADDR[1]),
	.C(m216_2_0_1),
	.D(m73),
	.Y(m216_2_0)
);
defparam \INS_0_57_0_.m216_2_0 .INIT=16'h1D0C;
// @29:116
  CFG3 \INS_0_57_0_.m216_2_0_1  (
	.A(SMADDR[0]),
	.B(SMADDR[5]),
	.C(m162),
	.Y(m216_2_0_1)
);
defparam \INS_0_57_0_.m216_2_0_1 .INIT=8'h1D;
// @29:116
  CFG4 \INS_0_57_0_.m246_2  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(m230_1_0_wmux_0_Y),
	.D(m246_2_1_0),
	.Y(m246_2)
);
defparam \INS_0_57_0_.m246_2 .INIT=16'h8B03;
// @29:116
  CFG4 \INS_0_57_0_.m246_2_1_0  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m246_2_1_0)
);
defparam \INS_0_57_0_.m246_2_1_0 .INIT=16'h1684;
// @29:116
  CFG4 \INS_0_57_0_.m301_2  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(m290),
	.D(m292),
	.Y(m301_2)
);
defparam \INS_0_57_0_.m301_2 .INIT=16'h7430;
// @29:116
  CFG4 \INS_0_57_0_.m309_2  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(m303),
	.D(m309_2_1_0),
	.Y(m309_2)
);
defparam \INS_0_57_0_.m309_2 .INIT=16'h3074;
// @29:116
  CFG3 \INS_0_57_0_.m309_2_1_0  (
	.A(SMADDR[1]),
	.B(m3),
	.C(m88),
	.Y(m309_2_1_0)
);
defparam \INS_0_57_0_.m309_2_1_0 .INIT=8'h27;
// @29:116
  CFG4 \INS_0_57_0_.m316_2  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(m265),
	.D(m290),
	.Y(m316_2)
);
defparam \INS_0_57_0_.m316_2 .INIT=16'hD580;
  CFG3 \INS_0_57_0_.m316_2_1  (
	.A(m316_2),
	.B(SMADDR[6]),
	.C(m316_1_0_0_wmux_0_Y),
	.Y(m316_2_1)
);
defparam \INS_0_57_0_.m316_2_1 .INIT=8'hE2;
  CFG3 \INS_0_57_0_.m309_2_1  (
	.A(m309_2),
	.B(SMADDR[6]),
	.C(m309_1_0_0_wmux_0_Y),
	.Y(m309_2_1)
);
defparam \INS_0_57_0_.m309_2_1 .INIT=8'hE2;
  CFG3 \INS_0_57_0_.m301_2_1  (
	.A(m301_2),
	.B(SMADDR[6]),
	.C(m301_2_0),
	.Y(m301_2_1)
);
defparam \INS_0_57_0_.m301_2_1 .INIT=8'hE2;
// @29:116
  CFG4 \INS_0_57_0_.m301_2_0  (
	.A(SMADDR[4]),
	.B(m297),
	.C(m298),
	.D(m301_1_0),
	.Y(m301_2_0)
);
defparam \INS_0_57_0_.m301_2_0 .INIT=16'hF588;
// @29:116
  CFG3 \INS_0_57_0_.m301_1_0  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(m296),
	.Y(m301_1_0)
);
defparam \INS_0_57_0_.m301_1_0 .INIT=8'hD8;
  CFG3 \INS_0_57_0_.m280_2_1  (
	.A(m280_2),
	.B(SMADDR[6]),
	.C(m280_2_0),
	.Y(m280_2_1)
);
defparam \INS_0_57_0_.m280_2_1 .INIT=8'hE2;
// @29:116
  CFG3 \INS_0_57_0_.m280_2_0  (
	.A(N_326_mux),
	.B(SMADDR[4]),
	.C(m280_1_0),
	.Y(m280_2_0)
);
defparam \INS_0_57_0_.m280_2_0 .INIT=8'hB8;
// @29:116
  CFG4 \INS_0_57_0_.m280_2  (
	.A(SMADDR[4]),
	.B(m273),
	.C(m265),
	.D(m280_1),
	.Y(m280_2)
);
defparam \INS_0_57_0_.m280_2 .INIT=16'hF588;
// @29:116
  CFG3 \INS_0_57_0_.m280_1  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(m271),
	.Y(m280_1)
);
defparam \INS_0_57_0_.m280_1 .INIT=8'hD8;
  CFG3 \INS_0_57_0_.m261_2_1  (
	.A(SMADDR[6]),
	.B(m261_1_1_wmux_0_Y),
	.C(m261_2_0),
	.Y(m261_2_1)
);
defparam \INS_0_57_0_.m261_2_1 .INIT=8'hE4;
// @29:116
  CFG3 \INS_0_57_0_.m261_2_0  (
	.A(SMADDR[4]),
	.B(m259),
	.C(m261_1_0),
	.Y(m261_2_0)
);
defparam \INS_0_57_0_.m261_2_0 .INIT=8'hD8;
// @29:116
  CFG4 \INS_0_57_0_.m261_1_0  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(m221),
	.D(m256),
	.Y(m261_1_0)
);
defparam \INS_0_57_0_.m261_1_0 .INIT=16'hBA98;
  CFG3 \INS_0_57_0_.m246_2_1  (
	.A(m246_2),
	.B(SMADDR[6]),
	.C(m246_1_0_0_wmux_0_Y),
	.Y(m246_2_1)
);
defparam \INS_0_57_0_.m246_2_1 .INIT=8'hE2;
  CFG3 \INS_0_57_0_.m216_2_1  (
	.A(m216_2),
	.B(SMADDR[4]),
	.C(m216_2_0),
	.Y(m216_2_1)
);
defparam \INS_0_57_0_.m216_2_1 .INIT=8'hE2;
// @29:116
  CFG4 \INS_0_57_0_.m216_2  (
	.A(SMADDR[5]),
	.B(m88),
	.C(m73),
	.D(m216_1),
	.Y(m216_2)
);
defparam \INS_0_57_0_.m216_2 .INIT=16'hDDA0;
// @29:116
  CFG3 \INS_0_57_0_.m216_1  (
	.A(SMADDR[1]),
	.B(N_162_i),
	.C(SMADDR[5]),
	.Y(m216_1)
);
defparam \INS_0_57_0_.m216_1 .INIT=8'hAC;
// @29:116
  CFG4 \INS_0_57_0_.m180_1  (
	.A(SMADDR[1]),
	.B(N_21_i),
	.C(SMADDR[3]),
	.D(SMADDR[2]),
	.Y(m180_1)
);
defparam \INS_0_57_0_.m180_1 .INIT=16'hEE05;
// @29:116
  CFG4 \INS_0_57_0_.m170_2  (
	.A(SMADDR[5]),
	.B(m162),
	.C(m73),
	.D(m170_1),
	.Y(m170_2)
);
defparam \INS_0_57_0_.m170_2 .INIT=16'hDDA0;
// @29:116
  CFG3 \INS_0_57_0_.m170_1  (
	.A(SMADDR[1]),
	.B(N_162_i),
	.C(SMADDR[5]),
	.Y(m170_1)
);
defparam \INS_0_57_0_.m170_1 .INIT=8'hAC;
  CFG3 \INS_0_57_0_.m105_2_1  (
	.A(SMADDR[4]),
	.B(m105_2),
	.C(m105_2_0),
	.Y(m105_2_1)
);
defparam \INS_0_57_0_.m105_2_1 .INIT=8'hE4;
// @29:116
  CFG4 \INS_0_57_0_.m105_2_0  (
	.A(m12),
	.B(m64),
	.C(SMADDR[5]),
	.D(m105_1_0),
	.Y(m105_2_0)
);
defparam \INS_0_57_0_.m105_2_0 .INIT=16'hCFA0;
// @29:116
  CFG3 \INS_0_57_0_.m105_1_0  (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.C(SMADDR[5]),
	.Y(m105_1_0)
);
defparam \INS_0_57_0_.m105_1_0 .INIT=8'hAC;
// @29:116
  CFG3 \INS_0_57_0_.m105_2  (
	.A(SMADDR[5]),
	.B(m10),
	.C(m105_1),
	.Y(m105_2)
);
defparam \INS_0_57_0_.m105_2 .INIT=8'hD8;
// @29:116
  CFG4 \INS_0_57_0_.m131_1  (
	.A(SMADDR[5]),
	.B(SMADDR[1]),
	.C(m128),
	.D(N_5_i_0),
	.Y(m131_1)
);
defparam \INS_0_57_0_.m131_1 .INIT=16'hDC98;
// @29:116
  CFG4 \INS_0_57_0_.m133_1  (
	.A(SMADDR[4]),
	.B(SMADDR[6]),
	.C(N_124_i),
	.D(N_122_i),
	.Y(m133_1)
);
defparam \INS_0_57_0_.m133_1 .INIT=16'hB9A8;
// @29:116
  CFG2 \INS_0_57_0_.m73_i  (
	.A(m13),
	.B(SMADDR[2]),
	.Y(N_74_i)
);
defparam \INS_0_57_0_.m73_i .INIT=4'hD;
// @29:116
  CFG2 \INS_0_57_0_.m2_i  (
	.A(m1),
	.B(SMADDR[2]),
	.Y(N_3_i)
);
defparam \INS_0_57_0_.m2_i .INIT=4'h7;
// @29:116
  CFG2 \INS_0_57_0_.m1_i  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.Y(N_2_i)
);
defparam \INS_0_57_0_.m1_i .INIT=4'hE;
// @29:116
  CFG2 \INS_0_57_0_.m20_i  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.Y(N_21_i_i)
);
defparam \INS_0_57_0_.m20_i .INIT=4'h7;
// @31:672
  CFG3 \INS_0_dreg_RNI84SB[1]  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[1]),
	.C(INSTR_SCMD[1]),
	.Y(INS_0_dreg_RNI84SB_0)
);
defparam \INS_0_dreg_RNI84SB[1] .INIT=8'h01;
// @29:116
  CFG3 \INS_0_57_0_.m53  (
	.A(SMADDR[1]),
	.B(m27),
	.C(SMADDR[2]),
	.Y(m53)
);
defparam \INS_0_57_0_.m53 .INIT=8'h4C;
// @29:116
  CFG3 \INS_0_57_0_.m66_0  (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.C(SMADDR[5]),
	.Y(m66_0)
);
defparam \INS_0_57_0_.m66_0 .INIT=8'h04;
// @29:116
  CFG2 \INS_0_57_0_.m138_0  (
	.A(SMADDR[1]),
	.B(SMADDR[4]),
	.Y(m138_0)
);
defparam \INS_0_57_0_.m138_0 .INIT=4'h4;
// @29:116
  CFG2 \INS_0_57_0_.m199_e  (
	.A(SMADDR[1]),
	.B(SMADDR[5]),
	.Y(m199_e)
);
defparam \INS_0_57_0_.m199_e .INIT=4'h2;
// @29:116
  CFG2 \INS_0_57_0_.m187_e  (
	.A(SMADDR[1]),
	.B(SMADDR[5]),
	.Y(m187_e)
);
defparam \INS_0_57_0_.m187_e .INIT=4'h8;
// @29:116
  CFG2 \INS_0_57_0_.m312  (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.Y(m312)
);
defparam \INS_0_57_0_.m312 .INIT=4'h4;
// @29:116
  CFG2 \INS_0_57_0_.m165  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.Y(m165)
);
defparam \INS_0_57_0_.m165 .INIT=4'h4;
// @29:116
  CFG2 \INS_0_57_0_.m162  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.Y(m162)
);
defparam \INS_0_57_0_.m162 .INIT=4'h2;
// @29:116
  CFG2 \INS_0_57_0_.m153  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.Y(m153)
);
defparam \INS_0_57_0_.m153 .INIT=4'h1;
// @29:116
  CFG2 \INS_0_57_0_.m128  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.Y(m128)
);
defparam \INS_0_57_0_.m128 .INIT=4'h6;
// @29:116
  CFG2 \INS_0_57_0_.m75  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.Y(m75)
);
defparam \INS_0_57_0_.m75 .INIT=4'h2;
// @29:116
  CFG2 \INS_0_57_0_.m25  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.Y(m25)
);
defparam \INS_0_57_0_.m25 .INIT=4'h4;
// @29:116
  CFG2 \INS_0_57_0_.m20  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.Y(N_21_i)
);
defparam \INS_0_57_0_.m20 .INIT=4'h8;
// @29:116
  CFG2 \INS_0_57_0_.m13  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.Y(m13)
);
defparam \INS_0_57_0_.m13 .INIT=4'h2;
// @29:116
  CFG2 \INS_0_57_0_.m6  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.Y(m6)
);
defparam \INS_0_57_0_.m6 .INIT=4'h6;
// @29:116
  CFG2 \INS_0_57_0_.m3  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.Y(m3)
);
defparam \INS_0_57_0_.m3 .INIT=4'h4;
// @29:116
  CFG2 \INS_0_57_0_.m1  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.Y(m1)
);
defparam \INS_0_57_0_.m1 .INIT=4'h1;
// @29:116
  CFG3 \INS_0_57_0_.m117  (
	.A(m105_2_1),
	.B(SMADDR[6]),
	.C(m116_1_0_wmux_0_Y),
	.Y(m117)
);
defparam \INS_0_57_0_.m117 .INIT=8'hD1;
// @29:116
  CFG3 \INS_0_57_0_.m303_2  (
	.A(SMADDR[1]),
	.B(m1),
	.C(SMADDR[5]),
	.Y(m303_1)
);
defparam \INS_0_57_0_.m303_2 .INIT=8'h40;
// @29:116
  CFG2 \INS_0_57_0_.m228  (
	.A(m3),
	.B(SMADDR[2]),
	.Y(m228)
);
defparam \INS_0_57_0_.m228 .INIT=4'h9;
// @29:116
  CFG2 \INS_0_57_0_.m88  (
	.A(m3),
	.B(SMADDR[2]),
	.Y(m88)
);
defparam \INS_0_57_0_.m88 .INIT=4'h8;
// @29:116
  CFG2 \INS_0_57_0_.m73  (
	.A(m13),
	.B(SMADDR[2]),
	.Y(m73)
);
defparam \INS_0_57_0_.m73 .INIT=4'h2;
// @29:116
  CFG2 \INS_0_57_0_.m72  (
	.A(N_21_i),
	.B(SMADDR[2]),
	.Y(m72)
);
defparam \INS_0_57_0_.m72 .INIT=4'h2;
// @29:116
  CFG2 \INS_0_57_0_.m63  (
	.A(m3),
	.B(SMADDR[2]),
	.Y(m63)
);
defparam \INS_0_57_0_.m63 .INIT=4'h2;
// @29:116
  CFG2 \INS_0_57_0_.m28  (
	.A(m1),
	.B(SMADDR[2]),
	.Y(m28)
);
defparam \INS_0_57_0_.m28 .INIT=4'h2;
// @29:116
  CFG2 \INS_0_57_0_.m24  (
	.A(m6),
	.B(SMADDR[2]),
	.Y(N_25_i)
);
defparam \INS_0_57_0_.m24 .INIT=4'h4;
// @29:116
  CFG3 \INS_0_57_0_.m197  (
	.A(SMADDR[2]),
	.B(N_21_i),
	.C(SMADDR[3]),
	.Y(m197)
);
defparam \INS_0_57_0_.m197 .INIT=8'h1B;
// @29:116
  CFG3 \INS_0_57_0_.m149  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(m3),
	.Y(m149)
);
defparam \INS_0_57_0_.m149 .INIT=8'h74;
// @29:116
  CFG3 \INS_0_57_0_.m147  (
	.A(m13),
	.B(SMADDR[2]),
	.C(N_21_i),
	.Y(m147)
);
defparam \INS_0_57_0_.m147 .INIT=8'hB8;
// @29:116
  CFG3 \INS_0_57_0_.m134  (
	.A(SMADDR[2]),
	.B(m3),
	.C(m13),
	.Y(m134)
);
defparam \INS_0_57_0_.m134 .INIT=8'hE4;
// @29:116
  CFG3 \INS_0_57_0_.m119  (
	.A(SMADDR[2]),
	.B(m1),
	.C(m13),
	.Y(m119)
);
defparam \INS_0_57_0_.m119 .INIT=8'hE4;
// @29:116
  CFG3 \INS_0_57_0_.m93  (
	.A(SMADDR[2]),
	.B(m3),
	.C(m13),
	.Y(m93)
);
defparam \INS_0_57_0_.m93 .INIT=8'hB1;
// @29:116
  CFG3 \INS_0_57_0_.m68  (
	.A(SMADDR[2]),
	.B(m6),
	.C(m13),
	.Y(m68)
);
defparam \INS_0_57_0_.m68 .INIT=8'hD8;
// @29:116
  CFG3 \INS_0_57_0_.m64  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(N_21_i),
	.Y(m64)
);
defparam \INS_0_57_0_.m64 .INIT=8'h47;
// @29:116
  CFG3 \INS_0_57_0_.m59  (
	.A(SMADDR[2]),
	.B(m6),
	.C(m13),
	.Y(m59)
);
defparam \INS_0_57_0_.m59 .INIT=8'hE4;
// @29:116
  CFG3 \INS_0_57_0_.m44  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(m1),
	.Y(m44)
);
defparam \INS_0_57_0_.m44 .INIT=8'hD1;
// @29:116
  CFG3 \INS_0_57_0_.m27  (
	.A(SMADDR[2]),
	.B(m13),
	.C(SMADDR[3]),
	.Y(m27)
);
defparam \INS_0_57_0_.m27 .INIT=8'h8D;
// @29:116
  CFG3 \INS_0_57_0_.m21  (
	.A(m13),
	.B(SMADDR[2]),
	.C(N_21_i),
	.Y(m21)
);
defparam \INS_0_57_0_.m21 .INIT=8'h1D;
// @29:116
  CFG3 \INS_0_57_0_.m12  (
	.A(m3),
	.B(SMADDR[2]),
	.C(m6),
	.Y(m12)
);
defparam \INS_0_57_0_.m12 .INIT=8'hB8;
// @29:116
  CFG3 \INS_0_57_0_.m8  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.C(SMADDR[0]),
	.Y(m8)
);
defparam \INS_0_57_0_.m8 .INIT=8'h36;
// @29:116
  CFG3 \INS_0_57_0_.m4  (
	.A(SMADDR[2]),
	.B(m1),
	.C(m3),
	.Y(N_5_i_0)
);
defparam \INS_0_57_0_.m4 .INIT=8'h1B;
// @29:116
  CFG4 \INS_0_57_0_.m253  (
	.A(SMADDR[1]),
	.B(m3),
	.C(SMADDR[3]),
	.D(SMADDR[2]),
	.Y(m253)
);
defparam \INS_0_57_0_.m253 .INIT=16'h0AD8;
// @29:116
  CFG3 \INS_0_57_0_.m282_3  (
	.A(SMADDR[1]),
	.B(m28),
	.C(SMADDR[5]),
	.Y(m282_2)
);
defparam \INS_0_57_0_.m282_3 .INIT=8'h80;
// @29:116
  CFG4 \INS_0_57_0_.m239  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(i2_mux_0)
);
defparam \INS_0_57_0_.m239 .INIT=16'h708E;
// @29:116
  CFG3 \INS_0_57_0_.m121_2  (
	.A(SMADDR[1]),
	.B(m2),
	.C(SMADDR[5]),
	.Y(m121_1)
);
defparam \INS_0_57_0_.m121_2 .INIT=8'h40;
// @29:116
  CFG2 \INS_0_57_0_.N_15_i  (
	.A(m13),
	.B(SMADDR[2]),
	.Y(N_15_i_0)
);
defparam \INS_0_57_0_.N_15_i .INIT=4'h7;
// @18:94
  CFG4 \INS_0_dreg_RNIFD0F[14]  (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(un11_pwrite_0_0_0),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.D(COREABC_C0_0_APB3master_PADDR[1]),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0)
);
defparam \INS_0_dreg_RNIFD0F[14] .INIT=16'h0004;
// @29:116
  CFG2 \INS_0_57_0_.m278  (
	.A(m28),
	.B(m187_e),
	.Y(N_326_mux)
);
defparam \INS_0_57_0_.m278 .INIT=4'h8;
// @29:116
  CFG2 \INS_0_57_0_.m298  (
	.A(m73),
	.B(SMADDR[1]),
	.Y(m298)
);
defparam \INS_0_57_0_.m298 .INIT=4'h8;
// @29:116
  CFG3 \INS_0_57_0_.m297  (
	.A(SMADDR[1]),
	.B(m13),
	.C(SMADDR[2]),
	.Y(m297)
);
defparam \INS_0_57_0_.m297 .INIT=8'h80;
// @29:116
  CFG3 \INS_0_57_0_.m265  (
	.A(SMADDR[1]),
	.B(N_21_i),
	.C(SMADDR[2]),
	.Y(m265)
);
defparam \INS_0_57_0_.m265 .INIT=8'h40;
// @29:116
  CFG2 \INS_0_57_0_.m219  (
	.A(m28),
	.B(SMADDR[1]),
	.Y(m219)
);
defparam \INS_0_57_0_.m219 .INIT=4'h2;
// @29:116
  CFG3 \INS_0_57_0_.m121_3  (
	.A(SMADDR[1]),
	.B(m119),
	.C(SMADDR[5]),
	.Y(m121_2)
);
defparam \INS_0_57_0_.m121_3 .INIT=8'h80;
// @29:116
  CFG4 \INS_0_57_0_.N_318_mux_i  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(SMADDR[1]),
	.D(m6),
	.Y(N_318_mux_i_0)
);
defparam \INS_0_57_0_.N_318_mux_i .INIT=16'hAEA2;
// @29:116
  CFG4 \INS_0_57_0_.m142  (
	.A(SMADDR[1]),
	.B(m44),
	.C(SMADDR[4]),
	.D(SMADDR[5]),
	.Y(N_328_mux)
);
defparam \INS_0_57_0_.m142 .INIT=16'h0004;
// @29:116
  CFG4 \INS_0_57_0_.m51  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(m13),
	.D(m3),
	.Y(i2_mux)
);
defparam \INS_0_57_0_.m51 .INIT=16'hAB67;
// @29:116
  CFG4 \INS_0_57_0_.m256  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(N_21_i),
	.D(m1),
	.Y(m256)
);
defparam \INS_0_57_0_.m256 .INIT=16'hA820;
// @29:116
  CFG3 \INS_0_57_0_.m243  (
	.A(SMADDR[1]),
	.B(m1),
	.C(m2),
	.Y(m243)
);
defparam \INS_0_57_0_.m243 .INIT=8'hD8;
// @29:116
  CFG2 \INS_0_57_0_.m221  (
	.A(m64),
	.B(SMADDR[1]),
	.Y(m221)
);
defparam \INS_0_57_0_.m221 .INIT=4'h1;
// @29:116
  CFG2 \INS_0_57_0_.m182  (
	.A(m44),
	.B(SMADDR[1]),
	.Y(m182)
);
defparam \INS_0_57_0_.m182 .INIT=4'h8;
// @29:116
  CFG4 \INS_0_57_0_.m19  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(SMADDR[1]),
	.D(m13),
	.Y(m19)
);
defparam \INS_0_57_0_.m19 .INIT=16'h0E02;
// @29:116
  CFG4 \INS_0_57_0_.m292  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(m3),
	.D(m1),
	.Y(m292)
);
defparam \INS_0_57_0_.m292 .INIT=16'hDC10;
// @29:116
  CFG4 \INS_0_57_0_.m273  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m273)
);
defparam \INS_0_57_0_.m273 .INIT=16'h00AC;
// @29:116
  CFG4 \INS_0_57_0_.m114  (
	.A(SMADDR[1]),
	.B(m1),
	.C(SMADDR[3]),
	.D(SMADDR[2]),
	.Y(m114)
);
defparam \INS_0_57_0_.m114 .INIT=16'h448D;
// @29:116
  CFG4 \INS_0_57_0_.m223  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(N_21_i),
	.D(m3),
	.Y(m223)
);
defparam \INS_0_57_0_.m223 .INIT=16'h9D04;
// @29:116
  CFG4 \INS_0_57_0_.m143_1  (
	.A(SMADDR[6]),
	.B(SMADDR[5]),
	.C(m138_0),
	.D(m88),
	.Y(m143_0)
);
defparam \INS_0_57_0_.m143_1 .INIT=16'h4000;
// @29:116
  CFG4 \INS_0_57_0_.m270_3  (
	.A(SMADDR[6]),
	.B(SMADDR[4]),
	.C(m199_e),
	.D(N_25_i),
	.Y(m270_2)
);
defparam \INS_0_57_0_.m270_3 .INIT=16'h8000;
// @29:116
  CFG4 \INS_0_57_0_.N_243_i  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(N_243_i)
);
defparam \INS_0_57_0_.N_243_i .INIT=16'h9508;
// @29:116
  CFG4 \INS_0_57_0_.m205  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[5]),
	.D(SMADDR[2]),
	.Y(i4_mux)
);
defparam \INS_0_57_0_.m205 .INIT=16'h1828;
// @29:116
  CFG3 \INS_0_57_0_.m185  (
	.A(SMADDR[1]),
	.B(m2),
	.C(SMADDR[5]),
	.Y(m185)
);
defparam \INS_0_57_0_.m185 .INIT=8'h04;
// @29:116
  CFG3 \INS_0_57_0_.m135  (
	.A(m73),
	.B(SMADDR[1]),
	.C(m134),
	.Y(m135)
);
defparam \INS_0_57_0_.m135 .INIT=8'hE2;
// @29:116
  CFG4 \INS_0_57_0_.m97  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(m13),
	.D(m1),
	.Y(m97)
);
defparam \INS_0_57_0_.m97 .INIT=16'hEC20;
// @29:116
  CFG4 \INS_0_57_0_.m40  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m40)
);
defparam \INS_0_57_0_.m40 .INIT=16'h1EDC;
// @29:116
  CFG4 \INS_0_57_0_.m35  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m35)
);
defparam \INS_0_57_0_.m35 .INIT=16'h6970;
// @31:672
  CFG3 \INS_0_dreg_RNI3VRB[0]  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(INSTR_CMD[2]),
	.Y(accum_next8_i)
);
defparam \INS_0_dreg_RNI3VRB[0] .INIT=8'hA2;
// @29:116
  CFG4 \INS_0_57_0_.m250  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m250)
);
defparam \INS_0_57_0_.m250 .INIT=16'h4186;
// @29:116
  CFG4 \INS_0_57_0_.m112  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m112)
);
defparam \INS_0_57_0_.m112 .INIT=16'h7EC3;
// @29:116
  CFG4 \INS_0_57_0_.m61  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m61)
);
defparam \INS_0_57_0_.m61 .INIT=16'h4790;
// @29:116
  CFG4 \INS_0_57_0_.m91  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m91)
);
defparam \INS_0_57_0_.m91 .INIT=16'h72CC;
// @29:116
  CFG4 \INS_0_57_0_.m10  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m10)
);
defparam \INS_0_57_0_.m10 .INIT=16'h4F96;
// @29:116
  CFG4 \INS_0_57_0_.m121_1  (
	.A(SMADDR[1]),
	.B(N_21_i),
	.C(SMADDR[2]),
	.D(SMADDR[5]),
	.Y(m121_0)
);
defparam \INS_0_57_0_.m121_1 .INIT=16'h0008;
// @29:116
  CFG4 \INS_0_57_0_.m121_0  (
	.A(SMADDR[1]),
	.B(N_21_i),
	.C(SMADDR[2]),
	.D(SMADDR[5]),
	.Y(m121)
);
defparam \INS_0_57_0_.m121_0 .INIT=16'h0040;
// @29:116
  CFG4 \INS_0_57_0_.m58  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(m58)
);
defparam \INS_0_57_0_.m58 .INIT=16'h79CE;
// @29:116
  CFG3 \INS_0_57_0_.N_259_i  (
	.A(SMADDR[1]),
	.B(N_25_i),
	.C(m73),
	.Y(N_259_i)
);
defparam \INS_0_57_0_.N_259_i .INIT=8'hD8;
// @29:116
  CFG4 \INS_0_57_0_.N_162_i  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(m28),
	.D(N_21_i),
	.Y(N_162_i)
);
defparam \INS_0_57_0_.N_162_i .INIT=16'hD850;
// @29:116
  CFG4 \INS_0_57_0_.m296  (
	.A(SMADDR[5]),
	.B(SMADDR[1]),
	.C(m72),
	.D(m28),
	.Y(m296)
);
defparam \INS_0_57_0_.m296 .INIT=16'hA280;
// @29:116
  CFG3 \INS_0_57_0_.m290  (
	.A(SMADDR[5]),
	.B(m72),
	.C(m219),
	.Y(m290)
);
defparam \INS_0_57_0_.m290 .INIT=8'hE4;
// @29:116
  CFG4 \INS_0_57_0_.m271  (
	.A(SMADDR[5]),
	.B(SMADDR[1]),
	.C(m88),
	.D(m72),
	.Y(m271)
);
defparam \INS_0_57_0_.m271 .INIT=16'h5140;
// @29:116
  CFG4 \INS_0_57_0_.m259  (
	.A(SMADDR[1]),
	.B(SMADDR[5]),
	.C(m73),
	.D(N_25_i),
	.Y(m259)
);
defparam \INS_0_57_0_.m259 .INIT=16'h3210;
// @29:116
  CFG4 \INS_0_57_0_.m156  (
	.A(SMADDR[5]),
	.B(SMADDR[1]),
	.C(m153),
	.D(m2),
	.Y(m156)
);
defparam \INS_0_57_0_.m156 .INIT=16'h3210;
// @29:116
  CFG4 \INS_0_57_0_.N_110_i  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(N_110_i_0)
);
defparam \INS_0_57_0_.N_110_i .INIT=16'hBEC7;
// @29:116
  CFG4 \INS_0_57_0_.N_48_i  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(N_48_i_0)
);
defparam \INS_0_57_0_.N_48_i .INIT=16'hB7F6;
// @29:116
  CFG4 \INS_0_57_0_.N_46_i  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(m44),
	.D(N_21_i),
	.Y(N_46_i_0)
);
defparam \INS_0_57_0_.N_46_i .INIT=16'h1B5F;
// @29:116
  CFG4 \INS_0_57_0_.m287  (
	.A(SMADDR[5]),
	.B(SMADDR[1]),
	.C(m147),
	.D(m28),
	.Y(m287)
);
defparam \INS_0_57_0_.m287 .INIT=16'hA280;
// @29:116
  CFG4 \INS_0_57_0_.m284  (
	.A(SMADDR[5]),
	.B(SMADDR[1]),
	.C(m153),
	.D(N_5_i_0),
	.Y(m284)
);
defparam \INS_0_57_0_.m284 .INIT=16'h1054;
// @29:116
  CFG3 \INS_0_57_0_.m266  (
	.A(m256),
	.B(SMADDR[5]),
	.C(m265),
	.Y(m266)
);
defparam \INS_0_57_0_.m266 .INIT=8'hB8;
// @29:116
  CFG4 \INS_0_57_0_.N_237_i  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(N_237_i)
);
defparam \INS_0_57_0_.N_237_i .INIT=16'hF14C;
// @29:116
  CFG4 \INS_0_57_0_.N_249_i  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(N_249_i)
);
defparam \INS_0_57_0_.N_249_i .INIT=16'h960C;
// @29:116
  CFG4 \INS_0_57_0_.N_96_i  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(SMADDR[3]),
	.D(SMADDR[0]),
	.Y(N_96_i)
);
defparam \INS_0_57_0_.N_96_i .INIT=16'hD789;
// @29:116
  CFG4 \INS_0_57_0_.N_124_i  (
	.A(SMADDR[1]),
	.B(SMADDR[5]),
	.C(m73),
	.D(N_21_i),
	.Y(N_124_i)
);
defparam \INS_0_57_0_.N_124_i .INIT=16'h37BF;
// @29:116
  CFG4 \INS_0_57_0_.m218  (
	.A(SMADDR[6]),
	.B(SMADDR[4]),
	.C(N_322_mux),
	.D(m216_2_1),
	.Y(m218)
);
defparam \INS_0_57_0_.m218 .INIT=16'hD580;
// @29:116
  CFG3 \INS_0_57_0_.m39  (
	.A(SMADDR[5]),
	.B(m35),
	.C(m38_1_0_wmux_0_Y),
	.Y(m39)
);
defparam \INS_0_57_0_.m39 .INIT=8'hB1;
// @29:116
  CFG4 \INS_0_57_0_.m209  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(m182),
	.D(N_322_mux),
	.Y(m209)
);
defparam \INS_0_57_0_.m209 .INIT=16'hDC10;
// @29:116
  CFG3 \INS_0_57_0_.m62  (
	.A(SMADDR[5]),
	.B(m58),
	.C(m61),
	.Y(m62)
);
defparam \INS_0_57_0_.m62 .INIT=8'hB1;
// @29:116
  CFG4 \INS_0_57_0_.N_122_i  (
	.A(m121),
	.B(m121_0),
	.C(m121_2),
	.D(m121_1),
	.Y(N_122_i)
);
defparam \INS_0_57_0_.N_122_i .INIT=16'h0001;
// @29:116
  CFG4 \INS_0_57_0_.m42  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(m39),
	.D(m40),
	.Y(m42)
);
defparam \INS_0_57_0_.m42 .INIT=16'hFC74;
// @29:116
  CFG3 \INS_0_57_0_.m226  (
	.A(m209),
	.B(SMADDR[6]),
	.C(m225_1_0_wmux_0_Y),
	.Y(m226)
);
defparam \INS_0_57_0_.m226 .INIT=8'hB8;
// @29:116
  CFG3 \INS_0_57_0_.m100  (
	.A(m86),
	.B(SMADDR[6]),
	.C(m99_1_0_wmux_0_Y),
	.Y(m100)
);
defparam \INS_0_57_0_.m100 .INIT=8'hD1;
// @29:116
  CFG3 \INS_0_57_0_.m56  (
	.A(SMADDR[6]),
	.B(m42),
	.C(m55_1_0_wmux_0_Y),
	.Y(m56)
);
defparam \INS_0_57_0_.m56 .INIT=8'hB1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_INSTRUCTIONS */

module COREABC_C0_COREABC_C0_0_COREABC (
  COREABC_C0_0_APB3master_PADDR,
  CH0_0_reg_5,
  CH0_0_reg_1,
  CH0_0_reg_0,
  PRDATA_m3_d_0,
  PRDATA_m1_0,
  PRDATA_m1_3,
  CTRL_reg_0,
  CTRL_reg_5,
  CTRL_reg_1,
  CTRL_reg_3,
  COREABC_C0_0_APB3master_PWDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2,
  COREABC_C0_0_APB3master_PRDATA_0,
  COREABC_C0_0_APB3master_PRDATA_4,
  sercon_2,
  sercon_0,
  serdat_2,
  serdat_0,
  seradr0apb_2,
  seradr0apb_0,
  CoreAPB3_C0_0_APBmslave2_PRDATA_0,
  PRDATA_0_iv_0_1_0,
  PRDATA_0_iv_a2_0,
  INT_reg_0,
  INSTR_SCMD,
  un11_pwrite_0_0_0,
  N_683,
  un6_pwrite,
  N_686,
  un11_pwrite,
  un5_pwrite_1_0,
  un3_int_5,
  un3_int_4,
  N_687,
  N_685,
  N_689,
  PRDATA_N_4_1,
  iprdata46,
  un1_prdata_sig9,
  PRDATA_m3_0,
  un6_pwrite_1_0,
  N_688,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  PRDATA_sm3,
  PRDATA_ss0,
  iprdata47,
  PRDATA_ss3,
  COREABC_C0_0_APB3master_PENABLE,
  AND2_0_Y,
  COREABC_C0_0_APB3master_PSELx,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
output [9:0] COREABC_C0_0_APB3master_PADDR ;
input CH0_0_reg_5 ;
input CH0_0_reg_1 ;
input CH0_0_reg_0 ;
input PRDATA_m3_d_0 ;
input PRDATA_m1_0 ;
input PRDATA_m1_3 ;
input CTRL_reg_0 ;
input CTRL_reg_5 ;
input CTRL_reg_1 ;
input CTRL_reg_3 ;
output [7:0] COREABC_C0_0_APB3master_PWDATA ;
output CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
output CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6 ;
output CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2 ;
input COREABC_C0_0_APB3master_PRDATA_0 ;
input COREABC_C0_0_APB3master_PRDATA_4 ;
input sercon_2 ;
input sercon_0 ;
input serdat_2 ;
input serdat_0 ;
input seradr0apb_2 ;
input seradr0apb_0 ;
input CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
input PRDATA_0_iv_0_1_0 ;
input PRDATA_0_iv_a2_0 ;
input INT_reg_0 ;
output [1:0] INSTR_SCMD ;
input un11_pwrite_0_0_0 ;
input N_683 ;
input un6_pwrite ;
input N_686 ;
input un11_pwrite ;
input un5_pwrite_1_0 ;
input un3_int_5 ;
input un3_int_4 ;
input N_687 ;
input N_685 ;
input N_689 ;
input PRDATA_N_4_1 ;
input iprdata46 ;
input un1_prdata_sig9 ;
input PRDATA_m3_0 ;
input un6_pwrite_1_0 ;
input N_688 ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
input PRDATA_sm3 ;
input PRDATA_ss0 ;
input iprdata47 ;
input PRDATA_ss3 ;
output COREABC_C0_0_APB3master_PENABLE ;
input AND2_0_Y ;
output COREABC_C0_0_APB3master_PSELx ;
input FCCC_C0_0_GL0 ;
output COREABC_C0_0_PRESETN ;
wire CH0_0_reg_5 ;
wire CH0_0_reg_1 ;
wire CH0_0_reg_0 ;
wire PRDATA_m3_d_0 ;
wire PRDATA_m1_0 ;
wire PRDATA_m1_3 ;
wire CTRL_reg_0 ;
wire CTRL_reg_5 ;
wire CTRL_reg_1 ;
wire CTRL_reg_3 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2 ;
wire COREABC_C0_0_APB3master_PRDATA_0 ;
wire COREABC_C0_0_APB3master_PRDATA_4 ;
wire sercon_2 ;
wire sercon_0 ;
wire serdat_2 ;
wire serdat_0 ;
wire seradr0apb_2 ;
wire seradr0apb_0 ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
wire PRDATA_0_iv_0_1_0 ;
wire PRDATA_0_iv_a2_0 ;
wire INT_reg_0 ;
wire un11_pwrite_0_0_0 ;
wire N_683 ;
wire un6_pwrite ;
wire N_686 ;
wire un11_pwrite ;
wire un5_pwrite_1_0 ;
wire un3_int_5 ;
wire un3_int_4 ;
wire N_687 ;
wire N_685 ;
wire N_689 ;
wire PRDATA_N_4_1 ;
wire iprdata46 ;
wire un1_prdata_sig9 ;
wire PRDATA_m3_0 ;
wire un6_pwrite_1_0 ;
wire N_688 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire PRDATA_sm3 ;
wire PRDATA_ss0 ;
wire iprdata47 ;
wire PRDATA_ss3 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire AND2_0_Y ;
wire COREABC_C0_0_APB3master_PSELx ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [1:0] ICYCLE;
wire [1:0] ICYCLE_i;
wire [3:0] STKPTR;
wire [3:0] STKPTR_11;
wire [7:0] ACCUMULATOR;
wire [7:0] ACCUM_NEXT;
wire [0:0] ICYCLE_ns;
wire [6:0] SMADDR;
wire [6:0] SMADDR_s;
wire [6:0] RAMWDATA_5;
wire [3:3] SMADDR_RNIV3PK1_Y;
wire [3:3] SMADDR_RNI2UMV1_Y;
wire [6:6] RAMWDATA_RNO_FCO;
wire [6:6] RAMWDATA_RNO_Y;
wire [3:3] SMADDR_RNI6PKA2_Y;
wire [0:0] SMADDR_cry_cy_S;
wire [0:0] SMADDR_cry_cy_Y;
wire [5:0] SMADDR_cry;
wire [5:0] SMADDR_cry_Y;
wire [6:0] SMADDR_13;
wire [6:6] SMADDR_s_FCO;
wire [6:6] SMADDR_s_Y;
wire [7:0] INSTR_DATA;
wire [7:1] un1_ACCUMULATOR0;
wire [7:0] RAMRDATA;
wire [7:0] ACCUM_NEXT_m3_1_0;
wire [1:1] ACCUM_NEXT_0_RNO_1;
wire [1:1] ACCUM_NEXT_0_RNO_3;
wire [5:0] ACCUM_NEXT_1;
wire [7:0] ACCUM_NEXT_1_0;
wire [5:5] CoreAPB3_C0_0_APBmslave1_PRDATA_m;
wire [0:0] CoreAPB3_C0_0_APBmslave1_PRDATA_m_0;
wire [2:0] CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_1_0;
wire [7:0] ACCUM_NEXT_m2;
wire [7:0] ACCUM_NEXT_m3;
wire [7:0] ACCUM_IN;
wire [1:1] ACCUM_NEXT_0_1_0;
wire [1:1] INS_0_dreg_RNI84SB;
wire [2:2] ICYCLE_d;
wire [2:0] INSTR_CMD;
wire [7:7] RAMADDR_i;
wire [4:4] ACCUM_NEXT_RNO_2;
wire [6:0] RAMADDR;
wire [6:0] RAMWDATA;
wire [4:4] ACCUM_NEXT_RNO_1;
wire RSTSYNC2_Z ;
wire GND ;
wire VCC ;
wire un1_stbaccum_Z ;
wire STD_ACCUM_ZERO_Z ;
wire un1_std_accum_zero_Z ;
wire un1_isr_Z ;
wire ISR_ACCUM_ZERO_Z ;
wire un4_isr_Z ;
wire STD_ACCUM_NEG_Z ;
wire ISR_ACCUM_NEG_Z ;
wire DOJMP_Z ;
wire un1_ICYCLE_8_i ;
wire ISR_Z ;
wire un1_DOISR_0_sqmuxa_Z ;
wire DOISR_Z ;
wire un1_ICYCLE_4_i ;
wire m7 ;
wire PSELI_5 ;
wire STBACCUM_Z ;
wire STBACCUM_4 ;
wire STBFLAG_Z ;
wire STBFLAG_5 ;
wire STBRAM_Z ;
wire STBRAM_7 ;
wire RSTSYNC1_Z ;
wire ICYCLE_1_sqmuxa ;
wire un1_ICYCLE_2_i ;
wire RAMWDATA_5_cry_0_cy ;
wire DOISR_RNIT529_S ;
wire DOISR_RNIT529_Y ;
wire RAMWDATA_5_cry_0 ;
wire DOISR_RNISRVJ_Y ;
wire RAMWDATA_5_cry_1 ;
wire DOISR_RNISITU_Y ;
wire RAMWDATA_5_cry_2 ;
wire DOISR_RNITAR91_Y ;
wire RAMWDATA_5_cry_3 ;
wire RAMWDATA_5_cry_4 ;
wire RAMWDATA_5_cry_5 ;
wire SMADDR_cry_cy ;
wire un1_ACCUMULATOR_0_cry_0_Z ;
wire un1_ACCUMULATOR_0_cry_0_S ;
wire un1_ACCUMULATOR_0_cry_0_Y ;
wire un1_ACCUMULATOR_0_cry_1 ;
wire un1_ACCUMULATOR_0_cry_1_0_Y ;
wire un1_ACCUMULATOR_0_cry_2 ;
wire un1_ACCUMULATOR_0_cry_2_0_Y ;
wire un1_ACCUMULATOR_0_cry_3 ;
wire un1_ACCUMULATOR_0_cry_3_0_Y ;
wire un1_ACCUMULATOR_0_cry_4 ;
wire un1_ACCUMULATOR_0_cry_4_0_Y ;
wire un1_ACCUMULATOR_0_cry_5 ;
wire un1_ACCUMULATOR_0_cry_5_0_Y ;
wire un1_ACCUMULATOR_0_s_7_FCO ;
wire un1_ACCUMULATOR_0_s_7_Y ;
wire aluout32_0_i ;
wire un1_ACCUMULATOR_0_cry_6 ;
wire un1_ACCUMULATOR_0_cry_6_0_Y ;
wire msel_N_3_mux ;
wire N_75_i ;
wire N_45 ;
wire un1_std_accum_zero_1_0 ;
wire un1_std_accum_zero_2_Z ;
wire d_N_8 ;
wire N_11_mux_2 ;
wire ACCUM_NEXT_N_5L9_0_Z ;
wire ACCUM_NEXT_N_6L12_Z ;
wire ACCUM_NEXT_N_7L14_0_Z ;
wire ACCUM_NEXT_N_8L16_0_Z ;
wire ACCUM_NEXT_N_5L9_Z ;
wire ACCUM_NEXT_N_6L11_Z ;
wire ACCUM_NEXT_N_7L14_Z ;
wire ACCUM_NEXT_N_8L16_Z ;
wire ACCUM_NEXT_N_9L18_Z ;
wire d_m7_i_0 ;
wire d_N_5 ;
wire accum_next8_i ;
wire ACCUM_NEXT_m5s4_Z ;
wire d_m7_i_1_0 ;
wire N_194 ;
wire CO1 ;
wire STKPTR_2_sqmuxa_Z ;
wire un3_pready_m_i ;
wire un34_nvmready_Z ;
wire N_109 ;
wire flagvalue_3 ;
wire flags_Z ;
wire ACCUM_NEG_Z ;
wire USE_ACC_1_Z ;
wire DOJMP_1_sqmuxa_0_Z ;
wire STKPTR_1_sqmuxa_1_0_Z ;
wire un1_initdone_i ;
wire DOISR_0_sqmuxa_Z ;
wire i5_mux ;
wire ISR_1_sqmuxa_1_Z ;
wire STKPTR_1_sqmuxa_1_Z ;
wire un5_flagvalue ;
wire ISR_1_sqmuxa_1_0_Z ;
wire d_m7_i_0_m2_e_1 ;
wire SMADDR_3_sqmuxa_Z ;
wire N_11_mux ;
wire N_123_i ;
wire i4_mux ;
wire STBFLAG_5_d1 ;
wire STBFLAG_1_m ;
wire N_131 ;
wire N_15_mux ;
wire un1_DOISR_0_sqmuxa_1_Z ;
wire d_N_11 ;
wire CO1_0 ;
wire N_195 ;
wire N_952 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_1346 ;
  CLKINT RSTSYNC2_RNI49BF (
	.Y(COREABC_C0_0_PRESETN),
	.A(RSTSYNC2_Z)
);
  CFG1 \ICYCLE_RNIT3Q1[0]  (
	.A(ICYCLE[0]),
	.Y(ICYCLE_i[0])
);
defparam \ICYCLE_RNIT3Q1[0] .INIT=2'h1;
  CFG1 DOJMP_RNO (
	.A(ICYCLE[1]),
	.Y(ICYCLE_i[1])
);
defparam DOJMP_RNO.INIT=2'h1;
// @31:869
  SLE \STKPTR[0]  (
	.Q(STKPTR[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \STKPTR[1]  (
	.Q(STKPTR[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \STKPTR[2]  (
	.Q(STKPTR[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \STKPTR[3]  (
	.Q(STKPTR[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE \ACCUMULATOR[0]  (
	.Q(ACCUMULATOR[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[0]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE \ACCUMULATOR[1]  (
	.Q(ACCUMULATOR[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[1]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE \ACCUMULATOR[2]  (
	.Q(ACCUMULATOR[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[2]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE \ACCUMULATOR[3]  (
	.Q(ACCUMULATOR[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[3]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE \ACCUMULATOR[4]  (
	.Q(ACCUMULATOR[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[4]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE \ACCUMULATOR[5]  (
	.Q(ACCUMULATOR[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[5]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE \ACCUMULATOR[6]  (
	.Q(ACCUMULATOR[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[6]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE \ACCUMULATOR[7]  (
	.Q(ACCUMULATOR[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE STD_ACCUM_ZERO (
	.Q(STD_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(un1_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE ISR_ACCUM_ZERO (
	.Q(ISR_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(un4_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE STD_ACCUM_NEG (
	.Q(STD_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:686
  SLE ISR_ACCUM_NEG (
	.Q(ISR_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un4_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE DOJMP (
	.Q(DOJMP_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[1]),
	.EN(un1_ICYCLE_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE ISR (
	.Q(ISR_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(un1_DOISR_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE DOISR (
	.Q(DOISR_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(un1_ICYCLE_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \ICYCLE[0]  (
	.Q(ICYCLE[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \ICYCLE[1]  (
	.Q(ICYCLE[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(m7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE PSELI (
	.Q(COREABC_C0_0_APB3master_PSELx),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PSELI_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE STBACCUM (
	.Q(STBACCUM_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STBACCUM_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE STBFLAG (
	.Q(STBFLAG_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STBFLAG_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE STBRAM (
	.Q(STBRAM_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STBRAM_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:293
  SLE RSTSYNC2 (
	.Q(RSTSYNC2_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(RSTSYNC1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE PENABLEI (
	.Q(COREABC_C0_0_APB3master_PENABLE),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:293
  SLE RSTSYNC1 (
	.Q(RSTSYNC1_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \SMADDR[0]  (
	.Q(SMADDR[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[0]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \SMADDR[1]  (
	.Q(SMADDR[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[1]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \SMADDR[2]  (
	.Q(SMADDR[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[2]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \SMADDR[3]  (
	.Q(SMADDR[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[3]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \SMADDR[4]  (
	.Q(SMADDR[4]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[4]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \SMADDR[5]  (
	.Q(SMADDR[5]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[5]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:869
  SLE \SMADDR[6]  (
	.Q(SMADDR[6]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[6]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:907
  ARI1 DOISR_RNIT529 (
	.FCO(RAMWDATA_5_cry_0_cy),
	.S(DOISR_RNIT529_S),
	.Y(DOISR_RNIT529_Y),
	.B(DOISR_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DOISR_RNIT529.INIT=20'h45500;
// @31:907
  ARI1 DOISR_RNISRVJ (
	.FCO(RAMWDATA_5_cry_0),
	.S(RAMWDATA_5[0]),
	.Y(DOISR_RNISRVJ_Y),
	.B(SMADDR[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_0_cy)
);
defparam DOISR_RNISRVJ.INIT=20'h4AA00;
// @31:907
  ARI1 DOISR_RNISITU (
	.FCO(RAMWDATA_5_cry_1),
	.S(RAMWDATA_5[1]),
	.Y(DOISR_RNISITU_Y),
	.B(SMADDR[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_0)
);
defparam DOISR_RNISITU.INIT=20'h4AA00;
// @31:907
  ARI1 DOISR_RNITAR91 (
	.FCO(RAMWDATA_5_cry_2),
	.S(RAMWDATA_5[2]),
	.Y(DOISR_RNITAR91_Y),
	.B(SMADDR[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_1)
);
defparam DOISR_RNITAR91.INIT=20'h4AA00;
// @31:907
  ARI1 \SMADDR_RNIV3PK1[3]  (
	.FCO(RAMWDATA_5_cry_3),
	.S(RAMWDATA_5[3]),
	.Y(SMADDR_RNIV3PK1_Y[3]),
	.B(SMADDR[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_2)
);
defparam \SMADDR_RNIV3PK1[3] .INIT=20'h4AA00;
// @31:907
  ARI1 \SMADDR_RNI2UMV1[3]  (
	.FCO(RAMWDATA_5_cry_4),
	.S(RAMWDATA_5[4]),
	.Y(SMADDR_RNI2UMV1_Y[3]),
	.B(SMADDR[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_3)
);
defparam \SMADDR_RNI2UMV1[3] .INIT=20'h4AA00;
// @31:907
  ARI1 \RAMWDATA_RNO[6]  (
	.FCO(RAMWDATA_RNO_FCO[6]),
	.S(RAMWDATA_5[6]),
	.Y(RAMWDATA_RNO_Y[6]),
	.B(SMADDR[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_5)
);
defparam \RAMWDATA_RNO[6] .INIT=20'h4AA00;
// @31:907
  ARI1 \SMADDR_RNI6PKA2[3]  (
	.FCO(RAMWDATA_5_cry_5),
	.S(RAMWDATA_5[5]),
	.Y(SMADDR_RNI6PKA2_Y[3]),
	.B(SMADDR[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_4)
);
defparam \SMADDR_RNI6PKA2[3] .INIT=20'h4AA00;
// @31:869
  ARI1 \SMADDR_cry_cy[0]  (
	.FCO(SMADDR_cry_cy),
	.S(SMADDR_cry_cy_S[0]),
	.Y(SMADDR_cry_cy_Y[0]),
	.B(DOISR_Z),
	.C(DOJMP_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \SMADDR_cry_cy[0] .INIT=20'h41100;
// @31:869
  ARI1 \SMADDR_cry[0]  (
	.FCO(SMADDR_cry[0]),
	.S(SMADDR_s[0]),
	.Y(SMADDR_cry_Y[0]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[0]),
	.D(SMADDR_13[0]),
	.A(VCC),
	.FCI(SMADDR_cry_cy)
);
defparam \SMADDR_cry[0] .INIT=20'h4D800;
// @31:869
  ARI1 \SMADDR_cry[1]  (
	.FCO(SMADDR_cry[1]),
	.S(SMADDR_s[1]),
	.Y(SMADDR_cry_Y[1]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[1]),
	.D(SMADDR_13[1]),
	.A(VCC),
	.FCI(SMADDR_cry[0])
);
defparam \SMADDR_cry[1] .INIT=20'h4D800;
// @31:869
  ARI1 \SMADDR_cry[2]  (
	.FCO(SMADDR_cry[2]),
	.S(SMADDR_s[2]),
	.Y(SMADDR_cry_Y[2]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[2]),
	.D(SMADDR_13[2]),
	.A(VCC),
	.FCI(SMADDR_cry[1])
);
defparam \SMADDR_cry[2] .INIT=20'h4D800;
// @31:869
  ARI1 \SMADDR_cry[3]  (
	.FCO(SMADDR_cry[3]),
	.S(SMADDR_s[3]),
	.Y(SMADDR_cry_Y[3]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[3]),
	.D(SMADDR_13[3]),
	.A(VCC),
	.FCI(SMADDR_cry[2])
);
defparam \SMADDR_cry[3] .INIT=20'h4D800;
// @31:869
  ARI1 \SMADDR_cry[4]  (
	.FCO(SMADDR_cry[4]),
	.S(SMADDR_s[4]),
	.Y(SMADDR_cry_Y[4]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[4]),
	.D(SMADDR_13[4]),
	.A(VCC),
	.FCI(SMADDR_cry[3])
);
defparam \SMADDR_cry[4] .INIT=20'h4D800;
// @31:869
  ARI1 \SMADDR_s[6]  (
	.FCO(SMADDR_s_FCO[6]),
	.S(SMADDR_s[6]),
	.Y(SMADDR_s_Y[6]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[6]),
	.D(SMADDR_13[6]),
	.A(VCC),
	.FCI(SMADDR_cry[5])
);
defparam \SMADDR_s[6] .INIT=20'h4D800;
// @31:869
  ARI1 \SMADDR_cry[5]  (
	.FCO(SMADDR_cry[5]),
	.S(SMADDR_s[5]),
	.Y(SMADDR_cry_Y[5]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[5]),
	.D(SMADDR_13[5]),
	.A(VCC),
	.FCI(SMADDR_cry[4])
);
defparam \SMADDR_cry[5] .INIT=20'h4D800;
// @31:672
  ARI1 un1_ACCUMULATOR_0_cry_0 (
	.FCO(un1_ACCUMULATOR_0_cry_0_Z),
	.S(un1_ACCUMULATOR_0_cry_0_S),
	.Y(un1_ACCUMULATOR_0_cry_0_Y),
	.B(INSTR_DATA[0]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.A(ACCUMULATOR[0]),
	.FCI(GND)
);
defparam un1_ACCUMULATOR_0_cry_0.INIT=20'h554AB;
// @31:672
  ARI1 un1_ACCUMULATOR_0_cry_1_0 (
	.FCO(un1_ACCUMULATOR_0_cry_1),
	.S(un1_ACCUMULATOR0[1]),
	.Y(un1_ACCUMULATOR_0_cry_1_0_Y),
	.B(INSTR_DATA[1]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.A(ACCUMULATOR[1]),
	.FCI(un1_ACCUMULATOR_0_cry_0_Z)
);
defparam un1_ACCUMULATOR_0_cry_1_0.INIT=20'h557A8;
// @31:672
  ARI1 un1_ACCUMULATOR_0_cry_2_0 (
	.FCO(un1_ACCUMULATOR_0_cry_2),
	.S(un1_ACCUMULATOR0[2]),
	.Y(un1_ACCUMULATOR_0_cry_2_0_Y),
	.B(INSTR_DATA[2]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.A(ACCUMULATOR[2]),
	.FCI(un1_ACCUMULATOR_0_cry_1)
);
defparam un1_ACCUMULATOR_0_cry_2_0.INIT=20'h557A8;
// @31:672
  ARI1 un1_ACCUMULATOR_0_cry_3_0 (
	.FCO(un1_ACCUMULATOR_0_cry_3),
	.S(un1_ACCUMULATOR0[3]),
	.Y(un1_ACCUMULATOR_0_cry_3_0_Y),
	.B(INSTR_DATA[3]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.A(ACCUMULATOR[3]),
	.FCI(un1_ACCUMULATOR_0_cry_2)
);
defparam un1_ACCUMULATOR_0_cry_3_0.INIT=20'h557A8;
// @31:672
  ARI1 un1_ACCUMULATOR_0_cry_4_0 (
	.FCO(un1_ACCUMULATOR_0_cry_4),
	.S(un1_ACCUMULATOR0[4]),
	.Y(un1_ACCUMULATOR_0_cry_4_0_Y),
	.B(INSTR_DATA[4]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.A(ACCUMULATOR[4]),
	.FCI(un1_ACCUMULATOR_0_cry_3)
);
defparam un1_ACCUMULATOR_0_cry_4_0.INIT=20'h557A8;
// @31:672
  ARI1 un1_ACCUMULATOR_0_cry_5_0 (
	.FCO(un1_ACCUMULATOR_0_cry_5),
	.S(un1_ACCUMULATOR0[5]),
	.Y(un1_ACCUMULATOR_0_cry_5_0_Y),
	.B(INSTR_DATA[5]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.A(ACCUMULATOR[5]),
	.FCI(un1_ACCUMULATOR_0_cry_4)
);
defparam un1_ACCUMULATOR_0_cry_5_0.INIT=20'h557A8;
// @31:672
  ARI1 un1_ACCUMULATOR_0_s_7 (
	.FCO(un1_ACCUMULATOR_0_s_7_FCO),
	.S(un1_ACCUMULATOR0[7]),
	.Y(un1_ACCUMULATOR_0_s_7_Y),
	.B(ACCUMULATOR[7]),
	.C(INSTR_DATA[7]),
	.D(aluout32_0_i),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_cry_6)
);
defparam un1_ACCUMULATOR_0_s_7.INIT=20'h46A00;
// @31:672
  ARI1 un1_ACCUMULATOR_0_cry_6_0 (
	.FCO(un1_ACCUMULATOR_0_cry_6),
	.S(un1_ACCUMULATOR0[6]),
	.Y(un1_ACCUMULATOR_0_cry_6_0_Y),
	.B(INSTR_DATA[6]),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.A(ACCUMULATOR[6]),
	.FCI(un1_ACCUMULATOR_0_cry_5)
);
defparam un1_ACCUMULATOR_0_cry_6_0.INIT=20'h557A8;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO_0[2]  (
	.A(msel_N_3_mux),
	.B(RAMRDATA[2]),
	.C(ACCUMULATOR[2]),
	.D(INSTR_DATA[2]),
	.Y(ACCUM_NEXT_m3_1_0[2])
);
defparam \ACCUM_NEXT_1_0_RNO_0[2] .INIT=16'h2F7F;
// @31:672
  CFG4 \ACCUM_NEXT_0_1_0_RNO_0[1]  (
	.A(msel_N_3_mux),
	.B(RAMRDATA[1]),
	.C(ACCUMULATOR[1]),
	.D(INSTR_DATA[1]),
	.Y(ACCUM_NEXT_m3_1_0[1])
);
defparam \ACCUM_NEXT_0_1_0_RNO_0[1] .INIT=16'h2F7F;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO_0[3]  (
	.A(msel_N_3_mux),
	.B(RAMRDATA[3]),
	.C(INSTR_DATA[3]),
	.D(ACCUMULATOR[3]),
	.Y(ACCUM_NEXT_m3_1_0[3])
);
defparam \ACCUM_NEXT_1_0_RNO_0[3] .INIT=16'h27FF;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO_0[5]  (
	.A(msel_N_3_mux),
	.B(RAMRDATA[5]),
	.C(INSTR_DATA[5]),
	.D(ACCUMULATOR[5]),
	.Y(ACCUM_NEXT_m3_1_0[5])
);
defparam \ACCUM_NEXT_1_0_RNO_0[5] .INIT=16'h27FF;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO_0[6]  (
	.A(msel_N_3_mux),
	.B(RAMRDATA[6]),
	.C(INSTR_DATA[6]),
	.D(ACCUMULATOR[6]),
	.Y(ACCUM_NEXT_m3_1_0[6])
);
defparam \ACCUM_NEXT_1_0_RNO_0[6] .INIT=16'h27FF;
// @31:1023
  CFG3 SMADDR_0_sqmuxa_i (
	.A(ICYCLE[1]),
	.B(DOISR_Z),
	.C(ICYCLE[0]),
	.Y(N_75_i)
);
defparam SMADDR_0_sqmuxa_i.INIT=8'h7F;
// @31:855
  CFG4 \STKPTR_RNIM7O[3]  (
	.A(STKPTR[3]),
	.B(STKPTR[2]),
	.C(STKPTR[1]),
	.D(STKPTR[0]),
	.Y(N_45)
);
defparam \STKPTR_RNIM7O[3] .INIT=16'h6AAA;
// @31:704
  CFG4 un1_std_accum_zero (
	.A(ACCUM_NEXT[7]),
	.B(ACCUM_NEXT[4]),
	.C(un1_std_accum_zero_1_0),
	.D(un1_std_accum_zero_2_Z),
	.Y(un1_std_accum_zero_Z)
);
defparam un1_std_accum_zero.INIT=16'h1000;
// @31:704
  CFG3 un1_std_accum_zero_1 (
	.A(ACCUM_NEXT[1]),
	.B(ACCUM_NEXT[0]),
	.C(ACCUM_NEXT[6]),
	.Y(un1_std_accum_zero_1_0)
);
defparam un1_std_accum_zero_1.INIT=8'h01;
// @31:672
  CFG2 \ACCUM_NEXT_0_RNO_1[1]  (
	.A(PRDATA_ss3),
	.B(iprdata47),
	.Y(ACCUM_NEXT_0_RNO_1[1])
);
defparam \ACCUM_NEXT_0_RNO_1[1] .INIT=4'h4;
// @31:672
  CFG4 \ACCUM_NEXT_0_RNO_3[1]  (
	.A(INT_reg_0),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(PRDATA_ss0),
	.D(PRDATA_m1_0),
	.Y(ACCUM_NEXT_0_RNO_3[1])
);
defparam \ACCUM_NEXT_0_RNO_3[1] .INIT=16'hC4F7;
// @31:672
  CFG4 \ACCUM_NEXT_0_RNO_0[1]  (
	.A(PRDATA_sm3),
	.B(ACCUM_NEXT_0_RNO_1[1]),
	.C(CTRL_reg_0),
	.D(ACCUM_NEXT_0_RNO_3[1]),
	.Y(d_N_8)
);
defparam \ACCUM_NEXT_0_RNO_0[1] .INIT=16'h80C4;
// @31:672
  CFG4 \ACCUM_NEXT[5]  (
	.A(ACCUM_NEXT_1[5]),
	.B(PRDATA_0_iv_a2_0),
	.C(N_11_mux_2),
	.D(ACCUM_NEXT_1_0[5]),
	.Y(ACCUM_NEXT[5])
);
defparam \ACCUM_NEXT[5] .INIT=16'hFFD0;
// @31:672
  CFG3 \ACCUM_NEXT_1[5]  (
	.A(PRDATA_0_iv_0_1_0),
	.B(PRDATA_sm3),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA_m[5]),
	.Y(ACCUM_NEXT_1[5])
);
defparam \ACCUM_NEXT_1[5] .INIT=8'h0E;
// @31:672
  CFG4 \ACCUM_NEXT[0]  (
	.A(ACCUM_NEXT_1[0]),
	.B(CoreAPB3_C0_0_APBmslave2_PRDATA_0),
	.C(N_11_mux_2),
	.D(iprdata47),
	.Y(ACCUM_NEXT[0])
);
defparam \ACCUM_NEXT[0] .INIT=16'hD555;
// @31:672
  CFG4 \ACCUM_NEXT_1[0]  (
	.A(N_11_mux_2),
	.B(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0[0]),
	.D(ACCUM_NEXT_1_0[0]),
	.Y(ACCUM_NEXT_1[0])
);
defparam \ACCUM_NEXT_1[0] .INIT=16'h007F;
// @31:672
  CFG4 ACCUM_NEXT_N_5L9_0 (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.D(N_688),
	.Y(ACCUM_NEXT_N_5L9_0_Z)
);
defparam ACCUM_NEXT_N_5L9_0.INIT=16'h4000;
// @31:672
  CFG4 ACCUM_NEXT_N_6L12 (
	.A(un6_pwrite_1_0),
	.B(CH0_0_reg_5),
	.C(PRDATA_ss3),
	.D(PRDATA_m3_0),
	.Y(ACCUM_NEXT_N_6L12_Z)
);
defparam ACCUM_NEXT_N_6L12.INIT=16'h888F;
// @31:672
  CFG2 ACCUM_NEXT_N_7L14_0 (
	.A(un1_prdata_sig9),
	.B(CTRL_reg_5),
	.Y(ACCUM_NEXT_N_7L14_0_Z)
);
defparam ACCUM_NEXT_N_7L14_0.INIT=4'h4;
// @31:672
  CFG4 ACCUM_NEXT_N_8L16_0 (
	.A(PRDATA_sm3),
	.B(iprdata47),
	.C(ACCUM_NEXT_N_6L12_Z),
	.D(ACCUM_NEXT_N_7L14_0_Z),
	.Y(ACCUM_NEXT_N_8L16_0_Z)
);
defparam ACCUM_NEXT_N_8L16_0.INIT=16'h37BF;
// @31:672
  CFG4 \ACCUM_NEXT[6]  (
	.A(ACCUM_NEXT_N_5L9_0_Z),
	.B(N_11_mux_2),
	.C(ACCUM_NEXT_N_8L16_0_Z),
	.D(ACCUM_NEXT_1_0[6]),
	.Y(ACCUM_NEXT[6])
);
defparam \ACCUM_NEXT[6] .INIT=16'hFF8C;
// @31:672
  CFG4 ACCUM_NEXT_N_5L9 (
	.A(seradr0apb_2),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_1_0[2]),
	.D(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.Y(ACCUM_NEXT_N_5L9_Z)
);
defparam ACCUM_NEXT_N_5L9.INIT=16'hF4FF;
// @31:672
  CFG2 ACCUM_NEXT_N_6L11 (
	.A(ACCUM_NEXT_N_5L9_Z),
	.B(iprdata46),
	.Y(ACCUM_NEXT_N_6L11_Z)
);
defparam ACCUM_NEXT_N_6L11.INIT=4'h4;
// @31:672
  CFG4 ACCUM_NEXT_N_7L14 (
	.A(un6_pwrite_1_0),
	.B(CH0_0_reg_1),
	.C(PRDATA_ss3),
	.D(PRDATA_N_4_1),
	.Y(ACCUM_NEXT_N_7L14_Z)
);
defparam ACCUM_NEXT_N_7L14.INIT=16'h888F;
// @31:672
  CFG2 ACCUM_NEXT_N_8L16 (
	.A(un1_prdata_sig9),
	.B(CTRL_reg_1),
	.Y(ACCUM_NEXT_N_8L16_Z)
);
defparam ACCUM_NEXT_N_8L16.INIT=4'h4;
// @31:672
  CFG4 ACCUM_NEXT_N_9L18 (
	.A(PRDATA_sm3),
	.B(iprdata47),
	.C(ACCUM_NEXT_N_7L14_Z),
	.D(ACCUM_NEXT_N_8L16_Z),
	.Y(ACCUM_NEXT_N_9L18_Z)
);
defparam ACCUM_NEXT_N_9L18.INIT=16'h37BF;
// @31:672
  CFG4 \ACCUM_NEXT[2]  (
	.A(ACCUM_NEXT_N_6L11_Z),
	.B(N_11_mux_2),
	.C(ACCUM_NEXT_N_9L18_Z),
	.D(ACCUM_NEXT_1_0[2]),
	.Y(ACCUM_NEXT[2])
);
defparam \ACCUM_NEXT[2] .INIT=16'hFF8C;
// @31:672
  CFG4 \ACCUM_NEXT[4]  (
	.A(N_11_mux_2),
	.B(d_m7_i_0),
	.C(ACCUM_NEXT_1_0[4]),
	.D(d_N_5),
	.Y(ACCUM_NEXT[4])
);
defparam \ACCUM_NEXT[4] .INIT=16'hFAF8;
// @31:672
  CFG4 \ACCUM_NEXT_1_0[4]  (
	.A(accum_next8_i),
	.B(ACCUM_NEXT_m2[4]),
	.C(ACCUM_NEXT_m5s4_Z),
	.D(ACCUM_NEXT_m3[4]),
	.Y(ACCUM_NEXT_1_0[4])
);
defparam \ACCUM_NEXT_1_0[4] .INIT=16'h5C0C;
// @31:672
  CFG4 \ACCUM_NEXT_m2[0]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[0]),
	.C(ACCUM_IN[0]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m2[0])
);
defparam \ACCUM_NEXT_m2[0] .INIT=16'hF07C;
// @31:672
  CFG4 \ACCUM_NEXT_m2[1]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[1]),
	.C(ACCUM_IN[1]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m2[1])
);
defparam \ACCUM_NEXT_m2[1] .INIT=16'hF07C;
// @31:672
  CFG4 \ACCUM_NEXT_m2[2]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[2]),
	.C(ACCUM_IN[2]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m2[2])
);
defparam \ACCUM_NEXT_m2[2] .INIT=16'hF07C;
// @31:672
  CFG4 \ACCUM_NEXT_m2[3]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[3]),
	.C(ACCUM_IN[3]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m2[3])
);
defparam \ACCUM_NEXT_m2[3] .INIT=16'hF07C;
// @31:672
  CFG4 \ACCUM_NEXT_m2[4]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[4]),
	.C(ACCUM_IN[4]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m2[4])
);
defparam \ACCUM_NEXT_m2[4] .INIT=16'hF07C;
// @31:672
  CFG4 \ACCUM_NEXT_m2[5]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[5]),
	.C(ACCUM_IN[5]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m2[5])
);
defparam \ACCUM_NEXT_m2[5] .INIT=16'hF07C;
// @31:672
  CFG4 \ACCUM_NEXT_m2[6]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[6]),
	.C(ACCUM_IN[6]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m2[6])
);
defparam \ACCUM_NEXT_m2[6] .INIT=16'hF07C;
// @31:672
  CFG4 \ACCUM_NEXT_m2[7]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[7]),
	.C(ACCUM_IN[7]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m2[7])
);
defparam \ACCUM_NEXT_m2[7] .INIT=16'hF07C;
// @18:94
  CFG4 \ICYCLE_ns_1_0_.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_1_0[2]  (
	.A(serdat_2),
	.B(sercon_2),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_1_0[2])
);
defparam \ICYCLE_ns_1_0_.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_1_0[2] .INIT=16'h0F53;
// @18:94
  CFG4 \ICYCLE_ns_1_0_.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0[0]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_1_0[0]),
	.B(iprdata46),
	.C(seradr0apb_0),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0[0])
);
defparam \ICYCLE_ns_1_0_.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0[0] .INIT=16'h4044;
// @18:94
  CFG4 \ICYCLE_ns_1_0_.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_1_0[0]  (
	.A(serdat_0),
	.B(sercon_0),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.D(COREABC_C0_0_APB3master_PADDR[3]),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_1_0[0])
);
defparam \ICYCLE_ns_1_0_.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_1_0[0] .INIT=16'h05F3;
// @31:672
  CFG4 \ACCUM_NEXT_0[1]  (
	.A(ACCUM_NEXT_0_1_0[1]),
	.B(N_11_mux_2),
	.C(d_m7_i_1_0),
	.D(d_N_8),
	.Y(ACCUM_NEXT[1])
);
defparam \ACCUM_NEXT_0[1] .INIT=16'hEEEA;
// @31:672
  CFG4 \ACCUM_NEXT_0_1_0[1]  (
	.A(ACCUM_NEXT_m2[1]),
	.B(accum_next8_i),
	.C(ACCUM_NEXT_m5s4_Z),
	.D(ACCUM_NEXT_m3[1]),
	.Y(ACCUM_NEXT_0_1_0[1])
);
defparam \ACCUM_NEXT_0_1_0[1] .INIT=16'h3A0A;
// @31:672
  CFG4 \ACCUM_NEXT_1_0[2]  (
	.A(ACCUM_NEXT_m2[2]),
	.B(accum_next8_i),
	.C(ACCUM_NEXT_m5s4_Z),
	.D(ACCUM_NEXT_m3[2]),
	.Y(ACCUM_NEXT_1_0[2])
);
defparam \ACCUM_NEXT_1_0[2] .INIT=16'h3A0A;
// @31:672
  CFG4 \ACCUM_NEXT_1_0[6]  (
	.A(ACCUM_NEXT_m2[6]),
	.B(accum_next8_i),
	.C(ACCUM_NEXT_m5s4_Z),
	.D(ACCUM_NEXT_m3[6]),
	.Y(ACCUM_NEXT_1_0[6])
);
defparam \ACCUM_NEXT_1_0[6] .INIT=16'h3A0A;
// @31:672
  CFG3 \ACCUM_NEXT[3]  (
	.A(ACCUM_NEXT_1_0[3]),
	.B(COREABC_C0_0_APB3master_PRDATA_0),
	.C(N_11_mux_2),
	.Y(ACCUM_NEXT[3])
);
defparam \ACCUM_NEXT[3] .INIT=8'hEA;
// @31:672
  CFG4 \ACCUM_NEXT_1_0[3]  (
	.A(ACCUM_NEXT_m2[3]),
	.B(accum_next8_i),
	.C(ACCUM_NEXT_m5s4_Z),
	.D(ACCUM_NEXT_m3[3]),
	.Y(ACCUM_NEXT_1_0[3])
);
defparam \ACCUM_NEXT_1_0[3] .INIT=16'h3A0A;
// @31:672
  CFG4 \ACCUM_NEXT_1_0[0]  (
	.A(ACCUM_NEXT_m2[0]),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(accum_next8_i),
	.D(ACCUM_NEXT_m3[0]),
	.Y(ACCUM_NEXT_1_0[0])
);
defparam \ACCUM_NEXT_1_0[0] .INIT=16'h2E22;
// @31:672
  CFG3 \ACCUM_NEXT[7]  (
	.A(ACCUM_NEXT_1_0[7]),
	.B(COREABC_C0_0_APB3master_PRDATA_4),
	.C(N_11_mux_2),
	.Y(ACCUM_NEXT[7])
);
defparam \ACCUM_NEXT[7] .INIT=8'hEA;
// @31:672
  CFG4 \ACCUM_NEXT_1_0[7]  (
	.A(accum_next8_i),
	.B(ACCUM_NEXT_m2[7]),
	.C(ACCUM_NEXT_m5s4_Z),
	.D(ACCUM_NEXT_m3[7]),
	.Y(ACCUM_NEXT_1_0[7])
);
defparam \ACCUM_NEXT_1_0[7] .INIT=16'h5C0C;
// @31:672
  CFG4 \ACCUM_NEXT_1_0[5]  (
	.A(ACCUM_NEXT_m2[5]),
	.B(accum_next8_i),
	.C(ACCUM_NEXT_m5s4_Z),
	.D(ACCUM_NEXT_m3[5]),
	.Y(ACCUM_NEXT_1_0[5])
);
defparam \ACCUM_NEXT_1_0[5] .INIT=16'h3A0A;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO[5]  (
	.A(INS_0_dreg_RNI84SB[1]),
	.B(un1_ACCUMULATOR0[5]),
	.C(ACCUM_NEXT_m3_1_0[5]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m3[5])
);
defparam \ACCUM_NEXT_1_0_RNO[5] .INIT=16'h8F8D;
// @31:672
  CFG4 \ACCUM_NEXT_0_1_0_RNO[1]  (
	.A(INS_0_dreg_RNI84SB[1]),
	.B(un1_ACCUMULATOR0[1]),
	.C(ACCUM_NEXT_m3_1_0[1]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m3[1])
);
defparam \ACCUM_NEXT_0_1_0_RNO[1] .INIT=16'h8F8D;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO[3]  (
	.A(INS_0_dreg_RNI84SB[1]),
	.B(un1_ACCUMULATOR0[3]),
	.C(ACCUM_NEXT_m3_1_0[3]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m3[3])
);
defparam \ACCUM_NEXT_1_0_RNO[3] .INIT=16'h8F8D;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO[0]  (
	.A(ACCUM_NEXT_m3_1_0[0]),
	.B(ACCUM_IN[0]),
	.C(ACCUMULATOR[0]),
	.D(un1_ACCUMULATOR_0_cry_0_Y),
	.Y(ACCUM_NEXT_m3[0])
);
defparam \ACCUM_NEXT_1_0_RNO[0] .INIT=16'hD540;
// @31:672
  CFG3 \ACCUM_NEXT_1_0_RNO_0[0]  (
	.A(INS_0_dreg_RNI84SB[1]),
	.B(msel_N_3_mux),
	.C(un1_ACCUMULATOR_0_cry_0_Y),
	.Y(ACCUM_NEXT_m3_1_0[0])
);
defparam \ACCUM_NEXT_1_0_RNO_0[0] .INIT=8'h52;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO[6]  (
	.A(INS_0_dreg_RNI84SB[1]),
	.B(un1_ACCUMULATOR0[6]),
	.C(ACCUM_NEXT_m3_1_0[6]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m3[6])
);
defparam \ACCUM_NEXT_1_0_RNO[6] .INIT=16'h8F8D;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO[7]  (
	.A(INS_0_dreg_RNI84SB[1]),
	.B(un1_ACCUMULATOR0[7]),
	.C(msel_N_3_mux),
	.D(ACCUM_NEXT_m3_1_0[7]),
	.Y(ACCUM_NEXT_m3[7])
);
defparam \ACCUM_NEXT_1_0_RNO[7] .INIT=16'h88FD;
// @31:672
  CFG2 \ACCUM_NEXT_1_0_RNO_0[7]  (
	.A(ACCUM_IN[7]),
	.B(ACCUMULATOR[7]),
	.Y(ACCUM_NEXT_m3_1_0[7])
);
defparam \ACCUM_NEXT_1_0_RNO_0[7] .INIT=4'h7;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO[4]  (
	.A(INS_0_dreg_RNI84SB[1]),
	.B(un1_ACCUMULATOR0[4]),
	.C(ACCUM_NEXT_m3_1_0[4]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m3[4])
);
defparam \ACCUM_NEXT_1_0_RNO[4] .INIT=16'h8F8D;
// @31:672
  CFG2 \ACCUM_NEXT_1_0_RNO_0[4]  (
	.A(ACCUM_IN[4]),
	.B(ACCUMULATOR[4]),
	.Y(ACCUM_NEXT_m3_1_0[4])
);
defparam \ACCUM_NEXT_1_0_RNO_0[4] .INIT=4'h7;
// @31:672
  CFG4 \ACCUM_NEXT_1_0_RNO[2]  (
	.A(INS_0_dreg_RNI84SB[1]),
	.B(un1_ACCUMULATOR0[2]),
	.C(ACCUM_NEXT_m3_1_0[2]),
	.D(msel_N_3_mux),
	.Y(ACCUM_NEXT_m3[2])
);
defparam \ACCUM_NEXT_1_0_RNO[2] .INIT=16'h8F8D;
// @31:907
  CFG3 \STKPTR_11[2]  (
	.A(N_194),
	.B(CO1),
	.C(STKPTR_2_sqmuxa_Z),
	.Y(STKPTR_11[2])
);
defparam \STKPTR_11[2] .INIT=8'h6A;
// @31:707
  CFG2 un4_isr (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(un4_isr_Z)
);
defparam un4_isr.INIT=4'h8;
// @31:703
  CFG2 un1_isr (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(un1_isr_Z)
);
defparam un1_isr.INIT=4'h4;
// @31:1007
  CFG2 un3_pready_m (
	.A(COREABC_C0_0_APB3master_PENABLE),
	.B(COREABC_C0_0_APB3master_PSELx),
	.Y(un3_pready_m_i)
);
defparam un3_pready_m.INIT=4'hB;
// @31:1018
  CFG2 un34_nvmready (
	.A(DOISR_Z),
	.B(DOJMP_Z),
	.Y(un34_nvmready_Z)
);
defparam un34_nvmready.INIT=4'h4;
// @31:869
  CFG2 ICYCLE_s3_i_o3 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.Y(N_109)
);
defparam ICYCLE_s3_i_o3.INIT=4'h7;
// @31:855
  CFG2 \STKPTR_RNIP1C[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.Y(CO1)
);
defparam \STKPTR_RNIP1C[1] .INIT=4'h8;
// @31:869
  CFG2 ICYCLE_s1_0_a2 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.Y(ICYCLE_d[2])
);
defparam ICYCLE_s1_0_a2.INIT=4'h2;
// @31:740
  CFG2 flags (
	.A(flagvalue_3),
	.B(INSTR_SCMD[0]),
	.Y(flags_Z)
);
defparam flags.INIT=4'h6;
// @31:869
  CFG2 \ICYCLE_ns_1_0_.m7  (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.Y(m7)
);
defparam \ICYCLE_ns_1_0_.m7 .INIT=4'h6;
// @31:869
  CFG2 \ICYCLE_ns_1_0_.m4_2  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.Y(N_11_mux_2)
);
defparam \ICYCLE_ns_1_0_.m4_2 .INIT=4'h2;
// @31:721
  CFG3 ACCUM_NEG (
	.A(STD_ACCUM_NEG_Z),
	.B(ISR_ACCUM_NEG_Z),
	.C(ISR_Z),
	.Y(ACCUM_NEG_Z)
);
defparam ACCUM_NEG.INIT=8'hCA;
// @31:752
  CFG3 USE_ACC_1 (
	.A(INSTR_SCMD[0]),
	.B(COREABC_C0_0_APB3master_PADDR[8]),
	.C(INSTR_CMD[0]),
	.Y(USE_ACC_1_Z)
);
defparam USE_ACC_1.INIT=8'hC5;
// @31:924
  CFG3 DOJMP_1_sqmuxa_0 (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(INSTR_CMD[2]),
	.Y(DOJMP_1_sqmuxa_0_Z)
);
defparam DOJMP_1_sqmuxa_0.INIT=8'h70;
// @31:921
  CFG3 STKPTR_1_sqmuxa_1_0 (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(INSTR_CMD[2]),
	.Y(STKPTR_1_sqmuxa_1_0_Z)
);
defparam STKPTR_1_sqmuxa_1_0.INIT=8'h40;
// @18:94
  CFG3 \CoreAPB3_C0_0_APBmslave1_PRDATA_m_0[7]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(N_689),
	.C(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6)
);
defparam \CoreAPB3_C0_0_APBmslave1_PRDATA_m_0[7] .INIT=8'h40;
// @18:94
  CFG3 \CoreAPB3_C0_0_APBmslave1_PRDATA_m_0[3]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(N_685),
	.C(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2)
);
defparam \CoreAPB3_C0_0_APBmslave1_PRDATA_m_0[3] .INIT=8'h40;
// @31:909
  CFG3 DOISR_0_sqmuxa (
	.A(ICYCLE[0]),
	.B(un1_initdone_i),
	.C(ICYCLE[1]),
	.Y(DOISR_0_sqmuxa_Z)
);
defparam DOISR_0_sqmuxa.INIT=8'h04;
// @31:907
  CFG3 \STBRAM_7.m3  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[1]),
	.C(INSTR_SCMD[1]),
	.Y(i5_mux)
);
defparam \STBRAM_7.m3 .INIT=8'h40;
// @31:846
  CFG3 un3_readram (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(INSTR_CMD[2]),
	.Y(msel_N_3_mux)
);
defparam un3_readram.INIT=8'h08;
// @31:672
  CFG2 un1_ACCUMULATOR_0_s_7_RNO (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[1]),
	.Y(aluout32_0_i)
);
defparam un1_ACCUMULATOR_0_s_7_RNO.INIT=4'hE;
// @31:921
  CFG2 ISR_1_sqmuxa_1 (
	.A(flags_Z),
	.B(DOISR_Z),
	.Y(ISR_1_sqmuxa_1_Z)
);
defparam ISR_1_sqmuxa_1.INIT=4'h1;
// @31:1007
  CFG3 ICYCLE_1_sqmuxa_0_a3 (
	.A(ICYCLE[0]),
	.B(un3_pready_m_i),
	.C(ICYCLE[1]),
	.Y(ICYCLE_1_sqmuxa)
);
defparam ICYCLE_1_sqmuxa_0_a3.INIT=8'h10;
// @31:921
  CFG3 STKPTR_1_sqmuxa_1 (
	.A(ICYCLE[0]),
	.B(DOISR_Z),
	.C(ICYCLE[1]),
	.Y(STKPTR_1_sqmuxa_1_Z)
);
defparam STKPTR_1_sqmuxa_1.INIT=8'h02;
// @31:738
  CFG4 \loop1.un5_flagvalue  (
	.A(STD_ACCUM_ZERO_Z),
	.B(ISR_ACCUM_ZERO_Z),
	.C(ISR_Z),
	.D(INSTR_DATA[1]),
	.Y(un5_flagvalue)
);
defparam \loop1.un5_flagvalue .INIT=16'hCA00;
// @31:921
  CFG4 ISR_1_sqmuxa_1_0 (
	.A(INSTR_CMD[2]),
	.B(INSTR_SCMD[1]),
	.C(ICYCLE_d[2]),
	.D(N_11_mux_2),
	.Y(ISR_1_sqmuxa_1_0_Z)
);
defparam ISR_1_sqmuxa_1_0.INIT=16'h8000;
// @31:672
  CFG4 \ACCUM_NEXT_RNO_3[4]  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[1]),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(d_m7_i_0_m2_e_1)
);
defparam \ACCUM_NEXT_RNO_3[4] .INIT=16'h0080;
// @31:1023
  CFG4 SMADDR_3_sqmuxa (
	.A(INSTR_SCMD[1]),
	.B(INSTR_CMD[1]),
	.C(N_109),
	.D(un34_nvmready_Z),
	.Y(SMADDR_3_sqmuxa_Z)
);
defparam SMADDR_3_sqmuxa.INIT=16'h0100;
// @31:869
  CFG4 \ICYCLE_ns_1_0_.m4  (
	.A(ICYCLE[0]),
	.B(N_11_mux_2),
	.C(DOISR_Z),
	.D(INSTR_CMD[2]),
	.Y(N_11_mux)
);
defparam \ICYCLE_ns_1_0_.m4 .INIT=16'h0008;
// @31:907
  CFG3 STBACCUM_4_e1_i_a3 (
	.A(DOISR_Z),
	.B(ICYCLE[1]),
	.C(msel_N_3_mux),
	.Y(N_123_i)
);
defparam STBACCUM_4_e1_i_a3.INIT=8'h10;
// @31:700
  CFG4 un1_stbaccum (
	.A(COREABC_C0_0_APB3master_PENABLE),
	.B(STBACCUM_Z),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.Y(un1_stbaccum_Z)
);
defparam un1_stbaccum.INIT=16'hECCC;
// @31:787
  CFG3 \PWDATA_M[0]  (
	.A(ACCUMULATOR[0]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[0])
);
defparam \PWDATA_M[0] .INIT=8'hB8;
// @31:787
  CFG3 \PWDATA_M[2]  (
	.A(ACCUMULATOR[2]),
	.B(INSTR_DATA[2]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[2])
);
defparam \PWDATA_M[2] .INIT=8'hAC;
// @31:787
  CFG3 \PWDATA_M[3]  (
	.A(ACCUMULATOR[3]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[3]),
	.Y(COREABC_C0_0_APB3master_PWDATA[3])
);
defparam \PWDATA_M[3] .INIT=8'hB8;
// @31:787
  CFG3 \PWDATA_M[4]  (
	.A(ACCUMULATOR[4]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[4]),
	.Y(COREABC_C0_0_APB3master_PWDATA[4])
);
defparam \PWDATA_M[4] .INIT=8'hB8;
// @31:787
  CFG3 \PWDATA_M[5]  (
	.A(ACCUMULATOR[5]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[5]),
	.Y(COREABC_C0_0_APB3master_PWDATA[5])
);
defparam \PWDATA_M[5] .INIT=8'hB8;
// @31:787
  CFG3 \PWDATA_M[6]  (
	.A(ACCUMULATOR[6]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[6]),
	.Y(COREABC_C0_0_APB3master_PWDATA[6])
);
defparam \PWDATA_M[6] .INIT=8'hB8;
// @31:787
  CFG3 \PWDATA_M[7]  (
	.A(ACCUMULATOR[7]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[7]),
	.Y(COREABC_C0_0_APB3master_PWDATA[7])
);
defparam \PWDATA_M[7] .INIT=8'hB8;
// @31:787
  CFG3 \PWDATA_M[1]  (
	.A(ACCUMULATOR[1]),
	.B(INSTR_DATA[1]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[1])
);
defparam \PWDATA_M[1] .INIT=8'hAC;
// @31:604
  CFG3 \ACCUM_IN[7]  (
	.A(INSTR_DATA[7]),
	.B(RAMRDATA[7]),
	.C(msel_N_3_mux),
	.Y(ACCUM_IN[7])
);
defparam \ACCUM_IN[7] .INIT=8'hCA;
// @31:907
  CFG4 \STBRAM_7.m8  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[2]),
	.C(flags_Z),
	.D(i5_mux),
	.Y(i4_mux)
);
defparam \STBRAM_7.m8 .INIT=16'h3704;
// @31:907
  CFG3 STBACCUM_4_d1_0_a3_RNIU8CH (
	.A(INSTR_SCMD[0]),
	.B(STBFLAG_5_d1),
	.C(INSTR_SCMD[1]),
	.Y(STBFLAG_1_m)
);
defparam STBACCUM_4_d1_0_a3_RNIU8CH.INIT=8'h80;
// @31:604
  CFG3 \ACCUM_IN[0]  (
	.A(INSTR_DATA[0]),
	.B(RAMRDATA[0]),
	.C(msel_N_3_mux),
	.Y(ACCUM_IN[0])
);
defparam \ACCUM_IN[0] .INIT=8'hCA;
// @31:604
  CFG3 \ACCUM_IN[2]  (
	.A(RAMRDATA[2]),
	.B(INSTR_DATA[2]),
	.C(msel_N_3_mux),
	.Y(ACCUM_IN[2])
);
defparam \ACCUM_IN[2] .INIT=8'hAC;
// @31:604
  CFG3 \ACCUM_IN[1]  (
	.A(RAMRDATA[1]),
	.B(INSTR_DATA[1]),
	.C(msel_N_3_mux),
	.Y(ACCUM_IN[1])
);
defparam \ACCUM_IN[1] .INIT=8'hAC;
// @31:604
  CFG3 \ACCUM_IN[3]  (
	.A(RAMRDATA[3]),
	.B(INSTR_DATA[3]),
	.C(msel_N_3_mux),
	.Y(ACCUM_IN[3])
);
defparam \ACCUM_IN[3] .INIT=8'hAC;
// @31:604
  CFG3 \ACCUM_IN[5]  (
	.A(RAMRDATA[5]),
	.B(INSTR_DATA[5]),
	.C(msel_N_3_mux),
	.Y(ACCUM_IN[5])
);
defparam \ACCUM_IN[5] .INIT=8'hAC;
// @31:604
  CFG3 \ACCUM_IN[4]  (
	.A(INSTR_DATA[4]),
	.B(RAMRDATA[4]),
	.C(msel_N_3_mux),
	.Y(ACCUM_IN[4])
);
defparam \ACCUM_IN[4] .INIT=8'hCA;
// @31:604
  CFG3 \ACCUM_IN[6]  (
	.A(RAMRDATA[6]),
	.B(INSTR_DATA[6]),
	.C(msel_N_3_mux),
	.Y(ACCUM_IN[6])
);
defparam \ACCUM_IN[6] .INIT=8'hAC;
// @31:921
  CFG4 STKPTR_2_sqmuxa (
	.A(N_11_mux_2),
	.B(flags_Z),
	.C(INSTR_CMD[2]),
	.D(STKPTR_1_sqmuxa_1_Z),
	.Y(STKPTR_2_sqmuxa_Z)
);
defparam STKPTR_2_sqmuxa.INIT=16'h2000;
// @18:94
  CFG4 \ACCUM_NEXT_1_RNO[5]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.D(N_687),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA_m[5])
);
defparam \ACCUM_NEXT_1_RNO[5] .INIT=16'h4000;
// @31:869
  CFG4 un34_nvmready_RNIJLUP (
	.A(INSTR_SCMD[1]),
	.B(INSTR_CMD[1]),
	.C(N_109),
	.D(un34_nvmready_Z),
	.Y(un1_ICYCLE_2_i)
);
defparam un34_nvmready_RNIJLUP.INIT=16'h0D0F;
// @31:909
  CFG3 un1_initdone (
	.A(ISR_Z),
	.B(un3_int_4),
	.C(un3_int_5),
	.Y(un1_initdone_i)
);
defparam un1_initdone.INIT=8'h15;
// @31:907
  CFG4 STBACCUM_4_d1_0_a3 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(INSTR_CMD[1]),
	.D(STKPTR_1_sqmuxa_1_Z),
	.Y(STBFLAG_5_d1)
);
defparam STBACCUM_4_d1_0_a3.INIT=16'h2000;
// @31:907
  CFG3 un1_STBRAM_0_sqmuxa_0_a2 (
	.A(INSTR_CMD[1]),
	.B(STKPTR_1_sqmuxa_1_Z),
	.C(INSTR_CMD[2]),
	.Y(N_131)
);
defparam un1_STBRAM_0_sqmuxa_0_a2.INIT=8'h04;
// @31:907
  CFG4 \SMADDR_13[2]  (
	.A(RAMRDATA[2]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.D(N_75_i),
	.Y(SMADDR_13[2])
);
defparam \SMADDR_13[2] .INIT=16'hE200;
// @31:323
  CFG3 \URAM.un4_instr_cmd  (
	.A(msel_N_3_mux),
	.B(COREABC_C0_0_APB3master_PADDR[8]),
	.C(DOISR_Z),
	.Y(RAMADDR_i[7])
);
defparam \URAM.un4_instr_cmd .INIT=8'hF1;
// @31:907
  CFG4 \SMADDR_13[0]  (
	.A(RAMRDATA[0]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(N_75_i),
	.Y(SMADDR_13[0])
);
defparam \SMADDR_13[0] .INIT=16'hE2FF;
// @31:907
  CFG4 \SMADDR_13[6]  (
	.A(RAMRDATA[6]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR[6]),
	.D(N_75_i),
	.Y(SMADDR_13[6])
);
defparam \SMADDR_13[6] .INIT=16'hE200;
// @31:907
  CFG4 \SMADDR_13[5]  (
	.A(RAMRDATA[5]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR[5]),
	.D(N_75_i),
	.Y(SMADDR_13[5])
);
defparam \SMADDR_13[5] .INIT=16'hE200;
// @31:907
  CFG4 \SMADDR_13[4]  (
	.A(RAMRDATA[4]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.D(N_75_i),
	.Y(SMADDR_13[4])
);
defparam \SMADDR_13[4] .INIT=16'hE200;
// @31:907
  CFG4 \SMADDR_13[3]  (
	.A(RAMRDATA[3]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.D(N_75_i),
	.Y(SMADDR_13[3])
);
defparam \SMADDR_13[3] .INIT=16'hE200;
// @31:907
  CFG4 \SMADDR_13[1]  (
	.A(RAMRDATA[1]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR[1]),
	.D(N_75_i),
	.Y(SMADDR_13[1])
);
defparam \SMADDR_13[1] .INIT=16'hE200;
// @31:869
  CFG3 DOISR_RNO (
	.A(ICYCLE[0]),
	.B(un1_initdone_i),
	.C(ICYCLE[1]),
	.Y(un1_ICYCLE_4_i)
);
defparam DOISR_RNO.INIT=8'hA4;
// @31:738
  CFG4 \loop2.flagvalue_3  (
	.A(ACCUM_NEG_Z),
	.B(un5_flagvalue),
	.C(INSTR_DATA[0]),
	.D(INSTR_DATA[2]),
	.Y(flagvalue_3)
);
defparam \loop2.flagvalue_3 .INIT=16'hFEFC;
// @31:907
  CFG3 \STBRAM_7.m10  (
	.A(DOISR_Z),
	.B(i4_mux),
	.C(INSTR_CMD[0]),
	.Y(N_15_mux)
);
defparam \STBRAM_7.m10 .INIT=8'h40;
// @31:869
  CFG4 \ICYCLE_ns_1_0_.m6  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un3_pready_m_i),
	.D(N_11_mux),
	.Y(ICYCLE_ns[0])
);
defparam \ICYCLE_ns_1_0_.m6 .INIT=16'h2075;
// @31:672
  CFG4 \ACCUM_NEXT_RNO_2[4]  (
	.A(CTRL_reg_3),
	.B(un5_pwrite_1_0),
	.C(d_m7_i_0_m2_e_1),
	.D(un11_pwrite),
	.Y(ACCUM_NEXT_RNO_2[4])
);
defparam \ACCUM_NEXT_RNO_2[4] .INIT=16'h8000;
// @31:323
  CFG2 \RAMADDR[4]  (
	.A(RAMADDR_i[7]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(RAMADDR[4])
);
defparam \RAMADDR[4] .INIT=4'hE;
// @31:323
  CFG2 \RAMADDR[5]  (
	.A(RAMADDR_i[7]),
	.B(COREABC_C0_0_APB3master_PADDR[5]),
	.Y(RAMADDR[5])
);
defparam \RAMADDR[5] .INIT=4'hE;
// @31:323
  CFG2 \RAMADDR[6]  (
	.A(RAMADDR_i[7]),
	.B(COREABC_C0_0_APB3master_PADDR[6]),
	.Y(RAMADDR[6])
);
defparam \RAMADDR[6] .INIT=4'hE;
// @31:907
  CFG3 un1_DOISR_0_sqmuxa (
	.A(ISR_1_sqmuxa_1_Z),
	.B(ISR_1_sqmuxa_1_0_Z),
	.C(DOISR_0_sqmuxa_Z),
	.Y(un1_DOISR_0_sqmuxa_Z)
);
defparam un1_DOISR_0_sqmuxa.INIT=8'hF8;
// @31:907
  CFG4 un1_DOISR_0_sqmuxa_1 (
	.A(flags_Z),
	.B(DOISR_0_sqmuxa_Z),
	.C(STKPTR_1_sqmuxa_1_0_Z),
	.D(STKPTR_1_sqmuxa_1_Z),
	.Y(un1_DOISR_0_sqmuxa_1_Z)
);
defparam un1_DOISR_0_sqmuxa_1.INIT=16'hDCCC;
// @31:907
  CFG4 PSELI_5_0 (
	.A(INSTR_CMD[2]),
	.B(ICYCLE_1_sqmuxa),
	.C(STKPTR_1_sqmuxa_1_Z),
	.D(N_11_mux_2),
	.Y(PSELI_5)
);
defparam PSELI_5_0.INIT=16'hDCCC;
// @31:323
  CFG3 \RAMADDR[0]  (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(RAMADDR_i[7]),
	.C(STKPTR[0]),
	.Y(RAMADDR[0])
);
defparam \RAMADDR[0] .INIT=8'h2E;
// @31:323
  CFG4 \RAMADDR[1]  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(RAMADDR_i[7]),
	.C(STKPTR[1]),
	.D(STKPTR[0]),
	.Y(RAMADDR[1])
);
defparam \RAMADDR[1] .INIT=16'h2EE2;
// @31:323
  CFG4 \RAMADDR[2]  (
	.A(STKPTR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(CO1),
	.D(RAMADDR_i[7]),
	.Y(RAMADDR[2])
);
defparam \RAMADDR[2] .INIT=16'h5ACC;
// @31:323
  CFG3 \RAMADDR[3]  (
	.A(RAMADDR_i[7]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(N_45),
	.Y(RAMADDR[3])
);
defparam \RAMADDR[3] .INIT=8'hE4;
// @31:323
  CFG3 \RAMWDATA[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(RAMADDR_i[7]),
	.C(RAMWDATA_5[0]),
	.Y(RAMWDATA[0])
);
defparam \RAMWDATA[0] .INIT=8'hE2;
// @31:323
  CFG3 \RAMWDATA[2]  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(RAMADDR_i[7]),
	.C(RAMWDATA_5[2]),
	.Y(RAMWDATA[2])
);
defparam \RAMWDATA[2] .INIT=8'hE2;
// @31:323
  CFG3 \RAMWDATA[3]  (
	.A(COREABC_C0_0_APB3master_PWDATA[3]),
	.B(RAMADDR_i[7]),
	.C(RAMWDATA_5[3]),
	.Y(RAMWDATA[3])
);
defparam \RAMWDATA[3] .INIT=8'hE2;
// @31:323
  CFG3 \RAMWDATA[4]  (
	.A(COREABC_C0_0_APB3master_PWDATA[4]),
	.B(RAMADDR_i[7]),
	.C(RAMWDATA_5[4]),
	.Y(RAMWDATA[4])
);
defparam \RAMWDATA[4] .INIT=8'hE2;
// @31:323
  CFG3 \RAMWDATA[5]  (
	.A(COREABC_C0_0_APB3master_PWDATA[5]),
	.B(RAMADDR_i[7]),
	.C(RAMWDATA_5[5]),
	.Y(RAMWDATA[5])
);
defparam \RAMWDATA[5] .INIT=8'hE2;
// @31:323
  CFG3 \RAMWDATA[6]  (
	.A(COREABC_C0_0_APB3master_PWDATA[6]),
	.B(RAMADDR_i[7]),
	.C(RAMWDATA_5[6]),
	.Y(RAMWDATA[6])
);
defparam \RAMWDATA[6] .INIT=8'hE2;
// @31:323
  CFG3 \RAMWDATA[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(RAMADDR_i[7]),
	.C(RAMWDATA_5[1]),
	.Y(RAMWDATA[1])
);
defparam \RAMWDATA[1] .INIT=8'hE2;
// @31:672
  CFG4 \ACCUM_NEXT_RNO[4]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.B(N_686),
	.C(ACCUM_NEXT_RNO_2[4]),
	.D(iprdata46),
	.Y(d_m7_i_0)
);
defparam \ACCUM_NEXT_RNO[4] .INIT=16'hF8F0;
// @31:672
  CFG4 \ACCUM_NEXT_RNO_1[4]  (
	.A(PRDATA_m1_3),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(un6_pwrite),
	.D(PRDATA_m3_d_0),
	.Y(ACCUM_NEXT_RNO_1[4])
);
defparam \ACCUM_NEXT_RNO_1[4] .INIT=16'h01FD;
// @31:672
  CFG3 ACCUM_NEXT_m5s4 (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD[1]),
	.C(msel_N_3_mux),
	.Y(ACCUM_NEXT_m5s4_Z)
);
defparam ACCUM_NEXT_m5s4.INIT=8'h0B;
// @31:907
  CFG4 STBACCUM_4_iv (
	.A(INSTR_CMD[0]),
	.B(N_131),
	.C(N_123_i),
	.D(STBFLAG_1_m),
	.Y(STBACCUM_4)
);
defparam STBACCUM_4_iv.INIT=16'hFF04;
// @31:907
  CFG3 STBFLAG_5_iv (
	.A(N_123_i),
	.B(STBFLAG_1_m),
	.C(N_131),
	.Y(STBFLAG_5)
);
defparam STBFLAG_5_iv.INIT=8'hDC;
// @31:869
  CFG4 DOJMP_RNO_0 (
	.A(DOJMP_1_sqmuxa_0_Z),
	.B(ISR_1_sqmuxa_1_Z),
	.C(ICYCLE[1]),
	.D(ICYCLE[0]),
	.Y(un1_ICYCLE_8_i)
);
defparam DOJMP_RNO_0.INIT=16'hF800;
// @31:672
  CFG4 \ACCUM_NEXT_0_RNO_2[1]  (
	.A(CH0_0_reg_0),
	.B(iprdata47),
	.C(PRDATA_ss3),
	.D(PRDATA_sm3),
	.Y(d_N_11)
);
defparam \ACCUM_NEXT_0_RNO_2[1] .INIT=16'h0080;
// @31:672
  CFG3 \ACCUM_NEXT_RNO_0[4]  (
	.A(PRDATA_sm3),
	.B(iprdata47),
	.C(ACCUM_NEXT_RNO_1[4]),
	.Y(d_N_5)
);
defparam \ACCUM_NEXT_RNO_0[4] .INIT=8'h04;
// @31:854
  CFG3 \un1_STKPTR_1.CO1  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1_Z),
	.C(STKPTR[1]),
	.Y(CO1_0)
);
defparam \un1_STKPTR_1.CO1 .INIT=8'hC8;
// @31:907
  CFG4 \STBRAM_7.m12  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un1_initdone_i),
	.D(N_15_mux),
	.Y(STBRAM_7)
);
defparam \STBRAM_7.m12 .INIT=16'h5410;
// @31:672
  CFG4 \ACCUM_NEXT_0_RNO[1]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.B(N_683),
	.C(d_N_11),
	.D(iprdata46),
	.Y(d_m7_i_1_0)
);
defparam \ACCUM_NEXT_0_RNO[1] .INIT=16'hF8F0;
// @31:907
  CFG3 \STKPTR_11[0]  (
	.A(STKPTR[0]),
	.B(STKPTR_2_sqmuxa_Z),
	.C(un1_DOISR_0_sqmuxa_1_Z),
	.Y(STKPTR_11[0])
);
defparam \STKPTR_11[0] .INIT=8'h56;
// @31:854
  CFG4 \un1_STKPTR_1.SUM[2]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1_Z),
	.C(STKPTR[2]),
	.D(STKPTR[1]),
	.Y(N_194)
);
defparam \un1_STKPTR_1.SUM[2] .INIT=16'hF0B4;
// @31:907
  CFG4 \STKPTR_11[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.C(un1_DOISR_0_sqmuxa_1_Z),
	.D(STKPTR_2_sqmuxa_Z),
	.Y(STKPTR_11[1])
);
defparam \STKPTR_11[1] .INIT=16'h669C;
// @31:854
  CFG4 \un1_STKPTR_1.SUM[3]  (
	.A(STKPTR[2]),
	.B(STKPTR[3]),
	.C(CO1_0),
	.D(un1_DOISR_0_sqmuxa_1_Z),
	.Y(N_195)
);
defparam \un1_STKPTR_1.SUM[3] .INIT=16'hC93C;
// @31:907
  CFG3 \STKPTR_11[3]  (
	.A(N_195),
	.B(N_45),
	.C(STKPTR_2_sqmuxa_Z),
	.Y(STKPTR_11[3])
);
defparam \STKPTR_11[3] .INIT=8'hCA;
// @31:704
  CFG3 un1_std_accum_zero_2 (
	.A(ACCUM_NEXT[3]),
	.B(ACCUM_NEXT[5]),
	.C(ACCUM_NEXT[2]),
	.Y(un1_std_accum_zero_2_Z)
);
defparam un1_std_accum_zero_2.INIT=8'h01;
// @31:352
  COREABC_C0_COREABC_C0_0_RAMBLOCKS \URAM.UR  (
	.RAMADDR(RAMADDR[6:0]),
	.RAMWDATA(RAMWDATA[6:0]),
	.COREABC_C0_0_APB3master_PWDATA_0(COREABC_C0_0_APB3master_PWDATA[7]),
	.RAMRDATA(RAMRDATA[7:0]),
	.RAMADDR_i_0(RAMADDR_i[7]),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.STBRAM(STBRAM_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @31:406
  COREABC_C0_COREABC_C0_0_INSTRUCTIONS \UROM.UROM  (
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.INS_0_dreg_RNI84SB_0(INS_0_dreg_RNI84SB[1]),
	.SMADDR(SMADDR[6:0]),
	.COREABC_C0_0_APB3master_PADDR({COREABC_C0_0_APB3master_PADDR[9:8], N_1346, COREABC_C0_0_APB3master_PADDR[6:0]}),
	.INSTR_SCMD(INSTR_SCMD[1:0]),
	.INSTR_CMD(INSTR_CMD[2:0]),
	.INSTR_DATA(INSTR_DATA[7:0]),
	.accum_next8_i(accum_next8_i),
	.un11_pwrite_0_0_0(un11_pwrite_0_0_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_COREABC */

module COREABC_C0 (
  INSTR_SCMD,
  INT_reg_0,
  PRDATA_0_iv_a2_0,
  PRDATA_0_iv_0_1_0,
  CoreAPB3_C0_0_APBmslave2_PRDATA_0,
  seradr0apb_2,
  seradr0apb_0,
  serdat_2,
  serdat_0,
  sercon_2,
  sercon_0,
  COREABC_C0_0_APB3master_PRDATA_0,
  COREABC_C0_0_APB3master_PRDATA_4,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2,
  COREABC_C0_0_APB3master_PWDATA,
  CTRL_reg_0,
  CTRL_reg_5,
  CTRL_reg_1,
  CTRL_reg_3,
  PRDATA_m1_0,
  PRDATA_m1_3,
  PRDATA_m3_d_0,
  CH0_0_reg_5,
  CH0_0_reg_1,
  CH0_0_reg_0,
  COREABC_C0_0_APB3master_PADDR,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0,
  COREABC_C0_0_APB3master_PSELx,
  AND2_0_Y,
  COREABC_C0_0_APB3master_PENABLE,
  PRDATA_ss3,
  iprdata47,
  PRDATA_ss0,
  PRDATA_sm3,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  N_688,
  un6_pwrite_1_0,
  PRDATA_m3_0,
  un1_prdata_sig9,
  iprdata46,
  PRDATA_N_4_1,
  N_689,
  N_685,
  N_687,
  un3_int_4,
  un3_int_5,
  un5_pwrite_1_0,
  un11_pwrite,
  N_686,
  un6_pwrite,
  N_683,
  un11_pwrite_0_0_0
)
;
output [1:0] INSTR_SCMD ;
input INT_reg_0 ;
input PRDATA_0_iv_a2_0 ;
input PRDATA_0_iv_0_1_0 ;
input CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
input seradr0apb_2 ;
input seradr0apb_0 ;
input serdat_2 ;
input serdat_0 ;
input sercon_2 ;
input sercon_0 ;
input COREABC_C0_0_APB3master_PRDATA_0 ;
input COREABC_C0_0_APB3master_PRDATA_4 ;
output CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
output CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6 ;
output CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2 ;
output [7:0] COREABC_C0_0_APB3master_PWDATA ;
input CTRL_reg_0 ;
input CTRL_reg_5 ;
input CTRL_reg_1 ;
input CTRL_reg_3 ;
input PRDATA_m1_0 ;
input PRDATA_m1_3 ;
input PRDATA_m3_d_0 ;
input CH0_0_reg_5 ;
input CH0_0_reg_1 ;
input CH0_0_reg_0 ;
output [9:0] COREABC_C0_0_APB3master_PADDR ;
output COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
output COREABC_C0_0_APB3master_PSELx ;
input AND2_0_Y ;
output COREABC_C0_0_APB3master_PENABLE ;
input PRDATA_ss3 ;
input iprdata47 ;
input PRDATA_ss0 ;
input PRDATA_sm3 ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input N_688 ;
input un6_pwrite_1_0 ;
input PRDATA_m3_0 ;
input un1_prdata_sig9 ;
input iprdata46 ;
input PRDATA_N_4_1 ;
input N_689 ;
input N_685 ;
input N_687 ;
input un3_int_4 ;
input un3_int_5 ;
input un5_pwrite_1_0 ;
input un11_pwrite ;
input N_686 ;
input un6_pwrite ;
input N_683 ;
input un11_pwrite_0_0_0 ;
wire INT_reg_0 ;
wire PRDATA_0_iv_a2_0 ;
wire PRDATA_0_iv_0_1_0 ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
wire seradr0apb_2 ;
wire seradr0apb_0 ;
wire serdat_2 ;
wire serdat_0 ;
wire sercon_2 ;
wire sercon_0 ;
wire COREABC_C0_0_APB3master_PRDATA_0 ;
wire COREABC_C0_0_APB3master_PRDATA_4 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2 ;
wire CTRL_reg_0 ;
wire CTRL_reg_5 ;
wire CTRL_reg_1 ;
wire CTRL_reg_3 ;
wire PRDATA_m1_0 ;
wire PRDATA_m1_3 ;
wire PRDATA_m3_d_0 ;
wire CH0_0_reg_5 ;
wire CH0_0_reg_1 ;
wire CH0_0_reg_0 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire AND2_0_Y ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire PRDATA_ss3 ;
wire iprdata47 ;
wire PRDATA_ss0 ;
wire PRDATA_sm3 ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire N_688 ;
wire un6_pwrite_1_0 ;
wire PRDATA_m3_0 ;
wire un1_prdata_sig9 ;
wire iprdata46 ;
wire PRDATA_N_4_1 ;
wire N_689 ;
wire N_685 ;
wire N_687 ;
wire un3_int_4 ;
wire un3_int_5 ;
wire un5_pwrite_1_0 ;
wire un11_pwrite ;
wire N_686 ;
wire un6_pwrite ;
wire N_683 ;
wire un11_pwrite_0_0_0 ;
wire N_1347 ;
wire GND ;
wire VCC ;
// @32:185
  COREABC_C0_COREABC_C0_0_COREABC COREABC_C0_0 (
	.COREABC_C0_0_APB3master_PADDR({COREABC_C0_0_APB3master_PADDR[9:8], N_1347, COREABC_C0_0_APB3master_PADDR[6:0]}),
	.CH0_0_reg_5(CH0_0_reg_5),
	.CH0_0_reg_1(CH0_0_reg_1),
	.CH0_0_reg_0(CH0_0_reg_0),
	.PRDATA_m3_d_0(PRDATA_m3_d_0),
	.PRDATA_m1_0(PRDATA_m1_0),
	.PRDATA_m1_3(PRDATA_m1_3),
	.CTRL_reg_0(CTRL_reg_0),
	.CTRL_reg_5(CTRL_reg_5),
	.CTRL_reg_1(CTRL_reg_1),
	.CTRL_reg_3(CTRL_reg_3),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2),
	.COREABC_C0_0_APB3master_PRDATA_0(COREABC_C0_0_APB3master_PRDATA_0),
	.COREABC_C0_0_APB3master_PRDATA_4(COREABC_C0_0_APB3master_PRDATA_4),
	.sercon_2(sercon_2),
	.sercon_0(sercon_0),
	.serdat_2(serdat_2),
	.serdat_0(serdat_0),
	.seradr0apb_2(seradr0apb_2),
	.seradr0apb_0(seradr0apb_0),
	.CoreAPB3_C0_0_APBmslave2_PRDATA_0(CoreAPB3_C0_0_APBmslave2_PRDATA_0),
	.PRDATA_0_iv_0_1_0(PRDATA_0_iv_0_1_0),
	.PRDATA_0_iv_a2_0(PRDATA_0_iv_a2_0),
	.INT_reg_0(INT_reg_0),
	.INSTR_SCMD(INSTR_SCMD[1:0]),
	.un11_pwrite_0_0_0(un11_pwrite_0_0_0),
	.N_683(N_683),
	.un6_pwrite(un6_pwrite),
	.N_686(N_686),
	.un11_pwrite(un11_pwrite),
	.un5_pwrite_1_0(un5_pwrite_1_0),
	.un3_int_5(un3_int_5),
	.un3_int_4(un3_int_4),
	.N_687(N_687),
	.N_685(N_685),
	.N_689(N_689),
	.PRDATA_N_4_1(PRDATA_N_4_1),
	.iprdata46(iprdata46),
	.un1_prdata_sig9(un1_prdata_sig9),
	.PRDATA_m3_0(PRDATA_m3_0),
	.un6_pwrite_1_0(un6_pwrite_1_0),
	.N_688(N_688),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.PRDATA_sm3(PRDATA_sm3),
	.PRDATA_ss0(PRDATA_ss0),
	.iprdata47(iprdata47),
	.PRDATA_ss3(PRDATA_ss3),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.AND2_0_Y(AND2_0_Y),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0 */

module COREAPB3_MUXPTOB3 (
  COREABC_C0_0_APB3master_PRDATA_4,
  COREABC_C0_0_APB3master_PRDATA_0,
  CoreAPB3_C0_0_APBmslave2_PRDATA_4,
  CoreAPB3_C0_0_APBmslave2_PRDATA_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2,
  PRDATA_0_iv_a2_0,
  CTRL_reg_0,
  PRDATA_0_iv_0_1_0,
  CH0_0_reg_0,
  PRDATA_sm3,
  un1_prdata_sig9,
  iprdata46_1z,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  un6_pwrite_1_0,
  PRDATA_m3,
  iprdata47_1z
)
;
output COREABC_C0_0_APB3master_PRDATA_4 ;
output COREABC_C0_0_APB3master_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave2_PRDATA_4 ;
input CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2 ;
output PRDATA_0_iv_a2_0 ;
input CTRL_reg_0 ;
output PRDATA_0_iv_0_1_0 ;
input CH0_0_reg_0 ;
input PRDATA_sm3 ;
input un1_prdata_sig9 ;
output iprdata46_1z ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
input un6_pwrite_1_0 ;
input PRDATA_m3 ;
output iprdata47_1z ;
wire COREABC_C0_0_APB3master_PRDATA_4 ;
wire COREABC_C0_0_APB3master_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_4 ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2 ;
wire PRDATA_0_iv_a2_0 ;
wire CTRL_reg_0 ;
wire PRDATA_0_iv_0_1_0 ;
wire CH0_0_reg_0 ;
wire PRDATA_sm3 ;
wire un1_prdata_sig9 ;
wire iprdata46_1z ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire un6_pwrite_1_0 ;
wire PRDATA_m3 ;
wire iprdata47_1z ;
wire GND ;
wire VCC ;
// @18:94
  CFG4 \PRDATA_0_iv_0_1[5]  (
	.A(iprdata47_1z),
	.B(PRDATA_m3),
	.C(CH0_0_reg_0),
	.D(un6_pwrite_1_0),
	.Y(PRDATA_0_iv_0_1_0)
);
defparam \PRDATA_0_iv_0_1[5] .INIT=16'h5FDD;
// @18:101
  CFG2 iprdata46 (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(iprdata46_1z)
);
defparam iprdata46.INIT=4'h4;
// @18:103
  CFG2 iprdata47 (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(iprdata47_1z)
);
defparam iprdata47.INIT=4'h2;
// @18:94
  CFG4 \PRDATA_0_iv_a2[5]  (
	.A(CTRL_reg_0),
	.B(iprdata47_1z),
	.C(un1_prdata_sig9),
	.D(PRDATA_sm3),
	.Y(PRDATA_0_iv_a2_0)
);
defparam \PRDATA_0_iv_a2[5] .INIT=16'h0800;
// @18:94
  CFG4 \PRDATA_0_iv[7]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.B(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA_4),
	.D(iprdata47_1z),
	.Y(COREABC_C0_0_APB3master_PRDATA_4)
);
defparam \PRDATA_0_iv[7] .INIT=16'hF888;
// @18:94
  CFG4 \PRDATA_0_iv[3]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.B(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA_0),
	.D(iprdata47_1z),
	.Y(COREABC_C0_0_APB3master_PRDATA_0)
);
defparam \PRDATA_0_iv[3] .INIT=16'hF888;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  CH0_0_reg_0,
  PRDATA_0_iv_0_1_0,
  CTRL_reg_0,
  PRDATA_0_iv_a2_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2,
  CoreAPB3_C0_0_APBmslave2_PRDATA_4,
  CoreAPB3_C0_0_APBmslave2_PRDATA_0,
  COREABC_C0_0_APB3master_PRDATA_4,
  COREABC_C0_0_APB3master_PRDATA_0,
  COREABC_C0_0_APB3master_PADDR,
  iprdata47,
  PRDATA_m3,
  un6_pwrite_1_0,
  iprdata46,
  un1_prdata_sig9,
  PRDATA_sm3,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  COREABC_C0_0_APB3master_PSELx
)
;
input CH0_0_reg_0 ;
output PRDATA_0_iv_0_1_0 ;
input CTRL_reg_0 ;
output PRDATA_0_iv_a2_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2 ;
input CoreAPB3_C0_0_APBmslave2_PRDATA_4 ;
input CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
output COREABC_C0_0_APB3master_PRDATA_4 ;
output COREABC_C0_0_APB3master_PRDATA_0 ;
input [9:8] COREABC_C0_0_APB3master_PADDR ;
output iprdata47 ;
input PRDATA_m3 ;
input un6_pwrite_1_0 ;
output iprdata46 ;
input un1_prdata_sig9 ;
input PRDATA_sm3 ;
output CoreAPB3_C0_0_APBmslave2_PSELx ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
input COREABC_C0_0_APB3master_PSELx ;
wire CH0_0_reg_0 ;
wire PRDATA_0_iv_0_1_0 ;
wire CTRL_reg_0 ;
wire PRDATA_0_iv_a2_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2 ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_4 ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
wire COREABC_C0_0_APB3master_PRDATA_4 ;
wire COREABC_C0_0_APB3master_PRDATA_0 ;
wire iprdata47 ;
wire PRDATA_m3 ;
wire un6_pwrite_1_0 ;
wire iprdata46 ;
wire un1_prdata_sig9 ;
wire PRDATA_sm3 ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire COREABC_C0_0_APB3master_PSELx ;
wire GND ;
wire VCC ;
// @35:647
  CFG3 \iPSELS_raw[1]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR[8]),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.Y(CoreAPB3_C0_0_APBmslave1_PSELx)
);
defparam \iPSELS_raw[1] .INIT=8'h08;
// @35:647
  CFG3 \iPSELS_raw[2]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR[8]),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.Y(CoreAPB3_C0_0_APBmslave2_PSELx)
);
defparam \iPSELS_raw[2] .INIT=8'h20;
// @35:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.COREABC_C0_0_APB3master_PRDATA_4(COREABC_C0_0_APB3master_PRDATA_4),
	.COREABC_C0_0_APB3master_PRDATA_0(COREABC_C0_0_APB3master_PRDATA_0),
	.CoreAPB3_C0_0_APBmslave2_PRDATA_4(CoreAPB3_C0_0_APBmslave2_PRDATA_4),
	.CoreAPB3_C0_0_APBmslave2_PRDATA_0(CoreAPB3_C0_0_APBmslave2_PRDATA_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2),
	.PRDATA_0_iv_a2_0(PRDATA_0_iv_a2_0),
	.CTRL_reg_0(CTRL_reg_0),
	.PRDATA_0_iv_0_1_0(PRDATA_0_iv_0_1_0),
	.CH0_0_reg_0(CH0_0_reg_0),
	.PRDATA_sm3(PRDATA_sm3),
	.un1_prdata_sig9(un1_prdata_sig9),
	.iprdata46_1z(iprdata46),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.un6_pwrite_1_0(un6_pwrite_1_0),
	.PRDATA_m3(PRDATA_m3),
	.iprdata47_1z(iprdata47)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreAPB3_C0 (
  COREABC_C0_0_APB3master_PADDR,
  COREABC_C0_0_APB3master_PRDATA_4,
  COREABC_C0_0_APB3master_PRDATA_0,
  CoreAPB3_C0_0_APBmslave2_PRDATA_4,
  CoreAPB3_C0_0_APBmslave2_PRDATA_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6,
  CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2,
  PRDATA_0_iv_a2_0,
  CTRL_reg_0,
  PRDATA_0_iv_0_1_0,
  CH0_0_reg_0,
  COREABC_C0_0_APB3master_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  PRDATA_sm3,
  un1_prdata_sig9,
  iprdata46,
  un6_pwrite_1_0,
  PRDATA_m3,
  iprdata47
)
;
input [9:8] COREABC_C0_0_APB3master_PADDR ;
output COREABC_C0_0_APB3master_PRDATA_4 ;
output COREABC_C0_0_APB3master_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave2_PRDATA_4 ;
input CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2 ;
output PRDATA_0_iv_a2_0 ;
input CTRL_reg_0 ;
output PRDATA_0_iv_0_1_0 ;
input CH0_0_reg_0 ;
input COREABC_C0_0_APB3master_PSELx ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
output CoreAPB3_C0_0_APBmslave2_PSELx ;
input PRDATA_sm3 ;
input un1_prdata_sig9 ;
output iprdata46 ;
input un6_pwrite_1_0 ;
input PRDATA_m3 ;
output iprdata47 ;
wire COREABC_C0_0_APB3master_PRDATA_4 ;
wire COREABC_C0_0_APB3master_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_4 ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2 ;
wire PRDATA_0_iv_a2_0 ;
wire CTRL_reg_0 ;
wire PRDATA_0_iv_0_1_0 ;
wire CH0_0_reg_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire PRDATA_sm3 ;
wire un1_prdata_sig9 ;
wire iprdata46 ;
wire un6_pwrite_1_0 ;
wire PRDATA_m3 ;
wire iprdata47 ;
wire GND ;
wire VCC ;
// @36:146
  CoreAPB3 CoreAPB3_C0_0 (
	.CH0_0_reg_0(CH0_0_reg_0),
	.PRDATA_0_iv_0_1_0(PRDATA_0_iv_0_1_0),
	.CTRL_reg_0(CTRL_reg_0),
	.PRDATA_0_iv_a2_0(PRDATA_0_iv_a2_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2(CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2),
	.CoreAPB3_C0_0_APBmslave2_PRDATA_4(CoreAPB3_C0_0_APBmslave2_PRDATA_4),
	.CoreAPB3_C0_0_APBmslave2_PRDATA_0(CoreAPB3_C0_0_APBmslave2_PRDATA_0),
	.COREABC_C0_0_APB3master_PRDATA_4(COREABC_C0_0_APB3master_PRDATA_4),
	.COREABC_C0_0_APB3master_PRDATA_0(COREABC_C0_0_APB3master_PRDATA_0),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:8]),
	.iprdata47(iprdata47),
	.PRDATA_m3(PRDATA_m3),
	.un6_pwrite_1_0(un6_pwrite_1_0),
	.iprdata46(iprdata46),
	.un1_prdata_sig9(un1_prdata_sig9),
	.PRDATA_sm3(PRDATA_sm3),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module COREI2C_COREI2CREAL (
  COREABC_C0_0_APB3master_PWDATA,
  seradr0apb,
  COREABC_C0_0_APB3master_PADDR,
  INSTR_SCMD,
  serdat_0,
  serdat_2,
  COREI2C_C0_0_INT_0,
  sercon_0,
  sercon_2,
  Board_MOD1_c_i,
  Board_MOD1_c,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  un11_pwrite_0_0_0,
  un3_penable_1,
  COREABC_C0_0_APB3master_PENABLE,
  BIBUF_1_Y,
  BIBUF_0_Y,
  N_683,
  N_685,
  N_686,
  N_687,
  N_688,
  N_689,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
input [7:0] seradr0apb ;
input [4:0] COREABC_C0_0_APB3master_PADDR ;
input [1:0] INSTR_SCMD ;
output serdat_0 ;
output serdat_2 ;
output COREI2C_C0_0_INT_0 ;
output sercon_0 ;
output sercon_2 ;
output [1:0] Board_MOD1_c_i ;
output [1:0] Board_MOD1_c ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input un11_pwrite_0_0_0 ;
output un3_penable_1 ;
input COREABC_C0_0_APB3master_PENABLE ;
input BIBUF_1_Y ;
input BIBUF_0_Y ;
output N_683 ;
output N_685 ;
output N_686 ;
output N_687 ;
output N_688 ;
output N_689 ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire serdat_0 ;
wire serdat_2 ;
wire COREI2C_C0_0_INT_0 ;
wire sercon_0 ;
wire sercon_2 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire un11_pwrite_0_0_0 ;
wire un3_penable_1 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire BIBUF_1_Y ;
wire BIBUF_0_Y ;
wire N_683 ;
wire N_685 ;
wire N_686 ;
wire N_687 ;
wire N_688 ;
wire N_689 ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [3:0] PCLK_count2;
wire [3:0] PCLK_count2_4;
wire [6:0] fsmdet;
wire [3:3] fsmdet_i_0;
wire [2:0] SCLI_ff_reg;
wire [2:0] SCLI_ff_reg_4;
wire [3:0] indelay;
wire [3:0] indelay_5;
wire [3:0] PCLK_count1;
wire [3:0] PCLK_count1_11;
wire [2:0] SDAI_ff_reg;
wire [2:0] SDAI_ff_reg_4;
wire [7:1] sercon;
wire [4:3] sercon_10;
wire [3:0] framesync;
wire [3:0] framesync_8;
wire [7:0] serdat_10;
wire [7:1] serdat;
wire [29:0] fsmsta;
wire [29:0] fsmsta_9;
wire [4:0] sersta;
wire [4:0] sersta_33;
wire [6:0] fsmmod;
wire [7:1] fsmsync;
wire [0:0] fsmsync_ns;
wire [3:0] fsmmod_ns;
wire [7:3] PRDATA_3_1_0_co1;
wire [7:3] PRDATA_3_1_0_wmux_0_S;
wire [7:3] PRDATA_3_1_0_y0;
wire [7:3] PRDATA_3_1_0_co0;
wire [7:3] PRDATA_3_1_0_wmux_S;
wire [7:7] fsmsta_9_1;
wire [1:1] PRDATA_3_1_0;
wire [18:18] fsmsta_9_m4_1;
wire [0:0] sersta_33_0;
wire [4:4] sersta_33_2;
wire [0:0] sersta_33_1_3;
wire [2:0] sersta_33_4;
wire [5:5] fsmsta_nxt_60;
wire [2:2] fsmmod_ns_i_a3_2_0;
wire [3:3] fsmsync_ns_i_o3_0_0;
wire [3:3] fsmmod_ns_a3_0_3_1;
wire [4:1] sersta_33_3;
wire [3:2] sersta_33_5;
wire [2:2] sersta_33_4_0;
wire [0:0] sersta_33_1_4;
wire [2:1] fsmmod_ns_i_0;
wire [6:6] fsmsync_ns_i_0;
wire [4:4] sercon_8_2;
wire [3:3] sersta_33_6;
wire [19:19] fsmsta_nxt_37_m;
wire [2:0] sersta_33_1;
wire [27:21] fsmsta_nxt_9_m;
wire [3:3] fsmmod_ns_a3_0_3;
wire [0:0] fsmsync_ns_0_1;
wire [0:0] un1_bsd7_0_sqmuxa_1;
wire [0:0] framesync_8_0_iv_0;
wire [0:0] un1_bsd7_1_sqmuxa;
wire [9:9] fsmsta_9_m4;
wire PCLK_count1_ov_Z ;
wire un7_counter_rst ;
wire SCLInt_Z ;
wire SCLInt_i_0 ;
wire GND ;
wire VCC ;
wire un5_penable ;
wire un1_serdat_3_sqmuxa_i ;
wire un1_ens1_pre_1_sqmuxa_i ;
wire pedetect_Z ;
wire N_794 ;
wire un1_sercon_3_i ;
wire SDAInt_Z ;
wire un1_rtn_2_Z ;
wire starto_en_Z ;
wire un10_busfree ;
wire starto_en_1_sqmuxa_i_Z ;
wire SCLSCL_Z ;
wire SCLSCL_1_sqmuxa_i_Z ;
wire SDAO_int_8 ;
wire SDAO_int_3_sqmuxa_i_Z ;
wire ack_Z ;
wire ack_9 ;
wire un1_ack_0_sqmuxa_2_i ;
wire bsd7_tmp_Z ;
wire bsd7_tmp_8_iv_i ;
wire un1_sercon_9_i ;
wire bsd7_Z ;
wire bsd7_10_iv_i ;
wire un1_sercon_6_i ;
wire PCLKint_Z ;
wire PCLKint_4 ;
wire PCLKint_2_sqmuxa_i_Z ;
wire adrcomp_Z ;
wire adrcomp_1_sqmuxa_Z ;
wire adrcomp_2_sqmuxa_i_Z ;
wire ack_bit_Z ;
wire ack_bit_1_sqmuxa_Z ;
wire busfree_Z ;
wire un107_fsmdet ;
wire nedetect_Z ;
wire nedetect_0_sqmuxa_Z ;
wire un1_sclint6_i ;
wire adrcompen_Z ;
wire adrcompen_1_sqmuxa_Z ;
wire adrcompen_2_sqmuxa_i_Z ;
wire un1_sercon_5_Z ;
wire N_578_i ;
wire N_580_i ;
wire N_582_i ;
wire N_584_i ;
wire N_459_i ;
wire N_461_i ;
wire N_463_i ;
wire N_465_i ;
wire N_467_i ;
wire N_469_i ;
wire N_574_i ;
wire N_576_i ;
wire N_122_i ;
wire N_124_i ;
wire N_127_i ;
wire N_129_i ;
wire N_131_i ;
wire un150_ens1_i ;
wire PCLK_count1_ov_10 ;
wire PCLKint_ff_Z ;
wire PCLKint_ff_3 ;
wire PCLK_count2_ov_Z ;
wire PCLK_count2_ov_0_sqmuxa_1_Z ;
wire un1_fsmsta_0_sqmuxa_Z ;
wire un138_framesync ;
wire fsmsta_0_sqmuxa_Z ;
wire fsmsta_nxt_1_sqmuxa_25_Z ;
wire un1_fsmsta_0_sqmuxa_0_Z ;
wire fsmsta_0_sqmuxa_1_Z ;
wire un20_fsmmod ;
wire un53_fsmdet ;
wire un30_adrcompen ;
wire un14_busfree ;
wire fsmmod_nxt_0_sqmuxa ;
wire SDAO_int_1_sqmuxa_sn ;
wire SDAO_int_8_1_2 ;
wire un3_ens1 ;
wire un28_fsmsta ;
wire SDAO_int_8_sn_N_11 ;
wire un70_ens1 ;
wire un97_ens1_1 ;
wire un16_ens1_1 ;
wire un97_ens1 ;
wire un60_ens1 ;
wire un107_fsmdet_0 ;
wire un91_ens1 ;
wire un1_fsmsta_nxt_0_sqmuxa_Z ;
wire un24_sdao_int ;
wire CO1 ;
wire fsmsta_9_ss3 ;
wire un24_nedetect ;
wire un113_fsmdet_0 ;
wire un1_fsmsta_1_0 ;
wire un1_fsmmod ;
wire un140_ens1_0 ;
wire un21_fsmdet_2 ;
wire PCLK_count1_1_sqmuxa_Z ;
wire CO1_0 ;
wire un28_adrcompen ;
wire fsmsta_nxt_1_sqmuxa_6_Z ;
wire fsmsta_nxt_1_sqmuxa_16_Z ;
wire un1_fsmsta_1_i ;
wire un1_fsmsta_4_i ;
wire N_23 ;
wire fsmsta_1_sqmuxa_Z ;
wire un57_fsmsta ;
wire un92_fsmsta ;
wire un91_fsmsta ;
wire serdat_1_sqmuxa_1_Z ;
wire serdat_2_sqmuxa_Z ;
wire N_118 ;
wire serdat_0_sqmuxa ;
wire fsmsta_nxt_1_sqmuxa_4_s13_1 ;
wire un1_fsmsta_3_i ;
wire N_709 ;
wire N_180_i ;
wire N_186 ;
wire un13_adrcomp ;
wire un1_fsmsta_i ;
wire N_223_i ;
wire fsmsta_nxt_1_sqmuxa_8_Z ;
wire N_610_1 ;
wire N_589 ;
wire N_209_1 ;
wire N_610_3 ;
wire un136_ens1_1 ;
wire fsmsta_nxt_1_sqmuxa_10_Z ;
wire fsmsta_nxt_1_sqmuxa_14_Z ;
wire N_601_2 ;
wire un26_adrcompen_6 ;
wire N_707 ;
wire PCLK_count2_ov_0_sqmuxa_1_2_Z ;
wire un1_fsmsta_nxt_2_sqmuxa_6_tz_0_Z ;
wire un142_ens1_2 ;
wire un5_penable_1 ;
wire un105_ens1_1 ;
wire un25_fsmsta_1 ;
wire un136_ens1_4 ;
wire un136_ens1_3 ;
wire un136_ens1_2 ;
wire un26_adrcompen_NE_2 ;
wire un26_adrcompen_NE_1 ;
wire un26_adrcompen_NE_0 ;
wire un21_fsmdet_2_0 ;
wire un13_adrcompen_4 ;
wire un57_fsmsta_i_4 ;
wire N_597 ;
wire serdat_0_sqmuxa_3_Z ;
wire serdat_1_sqmuxa_Z ;
wire serdat_0_sqmuxa_2_Z ;
wire un1_serdat_1_sqmuxa_Z ;
wire N_708 ;
wire N_609 ;
wire un7_counter_rst_3_tz ;
wire N_181 ;
wire un16_fsmmod ;
wire un63_fsmsta_i ;
wire un25_fsmsta ;
wire un134_fsmsta ;
wire N_199 ;
wire fsmsta_nxt_1_sqmuxa_17_Z ;
wire un1_fsmsta_6_Z ;
wire un33_fsmdet ;
wire un11_nedetect ;
wire N_620 ;
wire framesync_1 ;
wire N_176 ;
wire N_192 ;
wire N_216_1 ;
wire fsmsta_nxt_1_sqmuxa_24_Z ;
wire N_706 ;
wire N_189 ;
wire un1_fsmsta_nxt_2_sqmuxa_1_0_Z ;
wire un1_fsmsta_nxt_2_sqmuxa_0 ;
wire un27_adrcompen_2 ;
wire un7_counter_rst_2 ;
wire un21_fsmdet ;
wire un19_framesync ;
wire un13_adrcompen ;
wire bsd7_tmp_i_m ;
wire un3_penable ;
wire N_216 ;
wire N_610 ;
wire un117_fsmdet ;
wire un81_ens1 ;
wire un1_fsmsta_nxt_2_sqmuxa_6_tz_Z ;
wire bsd7_0_sqmuxa_Z ;
wire bsd7_tmp_3_sqmuxa_Z ;
wire N_204 ;
wire un1_fsmsta_nxt_0_sqmuxa_2_i ;
wire CO0 ;
wire N_591 ;
wire N_602 ;
wire un59_fsmdet_i ;
wire un33_fsmsta ;
wire un1_fsmsta_nxt_2_sqmuxa_2_Z ;
wire un26_adrcompen_NE ;
wire un105_ens1 ;
wire N_205 ;
wire un136_ens1 ;
wire un20_adrcompen ;
wire un1_fsmsta_nxt_1_sqmuxa_i ;
wire SDAInt_m ;
wire serdat_0_sqmuxa_1_1 ;
wire un1_fsmsta_nxt_1_sqmuxa_1_i ;
wire SDAInt_li_m ;
wire N_210 ;
wire CO1_1 ;
wire un1_framesync46_Z ;
wire N_604 ;
wire N_221 ;
wire N_208 ;
wire un1_framesync_1_sqmuxa_Z ;
wire bsd7_10_iv_1 ;
wire un27_adrcompen_4 ;
wire serdat_0_sqmuxa_1 ;
wire un1_fsmsta_10_Z ;
wire N_615 ;
wire N_588_li ;
wire serdat_4_sqmuxa ;
wire fsmsta_2_sqmuxa_1_1_Z ;
wire CO2 ;
wire un78_fsmdet ;
wire ack_1_sqmuxa_1_Z ;
wire un1_fsmsta_nxt_2_sqmuxa_i ;
wire un1_serdat_3_sqmuxa_0_tz_Z ;
wire un1_fsmsta_nxt_2_sqmuxa_s2 ;
wire ack_0_sqmuxa_3_Z ;
wire N_137 ;
wire N_138 ;
wire CO0_0 ;
wire fsmsta_9_sm3 ;
wire CO1_2 ;
wire N_941 ;
wire N_603 ;
wire N_421 ;
wire N_420 ;
wire N_419 ;
wire N_418 ;
wire N_417 ;
wire N_416 ;
wire N_415 ;
wire N_238 ;
wire N_237 ;
wire N_236 ;
wire N_235 ;
wire N_234 ;
wire N_233 ;
wire N_232 ;
wire N_231 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23_0 ;
// @17:1343
  CFG3 \CLK_COUNT2_WRITE_PROC.PCLK_count2_4[0]  (
	.A(PCLK_count2[0]),
	.B(PCLK_count1_ov_Z),
	.C(un7_counter_rst),
	.Y(PCLK_count2_4[0])
);
defparam \CLK_COUNT2_WRITE_PROC.PCLK_count2_4[0] .INIT=8'h06;
  CFG1 SDAO_int_RNI2DP8 (
	.A(Board_MOD1_c[1]),
	.Y(Board_MOD1_c_i[1])
);
defparam SDAO_int_RNI2DP8.INIT=2'h1;
  CFG1 SCLO_int_RNICUP5 (
	.A(Board_MOD1_c[0]),
	.Y(Board_MOD1_c_i[0])
);
defparam SCLO_int_RNICUP5.INIT=2'h1;
  CFG1 \fsmdet_RNO[6]  (
	.A(SCLInt_Z),
	.Y(SCLInt_i_0)
);
defparam \fsmdet_RNO[6] .INIT=2'h1;
  CFG1 busfree_RNO (
	.A(fsmdet[3]),
	.Y(fsmdet_i_0[3])
);
defparam busfree_RNO.INIT=2'h1;
// @17:953
  SLE \SCLI_ff_reg[0]  (
	.Q(SCLI_ff_reg[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCLI_ff_reg_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:953
  SLE \SCLI_ff_reg[1]  (
	.Q(SCLI_ff_reg[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCLI_ff_reg_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:953
  SLE \SCLI_ff_reg[2]  (
	.Q(SCLI_ff_reg[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCLI_ff_reg_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1339
  SLE \PCLK_count2[0]  (
	.Q(PCLK_count2[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLK_count2_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1339
  SLE \PCLK_count2[1]  (
	.Q(PCLK_count2[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLK_count2_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1339
  SLE \PCLK_count2[2]  (
	.Q(PCLK_count2[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLK_count2_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1339
  SLE \PCLK_count2[3]  (
	.Q(PCLK_count2[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLK_count2_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1129
  SLE \indelay[0]  (
	.Q(indelay[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(indelay_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1129
  SLE \indelay[1]  (
	.Q(indelay[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(indelay_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1129
  SLE \indelay[2]  (
	.Q(indelay[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(indelay_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1129
  SLE \indelay[3]  (
	.Q(indelay[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(indelay_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1240
  SLE \PCLK_count1[0]  (
	.Q(PCLK_count1[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLK_count1_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1240
  SLE \PCLK_count1[1]  (
	.Q(PCLK_count1[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLK_count1_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1240
  SLE \PCLK_count1[2]  (
	.Q(PCLK_count1[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLK_count1_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1240
  SLE \PCLK_count1[3]  (
	.Q(PCLK_count1[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLK_count1_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1013
  SLE \SDAI_ff_reg[0]  (
	.Q(SDAI_ff_reg[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAI_ff_reg_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1013
  SLE \SDAI_ff_reg[1]  (
	.Q(SDAI_ff_reg[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAI_ff_reg_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1013
  SLE \SDAI_ff_reg[2]  (
	.Q(SDAI_ff_reg[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAI_ff_reg_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:539
  SLE \sercon[0]  (
	.Q(sercon_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un5_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:539
  SLE \sercon[1]  (
	.Q(sercon[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:539
  SLE \sercon[2]  (
	.Q(sercon_2),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:539
  SLE \sercon[3]  (
	.Q(COREI2C_C0_0_INT_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sercon_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:539
  SLE \sercon[4]  (
	.Q(sercon[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sercon_10[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:539
  SLE \sercon[5]  (
	.Q(sercon[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un5_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:539
  SLE \sercon[6]  (
	.Q(sercon[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un5_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:539
  SLE \sercon[7]  (
	.Q(sercon[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un5_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1155
  SLE \framesync[0]  (
	.Q(framesync[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(framesync_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1155
  SLE \framesync[1]  (
	.Q(framesync[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(framesync_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1155
  SLE \framesync[2]  (
	.Q(framesync[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(framesync_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1155
  SLE \framesync[3]  (
	.Q(framesync[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(framesync_8[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE \serdat[0]  (
	.Q(serdat_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(serdat_10[0]),
	.EN(un1_serdat_3_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE \serdat[1]  (
	.Q(serdat[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(serdat_10[1]),
	.EN(un1_serdat_3_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE \serdat[2]  (
	.Q(serdat_2),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(serdat_10[2]),
	.EN(un1_serdat_3_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE \serdat[3]  (
	.Q(serdat[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(serdat_10[3]),
	.EN(un1_serdat_3_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE \serdat[4]  (
	.Q(serdat[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(serdat_10[4]),
	.EN(un1_serdat_3_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE \serdat[5]  (
	.Q(serdat[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(serdat_10[5]),
	.EN(un1_serdat_3_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE \serdat[6]  (
	.Q(serdat[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(serdat_10[6]),
	.EN(un1_serdat_3_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE \serdat[7]  (
	.Q(serdat[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(serdat_10[7]),
	.EN(un1_serdat_3_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[3]  (
	.Q(fsmsta[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[3]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[0]  (
	.Q(fsmsta[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[0]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:754
  SLE \sersta[0]  (
	.Q(sersta[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sersta_33[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:754
  SLE \sersta[1]  (
	.Q(sersta[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sersta_33[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:754
  SLE \sersta[2]  (
	.Q(sersta[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sersta_33[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:754
  SLE \sersta[3]  (
	.Q(sersta[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sersta_33[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:754
  SLE \sersta[4]  (
	.Q(sersta[4]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sersta_33[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[18]  (
	.Q(fsmsta[18]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[18]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[17]  (
	.Q(fsmsta[17]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[17]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[16]  (
	.Q(fsmsta[16]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[16]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[15]  (
	.Q(fsmsta[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[15]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[14]  (
	.Q(fsmsta[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[14]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[13]  (
	.Q(fsmsta[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[13]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[12]  (
	.Q(fsmsta[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[12]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[11]  (
	.Q(fsmsta[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[11]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[10]  (
	.Q(fsmsta[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[10]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[9]  (
	.Q(fsmsta[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[9]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[8]  (
	.Q(fsmsta[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[8]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[7]  (
	.Q(fsmsta[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[7]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[6]  (
	.Q(fsmsta[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[6]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[5]  (
	.Q(fsmsta[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[5]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[4]  (
	.Q(fsmsta[4]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[4]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:970
  SLE pedetect (
	.Q(pedetect_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_794),
	.EN(un1_sercon_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1030
  SLE SDAInt (
	.Q(SDAInt_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAI_ff_reg[2]),
	.EN(un1_rtn_2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2332
  SLE starto_en (
	.Q(starto_en_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un10_busfree),
	.EN(starto_en_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2303
  SLE SCLSCL (
	.Q(SCLSCL_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmmod[1]),
	.EN(SCLSCL_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[29]  (
	.Q(fsmsta[29]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[29]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[28]  (
	.Q(fsmsta[28]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[28]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[27]  (
	.Q(fsmsta[27]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[27]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[26]  (
	.Q(fsmsta[26]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[26]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[25]  (
	.Q(fsmsta[25]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[25]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[24]  (
	.Q(fsmsta[24]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[24]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[23]  (
	.Q(fsmsta[23]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[23]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[22]  (
	.Q(fsmsta[22]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[22]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[21]  (
	.Q(fsmsta[21]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[21]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[20]  (
	.Q(fsmsta[20]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[20]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2058
  SLE \fsmsta[19]  (
	.Q(fsmsta[19]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsta_9[19]),
	.EN(un1_ens1_pre_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:404
  SLE SDAO_int (
	.Q(Board_MOD1_c[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAO_int_8),
	.EN(SDAO_int_3_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE ack (
	.Q(ack_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ack_9),
	.EN(un1_ack_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE bsd7_tmp (
	.Q(bsd7_tmp_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(bsd7_tmp_8_iv_i),
	.EN(un1_sercon_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE bsd7 (
	.Q(bsd7_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(bsd7_10_iv_i),
	.EN(un1_sercon_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1396
  SLE PCLKint (
	.Q(PCLKint_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLKint_4),
	.EN(PCLKint_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1053
  SLE adrcomp (
	.Q(adrcomp_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(adrcomp_1_sqmuxa_Z),
	.EN(adrcomp_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:629
  SLE ack_bit (
	.Q(ack_bit_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(ack_bit_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2269
  SLE busfree (
	.Q(busfree_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmdet_i_0[3]),
	.EN(un107_fsmdet),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:970
  SLE nedetect (
	.Q(nedetect_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(nedetect_0_sqmuxa_Z),
	.EN(un1_sclint6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1053
  SLE adrcompen (
	.Q(adrcompen_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(adrcompen_1_sqmuxa_Z),
	.EN(adrcompen_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:970
  SLE SCLInt (
	.Q(SCLInt_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCLI_ff_reg_4[1]),
	.EN(un1_sercon_5_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1553
  SLE \fsmsync[4]  (
	.Q(fsmsync[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_578_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1553
  SLE \fsmsync[3]  (
	.Q(fsmsync[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_580_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1553
  SLE \fsmsync[2]  (
	.Q(fsmsync[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_582_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1553
  SLE \fsmsync[1]  (
	.Q(fsmsync[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_584_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2242
  SLE \fsmdet[6]  (
	.Q(fsmdet[6]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCLInt_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2242
  SLE \fsmdet[5]  (
	.Q(fsmdet[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_459_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2242
  SLE \fsmdet[4]  (
	.Q(fsmdet[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_461_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2242
  SLE \fsmdet[3]  (
	.Q(fsmdet[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_463_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2242
  SLE \fsmdet[2]  (
	.Q(fsmdet[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_465_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2242
  SLE \fsmdet[1]  (
	.Q(fsmdet[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_467_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2242
  SLE \fsmdet[0]  (
	.Q(fsmdet[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_469_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1553
  SLE \fsmsync[7]  (
	.Q(fsmsync[7]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmsync_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1553
  SLE \fsmsync[6]  (
	.Q(fsmsync[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_574_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1553
  SLE \fsmsync[5]  (
	.Q(fsmsync[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_576_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2476
  SLE \fsmmod[6]  (
	.Q(fsmmod[6]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmmod_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2476
  SLE \fsmmod[5]  (
	.Q(fsmmod[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_122_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2476
  SLE \fsmmod[4]  (
	.Q(fsmmod[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_124_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2476
  SLE \fsmmod[3]  (
	.Q(fsmmod[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(fsmmod_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2476
  SLE \fsmmod[2]  (
	.Q(fsmmod[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_127_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2476
  SLE \fsmmod[1]  (
	.Q(fsmmod[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_129_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2476
  SLE \fsmmod[0]  (
	.Q(fsmmod[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_131_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1553
  SLE SCLO_int (
	.Q(Board_MOD1_c[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un150_ens1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1240
  SLE PCLK_count1_ov (
	.Q(PCLK_count1_ov_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLK_count1_ov_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1396
  SLE PCLKint_ff (
	.Q(PCLKint_ff_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLKint_ff_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:1339
  SLE PCLK_count2_ov (
	.Q(PCLK_count2_ov_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PCLK_count2_ov_0_sqmuxa_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:2508
  ARI1 \PRDATA_3_1_0_wmux_0[7]  (
	.FCO(PRDATA_3_1_0_co1[7]),
	.S(PRDATA_3_1_0_wmux_0_S[7]),
	.Y(N_689),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(sersta[4]),
	.D(seradr0apb[7]),
	.A(PRDATA_3_1_0_y0[7]),
	.FCI(PRDATA_3_1_0_co0[7])
);
defparam \PRDATA_3_1_0_wmux_0[7] .INIT=20'h0F588;
// @17:2508
  ARI1 \PRDATA_3_1_0_wmux[7]  (
	.FCO(PRDATA_3_1_0_co0[7]),
	.S(PRDATA_3_1_0_wmux_S[7]),
	.Y(PRDATA_3_1_0_y0[7]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(sercon[7]),
	.D(serdat[7]),
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.FCI(VCC)
);
defparam \PRDATA_3_1_0_wmux[7] .INIT=20'h0FA44;
// @17:2508
  ARI1 \PRDATA_3_1_0_wmux_0[6]  (
	.FCO(PRDATA_3_1_0_co1[6]),
	.S(PRDATA_3_1_0_wmux_0_S[6]),
	.Y(N_688),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(sersta[3]),
	.D(seradr0apb[6]),
	.A(PRDATA_3_1_0_y0[6]),
	.FCI(PRDATA_3_1_0_co0[6])
);
defparam \PRDATA_3_1_0_wmux_0[6] .INIT=20'h0F588;
// @17:2508
  ARI1 \PRDATA_3_1_0_wmux[6]  (
	.FCO(PRDATA_3_1_0_co0[6]),
	.S(PRDATA_3_1_0_wmux_S[6]),
	.Y(PRDATA_3_1_0_y0[6]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(sercon[6]),
	.D(serdat[6]),
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.FCI(VCC)
);
defparam \PRDATA_3_1_0_wmux[6] .INIT=20'h0FA44;
// @17:2508
  ARI1 \PRDATA_3_1_0_wmux_0[5]  (
	.FCO(PRDATA_3_1_0_co1[5]),
	.S(PRDATA_3_1_0_wmux_0_S[5]),
	.Y(N_687),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(sersta[2]),
	.D(seradr0apb[5]),
	.A(PRDATA_3_1_0_y0[5]),
	.FCI(PRDATA_3_1_0_co0[5])
);
defparam \PRDATA_3_1_0_wmux_0[5] .INIT=20'h0F588;
// @17:2508
  ARI1 \PRDATA_3_1_0_wmux[5]  (
	.FCO(PRDATA_3_1_0_co0[5]),
	.S(PRDATA_3_1_0_wmux_S[5]),
	.Y(PRDATA_3_1_0_y0[5]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(sercon[5]),
	.D(serdat[5]),
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.FCI(VCC)
);
defparam \PRDATA_3_1_0_wmux[5] .INIT=20'h0FA44;
// @17:2508
  ARI1 \PRDATA_3_1_0_wmux_0[4]  (
	.FCO(PRDATA_3_1_0_co1[4]),
	.S(PRDATA_3_1_0_wmux_0_S[4]),
	.Y(N_686),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(sersta[1]),
	.D(seradr0apb[4]),
	.A(PRDATA_3_1_0_y0[4]),
	.FCI(PRDATA_3_1_0_co0[4])
);
defparam \PRDATA_3_1_0_wmux_0[4] .INIT=20'h0F588;
// @17:2508
  ARI1 \PRDATA_3_1_0_wmux[4]  (
	.FCO(PRDATA_3_1_0_co0[4]),
	.S(PRDATA_3_1_0_wmux_S[4]),
	.Y(PRDATA_3_1_0_y0[4]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(sercon[4]),
	.D(serdat[4]),
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.FCI(VCC)
);
defparam \PRDATA_3_1_0_wmux[4] .INIT=20'h0FA44;
// @17:2508
  ARI1 \PRDATA_3_1_0_wmux_0[3]  (
	.FCO(PRDATA_3_1_0_co1[3]),
	.S(PRDATA_3_1_0_wmux_0_S[3]),
	.Y(N_685),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(sersta[0]),
	.D(seradr0apb[3]),
	.A(PRDATA_3_1_0_y0[3]),
	.FCI(PRDATA_3_1_0_co0[3])
);
defparam \PRDATA_3_1_0_wmux_0[3] .INIT=20'h0F588;
// @17:2508
  ARI1 \PRDATA_3_1_0_wmux[3]  (
	.FCO(PRDATA_3_1_0_co0[3]),
	.S(PRDATA_3_1_0_wmux_S[3]),
	.Y(PRDATA_3_1_0_y0[3]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(COREI2C_C0_0_INT_0),
	.D(serdat[3]),
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.FCI(VCC)
);
defparam \PRDATA_3_1_0_wmux[3] .INIT=20'h0FA44;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[29]  (
	.A(un1_fsmsta_0_sqmuxa_Z),
	.B(un138_framesync),
	.C(fsmsta_0_sqmuxa_Z),
	.D(fsmsta_nxt_1_sqmuxa_25_Z),
	.Y(fsmsta_9[29])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[29] .INIT=16'hB1A0;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[10]  (
	.A(un1_fsmsta_0_sqmuxa_0_Z),
	.B(fsmsta[10]),
	.C(un138_framesync),
	.D(un1_fsmsta_0_sqmuxa_Z),
	.Y(fsmsta_9[10])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[10] .INIT=16'h550C;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[4]  (
	.A(un1_fsmsta_0_sqmuxa_Z),
	.B(un138_framesync),
	.C(fsmsta[4]),
	.D(fsmsta_0_sqmuxa_1_Z),
	.Y(fsmsta_9[4])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[4] .INIT=16'h5410;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[0]  (
	.A(un1_fsmsta_0_sqmuxa_Z),
	.B(un138_framesync),
	.C(fsmsta[0]),
	.D(un20_fsmmod),
	.Y(fsmsta_9[0])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[0] .INIT=16'hBA10;
// @17:2101
  CFG3 \FSMSTA_SYNC_PROC.un53_fsmdet  (
	.A(fsmdet[1]),
	.B(fsmdet[3]),
	.C(un20_fsmmod),
	.Y(un53_fsmdet)
);
defparam \FSMSTA_SYNC_PROC.un53_fsmdet .INIT=8'hFE;
// @17:1112
  CFG3 \ADRCOMP_WRITE_PROC.un30_adrcompen  (
	.A(fsmsta[23]),
	.B(fsmmod[1]),
	.C(fsmmod[6]),
	.Y(un30_adrcompen)
);
defparam \ADRCOMP_WRITE_PROC.un30_adrcompen .INIT=8'hFE;
// @17:2476
  CFG3 \fsmmod_ns_a3_0[0]  (
	.A(un14_busfree),
	.B(fsmmod[2]),
	.C(SCLInt_Z),
	.Y(fsmmod_nxt_0_sqmuxa)
);
defparam \fsmmod_ns_a3_0[0] .INIT=8'h40;
// @17:407
  CFG3 \SDAO_INT_WRITE_PROC.SDAO_int_8  (
	.A(SDAO_int_1_sqmuxa_sn),
	.B(SDAO_int_8_1_2),
	.C(un3_ens1),
	.Y(SDAO_int_8)
);
defparam \SDAO_INT_WRITE_PROC.SDAO_int_8 .INIT=8'hF4;
// @17:407
  CFG4 \SDAO_INT_WRITE_PROC.SDAO_int_8_1_2  (
	.A(bsd7_Z),
	.B(ack_bit_Z),
	.C(un28_fsmsta),
	.D(SDAO_int_8_sn_N_11),
	.Y(SDAO_int_8_1_2)
);
defparam \SDAO_INT_WRITE_PROC.SDAO_int_8_1_2 .INIT=16'h3A3F;
// @17:556
  CFG4 \serCON_WRITE_PROC.un97_ens1  (
	.A(un70_ens1),
	.B(sercon[6]),
	.C(un97_ens1_1),
	.D(un16_ens1_1),
	.Y(un97_ens1)
);
defparam \serCON_WRITE_PROC.un97_ens1 .INIT=16'hCC08;
// @17:556
  CFG3 \serCON_WRITE_PROC.un97_ens1_1  (
	.A(un60_ens1),
	.B(un107_fsmdet_0),
	.C(un91_ens1),
	.Y(un97_ens1_1)
);
defparam \serCON_WRITE_PROC.un97_ens1_1 .INIT=8'h07;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[7]  (
	.A(fsmsta[7]),
	.B(un1_fsmsta_nxt_0_sqmuxa_Z),
	.C(fsmsta_9_1[7]),
	.D(un138_framesync),
	.Y(fsmsta_9[7])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[7] .INIT=16'h00E0;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9_1[7]  (
	.A(un24_sdao_int),
	.B(un1_fsmsta_nxt_0_sqmuxa_Z),
	.C(sercon_2),
	.D(SDAInt_Z),
	.Y(fsmsta_9_1[7])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_1[7] .INIT=16'h11D1;
// @17:2508
  CFG4 \PRDATA_3[1]  (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(seradr0apb[1]),
	.C(PRDATA_3_1_0[1]),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(N_683)
);
defparam \PRDATA_3[1] .INIT=16'h880F;
// @17:2508
  CFG3 \PRDATA_3_1_0[1]  (
	.A(serdat[1]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(sercon[1]),
	.Y(PRDATA_3_1_0[1])
);
defparam \PRDATA_3_1_0[1] .INIT=8'h47;
// @17:1137
  CFG2 \indelay_RNIVGE2[1]  (
	.A(indelay[0]),
	.B(indelay[1]),
	.Y(CO1)
);
defparam \indelay_RNIVGE2[1] .INIT=4'h8;
// @17:2063
  CFG2 \FSMSTA_SYNC_PROC.fsmsta_9_ss3  (
	.A(un1_fsmsta_0_sqmuxa_Z),
	.B(fsmsta_0_sqmuxa_1_Z),
	.Y(fsmsta_9_ss3)
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_ss3 .INIT=4'hE;
// @17:2063
  CFG3 \FSMSTA_SYNC_PROC.fsmsta_9_m4_1[18]  (
	.A(un24_nedetect),
	.B(fsmsta_0_sqmuxa_1_Z),
	.C(un1_fsmsta_0_sqmuxa_Z),
	.Y(fsmsta_9_m4_1[18])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_m4_1[18] .INIT=8'h02;
// @17:2341
  CFG3 \STARTO_EN_WRITE_PROC.un10_busfree  (
	.A(fsmmod[1]),
	.B(SCLInt_Z),
	.C(busfree_Z),
	.Y(un10_busfree)
);
defparam \STARTO_EN_WRITE_PROC.un10_busfree .INIT=8'h40;
// @17:2487
  CFG2 \FSMMOD_SYNC_PROC.un113_fsmdet_0  (
	.A(pedetect_Z),
	.B(fsmsta[23]),
	.Y(un113_fsmdet_0)
);
defparam \FSMMOD_SYNC_PROC.un113_fsmdet_0 .INIT=4'h8;
// @33:330
  CFG2 \sersta_RNO_0[0]  (
	.A(fsmsta[29]),
	.B(fsmsta[21]),
	.Y(sersta_33_0[0])
);
defparam \sersta_RNO_0[0] .INIT=4'hE;
// @33:330
  CFG2 \sersta_RNO_0[4]  (
	.A(fsmsta[12]),
	.B(fsmsta[14]),
	.Y(sersta_33_2[4])
);
defparam \sersta_RNO_0[4] .INIT=4'hE;
// @33:330
  CFG2 \fsmsta_RNIRC6S[15]  (
	.A(fsmsta[15]),
	.B(fsmsta[16]),
	.Y(un1_fsmsta_1_0)
);
defparam \fsmsta_RNIRC6S[15] .INIT=4'hE;
// @33:330
  CFG2 \fsmsta_RNI2JTM[23]  (
	.A(COREI2C_C0_0_INT_0),
	.B(fsmsta[23]),
	.Y(sersta_33_1_3[0])
);
defparam \fsmsta_RNI2JTM[23] .INIT=4'hD;
// @17:2127
  CFG2 \FSMSTA_SYNC_PROC.un135_framesync_0  (
	.A(adrcomp_Z),
	.B(adrcompen_Z),
	.Y(un1_fsmmod)
);
defparam \FSMSTA_SYNC_PROC.un135_framesync_0 .INIT=4'h8;
// @17:2281
  CFG2 \BUSFREE_WRITE_PROC.un107_fsmdet_0  (
	.A(fsmdet[3]),
	.B(fsmdet[1]),
	.Y(un107_fsmdet_0)
);
defparam \BUSFREE_WRITE_PROC.un107_fsmdet_0 .INIT=4'hE;
// @17:1582
  CFG2 \FSMSYNC_SYNC_PROC.un140_ens1_0  (
	.A(COREI2C_C0_0_INT_0),
	.B(SCLInt_Z),
	.Y(un140_ens1_0)
);
defparam \FSMSYNC_SYNC_PROC.un140_ens1_0 .INIT=4'h2;
// @17:1582
  CFG2 \FSMSYNC_SYNC_PROC.un136_ens1_1  (
	.A(fsmsta[11]),
	.B(fsmsta[13]),
	.Y(un21_fsmdet_2)
);
defparam \FSMSYNC_SYNC_PROC.un136_ens1_1 .INIT=4'hE;
// @17:1426
  CFG2 PCLKint_p1_0_o2 (
	.A(PCLKint_Z),
	.B(PCLKint_ff_Z),
	.Y(un14_busfree)
);
defparam PCLKint_p1_0_o2.INIT=4'hD;
// @17:1244
  CFG2 \CLK_COUNTER1_PROC.PCLK_count1_11[0]  (
	.A(PCLK_count1_1_sqmuxa_Z),
	.B(PCLK_count1[0]),
	.Y(PCLK_count1_11[0])
);
defparam \CLK_COUNTER1_PROC.PCLK_count1_11[0] .INIT=4'h2;
// @17:1258
  CFG2 \PCLK_count1_RNIP6P5[0]  (
	.A(PCLK_count1[1]),
	.B(PCLK_count1[0]),
	.Y(CO1_0)
);
defparam \PCLK_count1_RNIP6P5[0] .INIT=4'h8;
// @17:2374
  CFG2 mst_0_o2 (
	.A(fsmmod[1]),
	.B(fsmmod[6]),
	.Y(un28_adrcompen)
);
defparam mst_0_o2.INIT=4'hE;
// @17:956
  CFG2 \SCLINT_WRITE_PROC.SCLI_ff_reg_4[2]  (
	.A(sercon[6]),
	.B(SCLI_ff_reg[1]),
	.Y(SCLI_ff_reg_4[2])
);
defparam \SCLINT_WRITE_PROC.SCLI_ff_reg_4[2] .INIT=4'hD;
// @17:956
  CFG2 \SCLINT_WRITE_PROC.SCLI_ff_reg_4[1]  (
	.A(sercon[6]),
	.B(SCLI_ff_reg[0]),
	.Y(SCLI_ff_reg_4[1])
);
defparam \SCLINT_WRITE_PROC.SCLI_ff_reg_4[1] .INIT=4'hD;
// @17:956
  CFG2 \SCLINT_WRITE_PROC.SCLI_ff_reg_4[0]  (
	.A(sercon[6]),
	.B(BIBUF_0_Y),
	.Y(SCLI_ff_reg_4[0])
);
defparam \SCLINT_WRITE_PROC.SCLI_ff_reg_4[0] .INIT=4'hD;
// @17:2058
  CFG2 fsmsta_nxt_1_sqmuxa_6 (
	.A(un24_nedetect),
	.B(fsmsta[27]),
	.Y(fsmsta_nxt_1_sqmuxa_6_Z)
);
defparam fsmsta_nxt_1_sqmuxa_6.INIT=4'h8;
// @17:2058
  CFG2 fsmsta_nxt_1_sqmuxa_16 (
	.A(un24_nedetect),
	.B(fsmsta[24]),
	.Y(fsmsta_nxt_1_sqmuxa_16_Z)
);
defparam fsmsta_nxt_1_sqmuxa_16.INIT=4'h8;
// @17:1622
  CFG2 un1_fsmsta_4 (
	.A(un24_nedetect),
	.B(un1_fsmsta_1_i),
	.Y(un1_fsmsta_4_i)
);
defparam un1_fsmsta_4.INIT=4'h4;
// @17:766
  CFG2 \serSTA_WRITE_PROC.sersta_31_4_0_.m22  (
	.A(fsmsta[4]),
	.B(fsmsta[0]),
	.Y(N_23)
);
defparam \serSTA_WRITE_PROC.sersta_31_4_0_.m22 .INIT=4'h1;
// @17:2071
  CFG2 fsmsta_1_sqmuxa (
	.A(fsmdet[3]),
	.B(fsmmod[0]),
	.Y(fsmsta_1_sqmuxa_Z)
);
defparam fsmsta_1_sqmuxa.INIT=4'h8;
// @17:2071
  CFG2 fsmsta_0_sqmuxa (
	.A(fsmdet[3]),
	.B(fsmmod[5]),
	.Y(fsmsta_0_sqmuxa_Z)
);
defparam fsmsta_0_sqmuxa.INIT=4'h8;
// @17:662
  CFG2 \serDAT_WRITE_PROC.un92_fsmsta  (
	.A(un57_fsmsta),
	.B(fsmdet[3]),
	.Y(un92_fsmsta)
);
defparam \serDAT_WRITE_PROC.un92_fsmsta .INIT=4'h2;
// @17:662
  CFG2 \serDAT_WRITE_PROC.un91_fsmsta  (
	.A(un57_fsmsta),
	.B(fsmdet[3]),
	.Y(un91_fsmsta)
);
defparam \serDAT_WRITE_PROC.un91_fsmsta .INIT=4'hE;
// @17:636
  CFG2 un1_serdat_2_sqmuxa (
	.A(serdat_1_sqmuxa_1_Z),
	.B(serdat_2_sqmuxa_Z),
	.Y(N_118)
);
defparam un1_serdat_2_sqmuxa.INIT=4'hE;
// @17:636
  CFG2 \serDAT_WRITE_PROC.ack_9  (
	.A(serdat_0_sqmuxa),
	.B(SDAInt_Z),
	.Y(ack_9)
);
defparam \serDAT_WRITE_PROC.ack_9 .INIT=4'hE;
// @17:1651
  CFG2 \FSMSTA_COMB_PROC.un24_sdao_int  (
	.A(SDAInt_Z),
	.B(Board_MOD1_c[1]),
	.Y(un24_sdao_int)
);
defparam \FSMSTA_COMB_PROC.un24_sdao_int .INIT=4'h4;
// @33:330
  CFG2 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[20]  (
	.A(un24_nedetect),
	.B(fsmsta[20]),
	.Y(fsmsta_nxt_1_sqmuxa_4_s13_1)
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[20] .INIT=4'h8;
// @17:1622
  CFG2 \fsmsta_nxt_1_0[11]  (
	.A(un1_fsmsta_3_i),
	.B(fsmsta[11]),
	.Y(N_709)
);
defparam \fsmsta_nxt_1_0[11] .INIT=4'h4;
// @17:2476
  CFG2 \fsmmod_ns_i_o2[2]  (
	.A(N_180_i),
	.B(COREI2C_C0_0_INT_0),
	.Y(N_186)
);
defparam \fsmmod_ns_i_o2[2] .INIT=4'hE;
// @33:330
  CFG2 \fsmsta_RNIVN0S[8]  (
	.A(fsmsta[9]),
	.B(fsmsta[8]),
	.Y(sersta_33_4[2])
);
defparam \fsmsta_RNIVN0S[8] .INIT=4'hE;
// @17:1769
  CFG2 \FSMSTA_COMB_PROC.un13_adrcomp  (
	.A(un24_nedetect),
	.B(un1_fsmmod),
	.Y(un13_adrcomp)
);
defparam \FSMSTA_COMB_PROC.un13_adrcomp .INIT=4'h4;
// @17:1622
  CFG2 un1_fsmsta_3 (
	.A(un24_nedetect),
	.B(un1_fsmsta_i),
	.Y(un1_fsmsta_3_i)
);
defparam un1_fsmsta_3.INIT=4'h4;
// @17:2414
  CFG2 un153_framesync_i_a2 (
	.A(fsmsta[28]),
	.B(fsmsta[29]),
	.Y(N_223_i)
);
defparam un153_framesync_i_a2.INIT=4'h1;
// @17:2058
  CFG2 fsmsta_nxt_1_sqmuxa_8 (
	.A(un24_nedetect),
	.B(fsmsta[25]),
	.Y(fsmsta_nxt_1_sqmuxa_8_Z)
);
defparam fsmsta_nxt_1_sqmuxa_8.INIT=4'h8;
// @17:1553
  CFG2 \fsmsync_ns_i_a3_1_1[2]  (
	.A(fsmmod[1]),
	.B(fsmmod[0]),
	.Y(N_610_1)
);
defparam \fsmsync_ns_i_a3_1_1[2] .INIT=4'h1;
// @17:1553
  CFG2 \fsmsync_ns_i_o3_0[5]  (
	.A(un14_busfree),
	.B(fsmsync[5]),
	.Y(N_589)
);
defparam \fsmsync_ns_i_o3_0[5] .INIT=4'hB;
// @17:2476
  CFG2 \fsmmod_ns_i_a3_0_1[4]  (
	.A(un14_busfree),
	.B(SCLInt_Z),
	.Y(N_209_1)
);
defparam \fsmmod_ns_i_a3_0_1[4] .INIT=4'h4;
// @17:1553
  CFG2 \fsmsync_ns_i_a3_1_3[2]  (
	.A(fsmmod[5]),
	.B(fsmmod[4]),
	.Y(N_610_3)
);
defparam \fsmsync_ns_i_a3_1_3[2] .INIT=4'h1;
// @17:1173
  CFG2 \FRAMESYNC_WRITE_PROC.un19_framesync_1  (
	.A(fsmsta[5]),
	.B(fsmsta[6]),
	.Y(un136_ens1_1)
);
defparam \FRAMESYNC_WRITE_PROC.un19_framesync_1 .INIT=4'hE;
// @17:2058
  CFG2 fsmsta_nxt_1_sqmuxa_10 (
	.A(un24_nedetect),
	.B(fsmsta[26]),
	.Y(fsmsta_nxt_1_sqmuxa_10_Z)
);
defparam fsmsta_nxt_1_sqmuxa_10.INIT=4'h8;
// @17:2058
  CFG2 fsmsta_nxt_1_sqmuxa_14 (
	.A(un24_nedetect),
	.B(fsmsta[8]),
	.Y(fsmsta_nxt_1_sqmuxa_14_Z)
);
defparam fsmsta_nxt_1_sqmuxa_14.INIT=4'h8;
// @17:1553
  CFG2 \fsmsync_ns_i_o3_2_2[6]  (
	.A(framesync[1]),
	.B(framesync[2]),
	.Y(N_601_2)
);
defparam \fsmsync_ns_i_o3_2_2[6] .INIT=4'hE;
// @17:1100
  CFG2 \ADRCOMP_WRITE_PROC.un26_adrcompen_6  (
	.A(serdat[6]),
	.B(seradr0apb[7]),
	.Y(un26_adrcompen_6)
);
defparam \ADRCOMP_WRITE_PROC.un26_adrcompen_6 .INIT=4'h6;
// @17:563
  CFG2 \serCON_WRITE_PROC.un91_ens1  (
	.A(un24_nedetect),
	.B(pedetect_Z),
	.Y(un91_ens1)
);
defparam \serCON_WRITE_PROC.un91_ens1 .INIT=4'h4;
// @17:1954
  CFG2 \fsmsta_nxt_60[5]  (
	.A(SDAInt_Z),
	.B(sercon_2),
	.Y(fsmsta_nxt_60[5])
);
defparam \fsmsta_nxt_60[5] .INIT=4'h1;
// @33:330
  CFG2 \SDAI_ff_reg_RNO[2]  (
	.A(sercon[6]),
	.B(SDAI_ff_reg[1]),
	.Y(SDAI_ff_reg_4[2])
);
defparam \SDAI_ff_reg_RNO[2] .INIT=4'h8;
// @33:330
  CFG2 \SDAI_ff_reg_RNO[1]  (
	.A(sercon[6]),
	.B(SDAI_ff_reg[0]),
	.Y(SDAI_ff_reg_4[1])
);
defparam \SDAI_ff_reg_RNO[1] .INIT=4'h8;
// @33:330
  CFG2 \SDAI_ff_reg_RNO[0]  (
	.A(sercon[6]),
	.B(BIBUF_1_Y),
	.Y(SDAI_ff_reg_4[0])
);
defparam \SDAI_ff_reg_RNO[0] .INIT=4'h8;
// @17:1622
  CFG3 \fsmsta_nxt_1_0[13]  (
	.A(Board_MOD1_c[1]),
	.B(un1_fsmsta_3_i),
	.C(fsmsta[13]),
	.Y(N_707)
);
defparam \fsmsta_nxt_1_0[13] .INIT=8'hB8;
// @17:1371
  CFG4 PCLK_count2_ov_0_sqmuxa_1_2 (
	.A(PCLK_count2[3]),
	.B(PCLK_count2[2]),
	.C(PCLK_count2[1]),
	.D(PCLK_count2[0]),
	.Y(PCLK_count2_ov_0_sqmuxa_1_2_Z)
);
defparam PCLK_count2_ov_0_sqmuxa_1_2.INIT=16'h8000;
// @17:1622
  CFG3 un1_fsmsta_nxt_2_sqmuxa_6_tz_0 (
	.A(fsmsta[29]),
	.B(fsmsta[28]),
	.C(un24_nedetect),
	.Y(un1_fsmsta_nxt_2_sqmuxa_6_tz_0_Z)
);
defparam un1_fsmsta_nxt_2_sqmuxa_6_tz_0.INIT=8'hE0;
// @17:1574
  CFG4 \FSMSYNC_SYNC_PROC.un142_ens1_2  (
	.A(fsmsync[5]),
	.B(fsmsync[2]),
	.C(fsmsync[6]),
	.D(fsmsync[1]),
	.Y(un142_ens1_2)
);
defparam \FSMSYNC_SYNC_PROC.un142_ens1_2 .INIT=16'hFFFE;
// @17:550
  CFG3 \serCON_WRITE_PROC.un5_penable_1  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.Y(un5_penable_1)
);
defparam \serCON_WRITE_PROC.un5_penable_1 .INIT=8'h01;
// @17:648
  CFG3 \serDAT_WRITE_PROC.un105_ens1_1  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.Y(un105_ens1_1)
);
defparam \serDAT_WRITE_PROC.un105_ens1_1 .INIT=8'h10;
// @17:2476
  CFG4 \fsmmod_ns_i_a3_2_0[2]  (
	.A(fsmmod[5]),
	.B(PCLKint_ff_Z),
	.C(PCLKint_Z),
	.D(fsmmod[0]),
	.Y(fsmmod_ns_i_a3_2_0[2])
);
defparam \fsmmod_ns_i_a3_2_0[2] .INIT=16'h0004;
// @17:1553
  CFG3 \fsmsync_ns_i_o3_0_0_0[3]  (
	.A(fsmsync[5]),
	.B(sercon[4]),
	.C(COREI2C_C0_0_INT_0),
	.Y(fsmsync_ns_i_o3_0_0[3])
);
defparam \fsmsync_ns_i_o3_0_0_0[3] .INIT=8'hF4;
// @17:2476
  CFG4 \fsmmod_ns_a3_0_3_1[3]  (
	.A(fsmmod[4]),
	.B(PCLKint_ff_Z),
	.C(PCLKint_Z),
	.D(N_223_i),
	.Y(fsmmod_ns_a3_0_3_1[3])
);
defparam \fsmmod_ns_a3_0_3_1[3] .INIT=16'h0800;
// @33:330
  CFG4 \sersta_RNO_0[1]  (
	.A(fsmsta[28]),
	.B(fsmsta[24]),
	.C(fsmsta[20]),
	.D(fsmsta[8]),
	.Y(sersta_33_3[1])
);
defparam \sersta_RNO_0[1] .INIT=16'hFFFE;
// @33:330
  CFG4 \sersta_RNO_1[0]  (
	.A(fsmsta[13]),
	.B(fsmsta[25]),
	.C(fsmsta[9]),
	.D(fsmsta[5]),
	.Y(sersta_33_4[0])
);
defparam \sersta_RNO_1[0] .INIT=16'hFFFE;
// @33:330
  CFG4 \sersta_RNO_1[4]  (
	.A(fsmsta[13]),
	.B(fsmsta[6]),
	.C(fsmsta[5]),
	.D(fsmsta[11]),
	.Y(sersta_33_3[4])
);
defparam \sersta_RNO_1[4] .INIT=16'hFFFE;
// @33:330
  CFG3 \sersta_RNO_0[2]  (
	.A(fsmsta[17]),
	.B(un1_fsmsta_1_0),
	.C(fsmsta[23]),
	.Y(sersta_33_5[2])
);
defparam \sersta_RNO_0[2] .INIT=8'hFE;
// @33:330
  CFG4 \sersta_RNO_1[2]  (
	.A(fsmsta[26]),
	.B(fsmsta[25]),
	.C(fsmsta[24]),
	.D(fsmsta[18]),
	.Y(sersta_33_4_0[2])
);
defparam \sersta_RNO_1[2] .INIT=16'hFFFE;
// @33:330
  CFG4 \sersta_RNO_0[3]  (
	.A(fsmsta[22]),
	.B(fsmsta[20]),
	.C(fsmsta[18]),
	.D(fsmsta[17]),
	.Y(sersta_33_5[3])
);
defparam \sersta_RNO_0[3] .INIT=16'hFFFE;
// @17:439
  CFG4 \SDAO_INT_WRITE_PROC.un25_fsmsta_1  (
	.A(fsmsta[22]),
	.B(fsmsta[20]),
	.C(fsmsta[14]),
	.D(fsmsta[12]),
	.Y(un25_fsmsta_1)
);
defparam \SDAO_INT_WRITE_PROC.un25_fsmsta_1 .INIT=16'hFFFE;
// @17:1582
  CFG3 \FSMSYNC_SYNC_PROC.un136_ens1_4  (
	.A(fsmsta[18]),
	.B(fsmsta[17]),
	.C(un136_ens1_1),
	.Y(un136_ens1_4)
);
defparam \FSMSYNC_SYNC_PROC.un136_ens1_4 .INIT=8'hFE;
// @17:1582
  CFG3 \FSMSYNC_SYNC_PROC.un136_ens1_3  (
	.A(fsmsta[8]),
	.B(fsmsta[7]),
	.C(un21_fsmdet_2),
	.Y(un136_ens1_3)
);
defparam \FSMSYNC_SYNC_PROC.un136_ens1_3 .INIT=8'hFE;
// @17:1582
  CFG4 \FSMSYNC_SYNC_PROC.un136_ens1_2  (
	.A(fsmsta[14]),
	.B(fsmsta[10]),
	.C(fsmsta[12]),
	.D(fsmsta[9]),
	.Y(un136_ens1_2)
);
defparam \FSMSYNC_SYNC_PROC.un136_ens1_2 .INIT=16'hFFFE;
// @17:1100
  CFG4 \ADRCOMP_WRITE_PROC.un26_adrcompen_NE_2  (
	.A(seradr0apb[4]),
	.B(seradr0apb[3]),
	.C(serdat[3]),
	.D(serdat_2),
	.Y(un26_adrcompen_NE_2)
);
defparam \ADRCOMP_WRITE_PROC.un26_adrcompen_NE_2 .INIT=16'h7BDE;
// @17:1100
  CFG4 \ADRCOMP_WRITE_PROC.un26_adrcompen_NE_1  (
	.A(seradr0apb[2]),
	.B(seradr0apb[1]),
	.C(serdat[1]),
	.D(serdat_0),
	.Y(un26_adrcompen_NE_1)
);
defparam \ADRCOMP_WRITE_PROC.un26_adrcompen_NE_1 .INIT=16'h7BDE;
// @17:1100
  CFG4 \ADRCOMP_WRITE_PROC.un26_adrcompen_NE_0  (
	.A(seradr0apb[6]),
	.B(seradr0apb[5]),
	.C(serdat[5]),
	.D(serdat[4]),
	.Y(un26_adrcompen_NE_0)
);
defparam \ADRCOMP_WRITE_PROC.un26_adrcompen_NE_0 .INIT=16'h7BDE;
// @33:330
  CFG4 \fsmsta_RNIQ58O1[4]  (
	.A(fsmsta[19]),
	.B(fsmsta[27]),
	.C(fsmsta[7]),
	.D(fsmsta[4]),
	.Y(sersta_33_1_4[0])
);
defparam \fsmsta_RNIQ58O1[4] .INIT=16'hFFFE;
// @17:1085
  CFG3 \ADRCOMP_WRITE_PROC.un21_fsmdet_2  (
	.A(fsmsta[3]),
	.B(fsmsta[6]),
	.C(fsmsta[23]),
	.Y(un21_fsmdet_2_0)
);
defparam \ADRCOMP_WRITE_PROC.un21_fsmdet_2 .INIT=8'hFE;
// @17:1097
  CFG4 \ADRCOMP_WRITE_PROC.un13_adrcompen_4  (
	.A(serdat[3]),
	.B(serdat_2),
	.C(serdat[1]),
	.D(serdat_0),
	.Y(un13_adrcompen_4)
);
defparam \ADRCOMP_WRITE_PROC.un13_adrcompen_4 .INIT=16'h0001;
// @17:1622
  CFG4 un1_fsmsta_2 (
	.A(fsmsta[27]),
	.B(fsmsta[26]),
	.C(fsmsta[25]),
	.D(fsmsta[24]),
	.Y(un57_fsmsta_i_4)
);
defparam un1_fsmsta_2.INIT=16'hFFFE;
// @17:1622
  CFG3 un1_fsmsta (
	.A(fsmsta[17]),
	.B(fsmsta[14]),
	.C(fsmsta[18]),
	.Y(un1_fsmsta_i)
);
defparam un1_fsmsta.INIT=8'hFE;
// @17:1553
  CFG4 \fsmsync_ns_i_o3[3]  (
	.A(indelay[3]),
	.B(indelay[2]),
	.C(indelay[1]),
	.D(indelay[0]),
	.Y(N_597)
);
defparam \fsmsync_ns_i_o3[3] .INIT=16'hFBFF;
// @17:970
  CFG4 pedetect_0_sqmuxa_1_0_309_a2 (
	.A(SCLI_ff_reg[0]),
	.B(SCLInt_Z),
	.C(SCLI_ff_reg[2]),
	.D(SCLI_ff_reg[1]),
	.Y(N_794)
);
defparam pedetect_0_sqmuxa_1_0_309_a2.INIT=16'h2000;
// @17:636
  CFG3 un1_serdat_1_sqmuxa (
	.A(serdat_0_sqmuxa_3_Z),
	.B(serdat_1_sqmuxa_Z),
	.C(serdat_0_sqmuxa_2_Z),
	.Y(un1_serdat_1_sqmuxa_Z)
);
defparam un1_serdat_1_sqmuxa.INIT=8'hFE;
// @17:1622
  CFG3 \fsmsta_nxt_1_0[12]  (
	.A(un24_nedetect),
	.B(un1_fsmsta_3_i),
	.C(fsmsta[12]),
	.Y(N_708)
);
defparam \fsmsta_nxt_1_0[12] .INIT=8'h20;
// @17:1553
  CFG4 \fsmsync_ns_i_a3_0[2]  (
	.A(fsmsync[7]),
	.B(fsmsync[6]),
	.C(un14_busfree),
	.D(fsmsync[5]),
	.Y(N_609)
);
defparam \fsmsync_ns_i_a3_0[2] .INIT=16'h0111;
// @17:414
  CFG4 \SDAO_INT_WRITE_PROC.un3_ens1  (
	.A(adrcomp_Z),
	.B(fsmmod[3]),
	.C(sercon[6]),
	.D(fsmmod[6]),
	.Y(un3_ens1)
);
defparam \SDAO_INT_WRITE_PROC.un3_ens1 .INIT=16'hDFCF;
// @17:1622
  CFG2 un1_fsmsta_1 (
	.A(un1_fsmsta_1_0),
	.B(fsmsta[12]),
	.Y(un1_fsmsta_1_i)
);
defparam un1_fsmsta_1.INIT=4'hE;
// @17:1214
  CFG4 \COUNTER_RST_WRITE.COUNTER_RST_WRITE.un7_counter_rst_3_tz  (
	.A(fsmmod[2]),
	.B(busfree_Z),
	.C(Board_MOD1_c[0]),
	.D(fsmmod[1]),
	.Y(un7_counter_rst_3_tz)
);
defparam \COUNTER_RST_WRITE.COUNTER_RST_WRITE.un7_counter_rst_3_tz .INIT=16'hA0EC;
// @17:2476
  CFG3 \fsmmod_ns_o2[3]  (
	.A(PCLKint_Z),
	.B(SCLInt_Z),
	.C(PCLKint_ff_Z),
	.Y(N_181)
);
defparam \fsmmod_ns_o2[3] .INIT=8'hB7;
// @17:1244
  CFG3 \CLK_COUNTER1_PROC.PCLK_count1_11[1]  (
	.A(PCLK_count1[1]),
	.B(PCLK_count1_1_sqmuxa_Z),
	.C(PCLK_count1[0]),
	.Y(PCLK_count1_11[1])
);
defparam \CLK_COUNTER1_PROC.PCLK_count1_11[1] .INIT=8'h48;
// @17:611
  CFG3 \serCON_WRITE_PROC.un16_fsmmod_0_a3  (
	.A(fsmmod[1]),
	.B(sercon[4]),
	.C(fsmmod[6]),
	.Y(un16_fsmmod)
);
defparam \serCON_WRITE_PROC.un16_fsmmod_0_a3 .INIT=8'hC8;
// @17:577
  CFG2 \serCON_WRITE_PROC.un70_ens1  (
	.A(un28_adrcompen),
	.B(adrcomp_Z),
	.Y(un70_ens1)
);
defparam \serCON_WRITE_PROC.un70_ens1 .INIT=4'hD;
// @17:465
  CFG3 un63_fsmsta (
	.A(fsmsta[9]),
	.B(fsmsta[7]),
	.C(fsmsta[8]),
	.Y(un63_fsmsta_i)
);
defparam un63_fsmsta.INIT=8'hFE;
// @17:2058
  CFG3 fsmsta_nxt_1_sqmuxa_25 (
	.A(fsmsta[29]),
	.B(un24_sdao_int),
	.C(un24_nedetect),
	.Y(fsmsta_nxt_1_sqmuxa_25_Z)
);
defparam fsmsta_nxt_1_sqmuxa_25.INIT=8'h20;
// @17:647
  CFG3 bsd7_tmp_2_sqmuxa (
	.A(COREI2C_C0_0_INT_0),
	.B(un57_fsmsta),
	.C(fsmdet[3]),
	.Y(serdat_0_sqmuxa)
);
defparam bsd7_tmp_2_sqmuxa.INIT=8'h08;
// @17:706
  CFG3 \serDAT_WRITE_PROC.un134_fsmsta  (
	.A(un57_fsmsta),
	.B(fsmdet[3]),
	.C(un25_fsmsta),
	.Y(un134_fsmsta)
);
defparam \serDAT_WRITE_PROC.un134_fsmsta .INIT=8'h10;
// @17:550
  CFG3 \serCON_WRITE_PROC.un3_penable_1  (
	.A(COREABC_C0_0_APB3master_PENABLE),
	.B(INSTR_SCMD[1]),
	.C(INSTR_SCMD[0]),
	.Y(un3_penable_1)
);
defparam \serCON_WRITE_PROC.un3_penable_1 .INIT=8'h2A;
// @17:2476
  CFG3 \fsmmod_ns_a3[0]  (
	.A(SCLSCL_Z),
	.B(fsmmod[1]),
	.C(pedetect_Z),
	.Y(N_199)
);
defparam \fsmmod_ns_a3[0] .INIT=8'h80;
// @17:609
  CFG3 \serCON_WRITE_PROC.un20_fsmmod_0_a3  (
	.A(fsmmod[2]),
	.B(PCLKint_Z),
	.C(PCLKint_ff_Z),
	.Y(un20_fsmmod)
);
defparam \serCON_WRITE_PROC.un20_fsmmod_0_a3 .INIT=8'h20;
// @17:1771
  CFG2 fsmsta_nxt_1_sqmuxa_17 (
	.A(un13_adrcomp),
	.B(ack_Z),
	.Y(fsmsta_nxt_1_sqmuxa_17_Z)
);
defparam fsmsta_nxt_1_sqmuxa_17.INIT=4'h2;
// @17:1622
  CFG3 un1_fsmsta_6 (
	.A(fsmsta[22]),
	.B(fsmsta[20]),
	.C(un24_nedetect),
	.Y(un1_fsmsta_6_Z)
);
defparam un1_fsmsta_6.INIT=8'h0E;
// @17:1188
  CFG3 \FRAMESYNC_WRITE_PROC.un11_nedetect  (
	.A(N_180_i),
	.B(nedetect_Z),
	.C(un33_fsmdet),
	.Y(un11_nedetect)
);
defparam \FRAMESYNC_WRITE_PROC.un11_nedetect .INIT=8'h08;
// @17:1553
  CFG2 \fsmsync_ns_i_a3[5]  (
	.A(N_589),
	.B(fsmsync[2]),
	.Y(N_620)
);
defparam \fsmsync_ns_i_a3[5] .INIT=4'h2;
// @17:1179
  CFG4 framesync_1_0 (
	.A(COREI2C_C0_0_INT_0),
	.B(N_223_i),
	.C(sercon[5]),
	.D(sercon[4]),
	.Y(framesync_1)
);
defparam framesync_1_0.INIT=16'hFFEA;
// @17:2476
  CFG3 \fsmmod_ns_o2_0[3]  (
	.A(sercon[4]),
	.B(COREI2C_C0_0_INT_0),
	.C(sercon[5]),
	.Y(N_176)
);
defparam \fsmmod_ns_o2_0[3] .INIT=8'hEF;
// @17:1167
  CFG3 \FRAMESYNC_WRITE_PROC.un33_fsmdet  (
	.A(SCLInt_Z),
	.B(COREI2C_C0_0_INT_0),
	.C(fsmdet[1]),
	.Y(un33_fsmdet)
);
defparam \FRAMESYNC_WRITE_PROC.un33_fsmdet .INIT=8'hF4;
// @17:567
  CFG4 \serCON_WRITE_PROC.un74_ens1_i_o3  (
	.A(framesync[3]),
	.B(framesync[2]),
	.C(framesync[0]),
	.D(framesync[1]),
	.Y(N_192)
);
defparam \serCON_WRITE_PROC.un74_ens1_i_o3 .INIT=16'hFFDE;
// @17:447
  CFG3 \SDAO_INT_WRITE_PROC.un33_fsmsta_0_a3_1  (
	.A(framesync[3]),
	.B(framesync[1]),
	.C(framesync[0]),
	.Y(N_216_1)
);
defparam \SDAO_INT_WRITE_PROC.un33_fsmsta_0_a3_1 .INIT=8'h40;
// @17:2058
  CFG3 fsmsta_nxt_1_sqmuxa_24 (
	.A(fsmsta[28]),
	.B(un24_sdao_int),
	.C(un24_nedetect),
	.Y(fsmsta_nxt_1_sqmuxa_24_Z)
);
defparam fsmsta_nxt_1_sqmuxa_24.INIT=8'h20;
// @17:2303
  CFG2 SCLSCL_1_sqmuxa_i (
	.A(pedetect_Z),
	.B(fsmmod[1]),
	.Y(SCLSCL_1_sqmuxa_i_Z)
);
defparam SCLSCL_1_sqmuxa_i.INIT=4'hB;
// @17:2476
  CFG4 \fsmmod_ns_i_0[1]  (
	.A(nedetect_Z),
	.B(SDAInt_Z),
	.C(fsmmod[6]),
	.D(fsmmod[5]),
	.Y(fsmmod_ns_i_0[1])
);
defparam \fsmmod_ns_i_0[1] .INIT=16'h3A3F;
// @17:1622
  CFG4 \fsmsta_nxt_1_0[14]  (
	.A(Board_MOD1_c[1]),
	.B(fsmsta[14]),
	.C(un1_fsmsta_3_i),
	.D(un24_nedetect),
	.Y(N_706)
);
defparam \fsmsta_nxt_1_0[14] .INIT=16'h5C50;
// @17:2476
  CFG4 \fsmmod_ns_i_m3[5]  (
	.A(fsmmod[6]),
	.B(SCLSCL_Z),
	.C(SDAInt_Z),
	.D(pedetect_Z),
	.Y(N_189)
);
defparam \fsmmod_ns_i_m3[5] .INIT=16'hE4A0;
// @17:1622
  CFG4 un1_fsmsta_nxt_2_sqmuxa_1_0 (
	.A(fsmsta_nxt_1_sqmuxa_10_Z),
	.B(un13_adrcomp),
	.C(fsmsta[23]),
	.D(un24_sdao_int),
	.Y(un1_fsmsta_nxt_2_sqmuxa_1_0_Z)
);
defparam un1_fsmsta_nxt_2_sqmuxa_1_0.INIT=16'hBA30;
// @17:1622
  CFG4 un1_fsmsta_nxt_2_sqmuxa_0_0 (
	.A(fsmsta[9]),
	.B(fsmsta[7]),
	.C(un24_sdao_int),
	.D(un24_nedetect),
	.Y(un1_fsmsta_nxt_2_sqmuxa_0)
);
defparam un1_fsmsta_nxt_2_sqmuxa_0_0.INIT=16'hE000;
// @17:1553
  CFG4 \fsmsync_ns_i_0[6]  (
	.A(SDAInt_Z),
	.B(COREI2C_C0_0_INT_0),
	.C(fsmsync[1]),
	.D(sercon[4]),
	.Y(fsmsync_ns_i_0[6])
);
defparam \fsmsync_ns_i_0[6] .INIT=16'h5C5F;
// @17:1094
  CFG4 \ADRCOMP_WRITE_PROC.un27_adrcompen_2  (
	.A(sercon_2),
	.B(adrcompen_Z),
	.C(un30_adrcompen),
	.D(nedetect_Z),
	.Y(un27_adrcompen_2)
);
defparam \ADRCOMP_WRITE_PROC.un27_adrcompen_2 .INIT=16'h8000;
// @17:1214
  CFG4 \COUNTER_RST_WRITE.COUNTER_RST_WRITE.un7_counter_rst_2  (
	.A(fsmsync[6]),
	.B(fsmsync[3]),
	.C(fsmsync[2]),
	.D(un107_fsmdet_0),
	.Y(un7_counter_rst_2)
);
defparam \COUNTER_RST_WRITE.COUNTER_RST_WRITE.un7_counter_rst_2 .INIT=16'hFFFE;
// @17:614
  CFG4 \serCON_WRITE_PROC.sercon_8_2[4]  (
	.A(sercon[6]),
	.B(un28_adrcompen),
	.C(fsmdet[1]),
	.D(sercon[4]),
	.Y(sercon_8_2[4])
);
defparam \serCON_WRITE_PROC.sercon_8_2[4] .INIT=16'h0200;
// @33:330
  CFG4 \sersta_RNO_1[3]  (
	.A(fsmsta[21]),
	.B(fsmsta[19]),
	.C(COREI2C_C0_0_INT_0),
	.D(un136_ens1_1),
	.Y(sersta_33_6[3])
);
defparam \sersta_RNO_1[3] .INIT=16'hFFEF;
// @17:1085
  CFG4 \ADRCOMP_WRITE_PROC.un21_fsmdet  (
	.A(fsmsta[10]),
	.B(fsmsta[5]),
	.C(un21_fsmdet_2_0),
	.D(un21_fsmdet_2),
	.Y(un21_fsmdet)
);
defparam \ADRCOMP_WRITE_PROC.un21_fsmdet .INIT=16'hFFFE;
// @17:1622
  CFG3 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[19]  (
	.A(Board_MOD1_c[1]),
	.B(un24_sdao_int),
	.C(un1_fsmsta_6_Z),
	.Y(fsmsta_nxt_37_m[19])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[19] .INIT=8'h20;
// @17:1173
  CFG4 \FRAMESYNC_WRITE_PROC.un19_framesync  (
	.A(fsmsta[13]),
	.B(fsmsta[11]),
	.C(fsmsta[10]),
	.D(un136_ens1_1),
	.Y(un19_framesync)
);
defparam \FRAMESYNC_WRITE_PROC.un19_framesync .INIT=16'hFFFE;
// @17:1097
  CFG4 \ADRCOMP_WRITE_PROC.un13_adrcompen  (
	.A(serdat[6]),
	.B(serdat[5]),
	.C(serdat[4]),
	.D(un13_adrcompen_4),
	.Y(un13_adrcompen)
);
defparam \ADRCOMP_WRITE_PROC.un13_adrcompen .INIT=16'h0100;
// @33:330
  CFG4 \fsmsta_RNIU2T02[10]  (
	.A(COREI2C_C0_0_INT_0),
	.B(N_23),
	.C(fsmsta[10]),
	.D(fsmsta[7]),
	.Y(sersta_33_1[2])
);
defparam \fsmsta_RNIU2T02[10] .INIT=16'hFFF7;
// @17:636
  CFG4 \serDAT_WRITE_PROC.bsd7_10_iv_1_RNO  (
	.A(bsd7_tmp_Z),
	.B(SCLInt_Z),
	.C(COREI2C_C0_0_INT_0),
	.D(un92_fsmsta),
	.Y(bsd7_tmp_i_m)
);
defparam \serDAT_WRITE_PROC.bsd7_10_iv_1_RNO .INIT=16'h1000;
// @17:550
  CFG3 \serCON_WRITE_PROC.un3_penable  (
	.A(un11_pwrite_0_0_0),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(un3_penable_1),
	.Y(un3_penable)
);
defparam \serCON_WRITE_PROC.un3_penable .INIT=8'h80;
// @17:451
  CFG3 \SDAO_INT_WRITE_PROC.un40_fsmsta_i_a3  (
	.A(nedetect_Z),
	.B(N_216_1),
	.C(framesync[2]),
	.Y(N_216)
);
defparam \SDAO_INT_WRITE_PROC.un40_fsmsta_i_a3 .INIT=8'h80;
// @17:422
  CFG4 \SDAO_INT_WRITE_PROC.un3_fsmmod  (
	.A(fsmmod[5]),
	.B(fsmmod[2]),
	.C(un1_fsmmod),
	.D(fsmmod[0]),
	.Y(SDAO_int_1_sqmuxa_sn)
);
defparam \SDAO_INT_WRITE_PROC.un3_fsmmod .INIT=16'hFFFE;
// @17:439
  CFG4 \SDAO_INT_WRITE_PROC.un25_fsmsta  (
	.A(un25_fsmsta_1),
	.B(un1_fsmsta_1_0),
	.C(fsmsta[18]),
	.D(fsmsta[17]),
	.Y(un25_fsmsta)
);
defparam \SDAO_INT_WRITE_PROC.un25_fsmsta .INIT=16'hFFFE;
// @17:1553
  CFG4 \fsmsync_ns_i_a3_1[2]  (
	.A(fsmmod[3]),
	.B(fsmmod[2]),
	.C(N_610_3),
	.D(N_610_1),
	.Y(N_610)
);
defparam \fsmsync_ns_i_a3_1[2] .INIT=16'h1000;
// @17:2486
  CFG4 \FSMMOD_SYNC_PROC.un117_fsmdet  (
	.A(sercon[6]),
	.B(fsmdet[1]),
	.C(un24_nedetect),
	.D(un113_fsmdet_0),
	.Y(un117_fsmdet)
);
defparam \FSMMOD_SYNC_PROC.un117_fsmdet .INIT=16'hDFDD;
// @17:567
  CFG3 \serCON_WRITE_PROC.un81_ens1  (
	.A(adrcomp_Z),
	.B(N_192),
	.C(un107_fsmdet_0),
	.Y(un81_ens1)
);
defparam \serCON_WRITE_PROC.un81_ens1 .INIT=8'h20;
// @33:330
  CFG4 \fsmsta_RNII0CB3[15]  (
	.A(fsmsta[15]),
	.B(fsmsta[11]),
	.C(sersta_33_1_4[0]),
	.D(sersta_33_1_3[0]),
	.Y(sersta_33_1[0])
);
defparam \fsmsta_RNII0CB3[15] .INIT=16'hFFFE;
// @17:1622
  CFG3 un1_fsmsta_nxt_2_sqmuxa_6_tz (
	.A(un1_fsmsta_nxt_2_sqmuxa_6_tz_0_Z),
	.B(fsmsta_nxt_1_sqmuxa_16_Z),
	.C(fsmsta_nxt_1_sqmuxa_14_Z),
	.Y(un1_fsmsta_nxt_2_sqmuxa_6_tz_Z)
);
defparam un1_fsmsta_nxt_2_sqmuxa_6_tz.INIT=8'hFE;
// @17:1557
  CFG3 un1_fsmsta_0_sqmuxa_0 (
	.A(un20_fsmmod),
	.B(fsmsta_1_sqmuxa_Z),
	.C(fsmsta_0_sqmuxa_Z),
	.Y(un1_fsmsta_0_sqmuxa_0_Z)
);
defparam un1_fsmsta_0_sqmuxa_0.INIT=8'hFE;
// @17:647
  CFG3 bsd7_tmp_3_sqmuxa (
	.A(COREI2C_C0_0_INT_0),
	.B(un92_fsmsta),
	.C(bsd7_0_sqmuxa_Z),
	.Y(bsd7_tmp_3_sqmuxa_Z)
);
defparam bsd7_tmp_3_sqmuxa.INIT=8'h40;
// @17:2058
  CFG2 un1_fsmsta_nxt_0_sqmuxa (
	.A(un24_nedetect),
	.B(un63_fsmsta_i),
	.Y(un1_fsmsta_nxt_0_sqmuxa_Z)
);
defparam un1_fsmsta_nxt_0_sqmuxa.INIT=4'h4;
// @17:2476
  CFG4 \fsmmod_ns_i_0[2]  (
	.A(fsmmod[0]),
	.B(nedetect_Z),
	.C(fsmmod[4]),
	.D(fsmmod[5]),
	.Y(fsmmod_ns_i_0[2])
);
defparam \fsmmod_ns_i_0[2] .INIT=16'h0307;
// @17:1064
  CFG2 adrcompen_1_sqmuxa (
	.A(un16_fsmmod),
	.B(fsmdet[3]),
	.Y(adrcompen_1_sqmuxa_Z)
);
defparam adrcompen_1_sqmuxa.INIT=4'h4;
// @17:1244
  CFG3 \CLK_COUNTER1_PROC.PCLK_count1_11[2]  (
	.A(PCLK_count1_1_sqmuxa_Z),
	.B(PCLK_count1[2]),
	.C(CO1_0),
	.Y(PCLK_count1_11[2])
);
defparam \CLK_COUNTER1_PROC.PCLK_count1_11[2] .INIT=8'h28;
// @17:600
  CFG4 nedetect_0_sqmuxa (
	.A(SCLI_ff_reg[0]),
	.B(SCLInt_Z),
	.C(SCLI_ff_reg[2]),
	.D(SCLI_ff_reg[1]),
	.Y(nedetect_0_sqmuxa_Z)
);
defparam nedetect_0_sqmuxa.INIT=16'h0004;
// @17:1622
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[26]  (
	.A(ack_Z),
	.B(SDAInt_Z),
	.C(N_223_i),
	.D(un24_nedetect),
	.Y(fsmsta_nxt_9_m[26])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[26] .INIT=16'h0004;
// @17:1622
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[27]  (
	.A(ack_Z),
	.B(SDAInt_Z),
	.C(N_223_i),
	.D(un24_nedetect),
	.Y(fsmsta_nxt_9_m[27])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[27] .INIT=16'h0001;
// @17:1622
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[22]  (
	.A(ack_Z),
	.B(SDAInt_Z),
	.C(N_223_i),
	.D(un24_nedetect),
	.Y(fsmsta_nxt_9_m[22])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[22] .INIT=16'h0002;
// @17:2476
  CFG4 \fsmmod_ns_i_a3_1[2]  (
	.A(sercon[4]),
	.B(N_186),
	.C(fsmmod[5]),
	.D(fsmmod[0]),
	.Y(N_204)
);
defparam \fsmmod_ns_i_a3_1[2] .INIT=16'h0002;
// @17:1622
  CFG4 un1_fsmsta_nxt_0_sqmuxa_2 (
	.A(fsmsta_nxt_1_sqmuxa_14_Z),
	.B(un13_adrcomp),
	.C(ack_Z),
	.D(un24_sdao_int),
	.Y(un1_fsmsta_nxt_0_sqmuxa_2_i)
);
defparam un1_fsmsta_nxt_0_sqmuxa_2.INIT=16'hC0EA;
// @17:1622
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[21]  (
	.A(ack_Z),
	.B(SDAInt_Z),
	.C(N_223_i),
	.D(un24_nedetect),
	.Y(fsmsta_nxt_9_m[21])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[21] .INIT=16'h0008;
// @17:1199
  CFG4 \un2_framesync_1_1.CO0  (
	.A(framesync[0]),
	.B(nedetect_Z),
	.C(N_180_i),
	.D(un33_fsmdet),
	.Y(CO0)
);
defparam \un2_framesync_1_1.CO0 .INIT=16'h0080;
// @17:468
  CFG4 \SDAO_INT_WRITE_PROC.un70_fsmsta_0_o2  (
	.A(framesync[3]),
	.B(framesync[2]),
	.C(framesync[0]),
	.D(framesync[1]),
	.Y(N_180_i)
);
defparam \SDAO_INT_WRITE_PROC.un70_fsmsta_0_o2 .INIT=16'hFFDF;
// @17:2058
  CFG4 fsmsta_nxt_0_sqmuxa_13_i_o3 (
	.A(framesync[3]),
	.B(framesync[2]),
	.C(framesync[0]),
	.D(framesync[1]),
	.Y(un24_nedetect)
);
defparam fsmsta_nxt_0_sqmuxa_13_i_o3.INIT=16'hFFFD;
// @17:1553
  CFG3 \fsmsync_ns_i_o3_1[2]  (
	.A(N_610_1),
	.B(un14_busfree),
	.C(N_610_3),
	.Y(N_591)
);
defparam \fsmsync_ns_i_o3_1[2] .INIT=8'hEC;
// @17:1553
  CFG2 \fsmsync_ns_i_o3[4]  (
	.A(N_597),
	.B(fsmsync[4]),
	.Y(N_602)
);
defparam \fsmsync_ns_i_o3[4] .INIT=4'hB;
// @17:2102
  CFG4 \FSMSTA_SYNC_PROC.un59_fsmdet_i_0  (
	.A(COREI2C_C0_0_INT_0),
	.B(N_601_2),
	.C(framesync[3]),
	.D(framesync[0]),
	.Y(un59_fsmdet_i)
);
defparam \FSMSTA_SYNC_PROC.un59_fsmdet_i_0 .INIT=16'hEFFE;
// @17:447
  CFG4 \SDAO_INT_WRITE_PROC.un33_fsmsta_0_a3  (
	.A(framesync[3]),
	.B(framesync[2]),
	.C(framesync[0]),
	.D(framesync[1]),
	.Y(un33_fsmsta)
);
defparam \SDAO_INT_WRITE_PROC.un33_fsmsta_0_a3 .INIT=16'h4000;
// @17:1038
  CFG3 un1_rtn_2 (
	.A(SDAI_ff_reg[2]),
	.B(SDAI_ff_reg[1]),
	.C(SDAI_ff_reg[0]),
	.Y(un1_rtn_2_Z)
);
defparam un1_rtn_2.INIT=8'h81;
// @17:2242
  CFG4 \fsmdet_RNO[1]  (
	.A(fsmdet[4]),
	.B(fsmdet[2]),
	.C(SDAInt_Z),
	.D(SCLInt_Z),
	.Y(N_467_i)
);
defparam \fsmdet_RNO[1] .INIT=16'hE000;
// @17:2242
  CFG4 \fsmdet_RNO[3]  (
	.A(fsmdet[5]),
	.B(fsmdet[0]),
	.C(SDAInt_Z),
	.D(SCLInt_Z),
	.Y(N_463_i)
);
defparam \fsmdet_RNO[3] .INIT=16'h0E00;
// @17:2242
  CFG4 \fsmdet_RNO[4]  (
	.A(fsmdet[6]),
	.B(fsmdet[4]),
	.C(SDAInt_Z),
	.D(SCLInt_Z),
	.Y(N_461_i)
);
defparam \fsmdet_RNO[4] .INIT=16'h0E00;
// @17:2242
  CFG4 \fsmdet_RNO[5]  (
	.A(fsmdet[6]),
	.B(fsmdet[5]),
	.C(SDAInt_Z),
	.D(SCLInt_Z),
	.Y(N_459_i)
);
defparam \fsmdet_RNO[5] .INIT=16'hE000;
// @17:1622
  CFG4 un1_fsmsta_nxt_2_sqmuxa_2 (
	.A(fsmsta_nxt_1_sqmuxa_8_Z),
	.B(fsmsta_nxt_1_sqmuxa_6_Z),
	.C(un24_sdao_int),
	.D(un1_fsmsta_nxt_2_sqmuxa_0),
	.Y(un1_fsmsta_nxt_2_sqmuxa_2_Z)
);
defparam un1_fsmsta_nxt_2_sqmuxa_2.INIT=16'hFFE0;
// @17:459
  CFG3 \SDAO_INT_WRITE_PROC.un57_fsmsta  (
	.A(un63_fsmsta_i),
	.B(un57_fsmsta_i_4),
	.C(N_223_i),
	.Y(un57_fsmsta)
);
defparam \SDAO_INT_WRITE_PROC.un57_fsmsta .INIT=8'hEF;
// @17:2281
  CFG4 \BUSFREE_WRITE_PROC.un107_fsmdet  (
	.A(un16_fsmmod),
	.B(sercon[6]),
	.C(fsmmod_nxt_0_sqmuxa),
	.D(un107_fsmdet_0),
	.Y(un107_fsmdet)
);
defparam \BUSFREE_WRITE_PROC.un107_fsmdet .INIT=16'hFFFB;
// @17:1100
  CFG4 \ADRCOMP_WRITE_PROC.un26_adrcompen_NE  (
	.A(un26_adrcompen_NE_1),
	.B(un26_adrcompen_NE_0),
	.C(un26_adrcompen_6),
	.D(un26_adrcompen_NE_2),
	.Y(un26_adrcompen_NE)
);
defparam \ADRCOMP_WRITE_PROC.un26_adrcompen_NE .INIT=16'hFFFE;
// @33:330
  CFG4 \sersta_RNO[0]  (
	.A(sersta_33_0[0]),
	.B(fsmsta[17]),
	.C(sersta_33_1[0]),
	.D(sersta_33_4[0]),
	.Y(sersta_33[0])
);
defparam \sersta_RNO[0] .INIT=16'hFFFE;
// @17:550
  CFG4 \serCON_WRITE_PROC.un5_penable  (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(un5_penable_1),
	.D(un3_penable),
	.Y(un5_penable)
);
defparam \serCON_WRITE_PROC.un5_penable .INIT=16'h1000;
// @17:648
  CFG4 \serDAT_WRITE_PROC.un105_ens1  (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(un105_ens1_1),
	.D(un3_penable),
	.Y(un105_ens1)
);
defparam \serDAT_WRITE_PROC.un105_ens1 .INIT=16'h1000;
// @17:2476
  CFG4 \fsmmod_ns_i_a3_2[2]  (
	.A(sercon[5]),
	.B(fsmmod_ns_i_a3_2_0[2]),
	.C(N_223_i),
	.D(N_186),
	.Y(N_205)
);
defparam \fsmmod_ns_i_a3_2[2] .INIT=16'h0080;
// @17:1582
  CFG4 \FSMSYNC_SYNC_PROC.un136_ens1  (
	.A(un136_ens1_3),
	.B(un136_ens1_4),
	.C(un136_ens1_2),
	.D(un1_fsmsta_1_0),
	.Y(un136_ens1)
);
defparam \FSMSYNC_SYNC_PROC.un136_ens1 .INIT=16'hFFFE;
// @17:572
  CFG4 \serCON_WRITE_PROC.un60_ens1_0  (
	.A(framesync[3]),
	.B(framesync[0]),
	.C(N_601_2),
	.D(un24_nedetect),
	.Y(un60_ens1)
);
defparam \serCON_WRITE_PROC.un60_ens1_0 .INIT=16'h54FF;
// @33:330
  CFG4 \sersta_RNO[1]  (
	.A(fsmsta[16]),
	.B(fsmsta[12]),
	.C(sersta_33_3[1]),
	.D(sersta_33_1[0]),
	.Y(sersta_33[1])
);
defparam \sersta_RNO[1] .INIT=16'hFFFE;
// @33:330
  CFG4 \sersta_RNO[3]  (
	.A(sersta_33_5[3]),
	.B(N_23),
	.C(sersta_33_6[3]),
	.D(un1_fsmsta_1_0),
	.Y(sersta_33[3])
);
defparam \sersta_RNO[3] .INIT=16'hFFFB;
// @33:330
  CFG4 \sersta_RNO[4]  (
	.A(sersta_33_4[2]),
	.B(sersta_33_1[2]),
	.C(sersta_33_2[4]),
	.D(sersta_33_3[4]),
	.Y(sersta_33[4])
);
defparam \sersta_RNO[4] .INIT=16'hFFFE;
// @17:2476
  CFG3 \fsmmod_ns_a3_0_3[3]  (
	.A(N_176),
	.B(N_180_i),
	.C(fsmmod_ns_a3_0_3_1[3]),
	.Y(fsmmod_ns_a3_0_3[3])
);
defparam \fsmmod_ns_a3_0_3[3] .INIT=8'h10;
// @17:1101
  CFG2 \ADRCOMP_WRITE_PROC.un20_adrcompen  (
	.A(un13_adrcompen),
	.B(seradr0apb[0]),
	.Y(un20_adrcompen)
);
defparam \ADRCOMP_WRITE_PROC.un20_adrcompen .INIT=4'h8;
// @17:1244
  CFG4 \CLK_COUNTER1_PROC.PCLK_count1_11[3]  (
	.A(PCLK_count1[2]),
	.B(PCLK_count1[3]),
	.C(PCLK_count1_1_sqmuxa_Z),
	.D(CO1_0),
	.Y(PCLK_count1_11[3])
);
defparam \CLK_COUNTER1_PROC.PCLK_count1_11[3] .INIT=16'h60C0;
// @17:1132
  CFG3 \INDELAY_WRITE_PROC.indelay_5[0]  (
	.A(N_597),
	.B(indelay[0]),
	.C(fsmsync[4]),
	.Y(indelay_5[0])
);
defparam \INDELAY_WRITE_PROC.indelay_5[0] .INIT=8'h60;
// @17:1622
  CFG4 un1_fsmsta_nxt_1_sqmuxa (
	.A(un20_adrcompen),
	.B(fsmsta_nxt_1_sqmuxa_17_Z),
	.C(fsmsta[17]),
	.D(un24_nedetect),
	.Y(un1_fsmsta_nxt_1_sqmuxa_i)
);
defparam un1_fsmsta_nxt_1_sqmuxa.INIT=16'hF444;
// @17:989
  CFG4 un1_sercon_5 (
	.A(SCLI_ff_reg[0]),
	.B(sercon[6]),
	.C(SCLI_ff_reg[2]),
	.D(SCLI_ff_reg[1]),
	.Y(un1_sercon_5_Z)
);
defparam un1_sercon_5.INIT=16'hB337;
// @17:1622
  CFG3 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[24]  (
	.A(un57_fsmsta_i_4),
	.B(un24_nedetect),
	.C(SDAInt_Z),
	.Y(SDAInt_m)
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[24] .INIT=8'h20;
// @17:647
  CFG4 un1_sercon_7_1 (
	.A(sercon[6]),
	.B(COREI2C_C0_0_INT_0),
	.C(un25_fsmsta),
	.D(un91_fsmsta),
	.Y(serdat_0_sqmuxa_1_1)
);
defparam un1_sercon_7_1.INIT=16'h55D5;
// @17:407
  CFG4 \SDAO_INT_WRITE_PROC.SDAO_int_8_1_2_RNO  (
	.A(framesync[0]),
	.B(framesync[3]),
	.C(un57_fsmsta),
	.D(N_601_2),
	.Y(SDAO_int_8_sn_N_11)
);
defparam \SDAO_INT_WRITE_PROC.SDAO_int_8_1_2_RNO .INIT=16'h30B0;
// @17:1622
  CFG4 un1_fsmsta_nxt_1_sqmuxa_1 (
	.A(un20_adrcompen),
	.B(fsmsta_nxt_1_sqmuxa_17_Z),
	.C(fsmsta[15]),
	.D(un24_nedetect),
	.Y(un1_fsmsta_nxt_1_sqmuxa_1_i)
);
defparam un1_fsmsta_nxt_1_sqmuxa_1.INIT=16'hF888;
// @17:1622
  CFG3 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[25]  (
	.A(un57_fsmsta_i_4),
	.B(un24_nedetect),
	.C(SDAInt_Z),
	.Y(SDAInt_li_m)
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[25] .INIT=8'h02;
// @17:2476
  CFG3 \fsmmod_ns_i_a3[6]  (
	.A(fsmmod[3]),
	.B(fsmmod[0]),
	.C(N_181),
	.Y(N_210)
);
defparam \fsmmod_ns_i_a3[6] .INIT=8'h31;
// @17:1199
  CFG3 \un2_framesync_1_1.CO1  (
	.A(framesync[1]),
	.B(framesync[0]),
	.C(un11_nedetect),
	.Y(CO1_1)
);
defparam \un2_framesync_1_1.CO1 .INIT=8'h80;
// @17:1158
  CFG4 un1_framesync46 (
	.A(nedetect_Z),
	.B(un33_fsmdet),
	.C(N_180_i),
	.D(un24_nedetect),
	.Y(un1_framesync46_Z)
);
defparam un1_framesync46.INIT=16'h3010;
// @17:1553
  CFG2 \fsmsync_ns_i_o3_0[2]  (
	.A(N_591),
	.B(SCLInt_Z),
	.Y(N_604)
);
defparam \fsmsync_ns_i_o3_0[2] .INIT=4'hB;
// @17:2476
  CFG4 \fsmmod_ns_a2[0]  (
	.A(fsmmod[6]),
	.B(starto_en_Z),
	.C(un14_busfree),
	.D(N_176),
	.Y(N_221)
);
defparam \fsmmod_ns_a2[0] .INIT=16'hAAA2;
// @17:2476
  CFG4 \fsmmod_ns_i_a3[4]  (
	.A(sercon[4]),
	.B(N_186),
	.C(fsmmod[4]),
	.D(fsmmod[2]),
	.Y(N_208)
);
defparam \fsmmod_ns_i_a3[4] .INIT=16'h00DF;
// @17:1164
  CFG4 un1_framesync_1_sqmuxa (
	.A(N_180_i),
	.B(un19_framesync),
	.C(un11_nedetect),
	.D(un24_nedetect),
	.Y(un1_framesync_1_sqmuxa_Z)
);
defparam un1_framesync_1_sqmuxa.INIT=16'h11F1;
// @17:2242
  CFG4 \fsmdet_RNO[0]  (
	.A(fsmdet[1]),
	.B(fsmdet[0]),
	.C(SCLInt_Z),
	.D(SDAInt_Z),
	.Y(N_469_i)
);
defparam \fsmdet_RNO[0] .INIT=16'hE0A0;
// @17:2242
  CFG4 \fsmdet_RNO[2]  (
	.A(fsmdet[3]),
	.B(SCLInt_Z),
	.C(fsmdet[2]),
	.D(SDAInt_Z),
	.Y(N_465_i)
);
defparam \fsmdet_RNO[2] .INIT=16'h88C8;
// @17:970
  CFG4 nedetect_RNO (
	.A(SCLI_ff_reg[0]),
	.B(sercon[6]),
	.C(SCLI_ff_reg[2]),
	.D(SCLI_ff_reg[1]),
	.Y(un1_sclint6_i)
);
defparam nedetect_RNO.INIT=16'h4CCC;
// @17:2332
  CFG2 starto_en_1_sqmuxa_i (
	.A(un14_busfree),
	.B(un10_busfree),
	.Y(starto_en_1_sqmuxa_i_Z)
);
defparam starto_en_1_sqmuxa_i.INIT=4'h7;
// @17:970
  CFG4 pedetect_RNO (
	.A(SCLI_ff_reg[0]),
	.B(sercon[6]),
	.C(SCLI_ff_reg[2]),
	.D(SCLI_ff_reg[1]),
	.Y(un1_sercon_3_i)
);
defparam pedetect_RNO.INIT=16'hCCC8;
// @17:636
  CFG4 \serDAT_WRITE_PROC.bsd7_10_iv_1  (
	.A(COREABC_C0_0_APB3master_PWDATA[7]),
	.B(fsmdet[3]),
	.C(serdat_1_sqmuxa_Z),
	.D(bsd7_tmp_i_m),
	.Y(bsd7_10_iv_1)
);
defparam \serDAT_WRITE_PROC.bsd7_10_iv_1 .INIT=16'hFFDC;
// @17:559
  CFG4 \serCON_WRITE_PROC.un16_ens1_1  (
	.A(un81_ens1),
	.B(fsmmod_nxt_0_sqmuxa),
	.C(fsmsta_1_sqmuxa_Z),
	.D(fsmsta_0_sqmuxa_Z),
	.Y(un16_ens1_1)
);
defparam \serCON_WRITE_PROC.un16_ens1_1 .INIT=16'hFFFE;
// @17:1094
  CFG4 \ADRCOMP_WRITE_PROC.un27_adrcompen_4  (
	.A(ack_Z),
	.B(un33_fsmsta),
	.C(un27_adrcompen_2),
	.D(un13_adrcompen),
	.Y(un27_adrcompen_4)
);
defparam \ADRCOMP_WRITE_PROC.un27_adrcompen_4 .INIT=16'h40C0;
// @17:1553
  CFG4 \fsmsync_ns_0_1[0]  (
	.A(fsmsync[7]),
	.B(SCLInt_Z),
	.C(N_602),
	.D(N_591),
	.Y(fsmsync_ns_0_1[0])
);
defparam \fsmsync_ns_0_1[0] .INIT=16'h8C0C;
// @17:1064
  CFG4 adrcomp_1_sqmuxa (
	.A(un16_fsmmod),
	.B(un107_fsmdet_0),
	.C(COREI2C_C0_0_INT_0),
	.D(un21_fsmdet),
	.Y(adrcomp_1_sqmuxa_Z)
);
defparam adrcomp_1_sqmuxa.INIT=16'h0111;
// @17:1214
  CFG4 \COUNTER_RST_WRITE.COUNTER_RST_WRITE.un7_counter_rst  (
	.A(un16_fsmmod),
	.B(un7_counter_rst_2),
	.C(SCLInt_Z),
	.D(un7_counter_rst_3_tz),
	.Y(un7_counter_rst)
);
defparam \COUNTER_RST_WRITE.COUNTER_RST_WRITE.un7_counter_rst .INIT=16'hEFEE;
// @33:330
  CFG4 \sersta_RNO[2]  (
	.A(sersta_33_1[2]),
	.B(sersta_33_5[2]),
	.C(sersta_33_4_0[2]),
	.D(sersta_33_4[2]),
	.Y(sersta_33[2])
);
defparam \sersta_RNO[2] .INIT=16'hFFFE;
// @17:647
  CFG3 un1_sercon_7 (
	.A(fsmdet[3]),
	.B(serdat_0_sqmuxa),
	.C(serdat_0_sqmuxa_1_1),
	.Y(serdat_0_sqmuxa_1)
);
defparam un1_sercon_7.INIT=8'hFE;
// @17:2058
  CFG4 un1_fsmsta_10 (
	.A(un24_nedetect),
	.B(un1_fsmsta_6_Z),
	.C(un57_fsmsta_i_4),
	.D(N_223_i),
	.Y(un1_fsmsta_10_Z)
);
defparam un1_fsmsta_10.INIT=16'hDCDD;
// @17:1553
  CFG4 \fsmsync_ns_i_a3_0[6]  (
	.A(fsmsync[1]),
	.B(fsmsync[2]),
	.C(N_180_i),
	.D(N_589),
	.Y(N_615)
);
defparam \fsmsync_ns_i_a3_0[6] .INIT=16'h1110;
// @17:1553
  CFG4 \fsmsync_ns_i_o3_0[3]  (
	.A(fsmsync_ns_i_o3_0_0[3]),
	.B(sercon[4]),
	.C(N_620),
	.D(N_180_i),
	.Y(N_588_li)
);
defparam \fsmsync_ns_i_o3_0[3] .INIT=16'hFAFE;
// @17:647
  CFG4 \serDAT_WRITE_PROC.un91_fsmsta_RNICKM21  (
	.A(sercon[6]),
	.B(COREI2C_C0_0_INT_0),
	.C(un25_fsmsta),
	.D(un91_fsmsta),
	.Y(serdat_4_sqmuxa)
);
defparam \serDAT_WRITE_PROC.un91_fsmsta_RNICKM21 .INIT=16'h002A;
// @17:647
  CFG4 serdat_1_sqmuxa (
	.A(sercon[6]),
	.B(COREI2C_C0_0_INT_0),
	.C(un92_fsmsta),
	.D(un105_ens1),
	.Y(serdat_1_sqmuxa_Z)
);
defparam serdat_1_sqmuxa.INIT=16'h2000;
// @17:1132
  CFG4 \INDELAY_WRITE_PROC.indelay_5[1]  (
	.A(indelay[0]),
	.B(indelay[1]),
	.C(N_597),
	.D(fsmsync[4]),
	.Y(indelay_5[1])
);
defparam \INDELAY_WRITE_PROC.indelay_5[1] .INIT=16'h6900;
// @17:636
  CFG4 \serDAT_WRITE_PROC.serdat_10_iv[5]  (
	.A(serdat[4]),
	.B(COREABC_C0_0_APB3master_PWDATA[5]),
	.C(N_118),
	.D(un1_serdat_1_sqmuxa_Z),
	.Y(serdat_10[5])
);
defparam \serDAT_WRITE_PROC.serdat_10_iv[5] .INIT=16'hECA0;
// @17:636
  CFG4 \serDAT_WRITE_PROC.serdat_10_iv[7]  (
	.A(serdat[6]),
	.B(COREABC_C0_0_APB3master_PWDATA[7]),
	.C(N_118),
	.D(un1_serdat_1_sqmuxa_Z),
	.Y(serdat_10[7])
);
defparam \serDAT_WRITE_PROC.serdat_10_iv[7] .INIT=16'hECA0;
// @17:648
  CFG2 bsd7_0_sqmuxa (
	.A(un105_ens1),
	.B(nedetect_Z),
	.Y(bsd7_0_sqmuxa_Z)
);
defparam bsd7_0_sqmuxa.INIT=4'h4;
// @17:636
  CFG4 \serDAT_WRITE_PROC.serdat_10_iv[3]  (
	.A(serdat_2),
	.B(COREABC_C0_0_APB3master_PWDATA[3]),
	.C(N_118),
	.D(un1_serdat_1_sqmuxa_Z),
	.Y(serdat_10[3])
);
defparam \serDAT_WRITE_PROC.serdat_10_iv[3] .INIT=16'hECA0;
// @17:636
  CFG4 \serDAT_WRITE_PROC.serdat_10_iv[6]  (
	.A(serdat[5]),
	.B(COREABC_C0_0_APB3master_PWDATA[6]),
	.C(N_118),
	.D(un1_serdat_1_sqmuxa_Z),
	.Y(serdat_10[6])
);
defparam \serDAT_WRITE_PROC.serdat_10_iv[6] .INIT=16'hECA0;
// @17:636
  CFG4 \serDAT_WRITE_PROC.serdat_10_iv[1]  (
	.A(serdat_0),
	.B(COREABC_C0_0_APB3master_PWDATA[1]),
	.C(N_118),
	.D(un1_serdat_1_sqmuxa_Z),
	.Y(serdat_10[1])
);
defparam \serDAT_WRITE_PROC.serdat_10_iv[1] .INIT=16'hECA0;
// @17:636
  CFG4 \serDAT_WRITE_PROC.serdat_10_iv[0]  (
	.A(ack_Z),
	.B(COREABC_C0_0_APB3master_PWDATA[0]),
	.C(N_118),
	.D(un1_serdat_1_sqmuxa_Z),
	.Y(serdat_10[0])
);
defparam \serDAT_WRITE_PROC.serdat_10_iv[0] .INIT=16'hECA0;
// @17:636
  CFG4 \serDAT_WRITE_PROC.serdat_10_iv[2]  (
	.A(serdat[1]),
	.B(COREABC_C0_0_APB3master_PWDATA[2]),
	.C(N_118),
	.D(un1_serdat_1_sqmuxa_Z),
	.Y(serdat_10[2])
);
defparam \serDAT_WRITE_PROC.serdat_10_iv[2] .INIT=16'hECA0;
// @17:636
  CFG4 \serDAT_WRITE_PROC.serdat_10_iv[4]  (
	.A(serdat[3]),
	.B(COREABC_C0_0_APB3master_PWDATA[4]),
	.C(N_118),
	.D(un1_serdat_1_sqmuxa_Z),
	.Y(serdat_10[4])
);
defparam \serDAT_WRITE_PROC.serdat_10_iv[4] .INIT=16'hECA0;
// @17:2115
  CFG3 fsmsta_0_sqmuxa_1 (
	.A(un107_fsmdet_0),
	.B(un59_fsmdet_i),
	.C(un1_fsmsta_0_sqmuxa_0_Z),
	.Y(fsmsta_0_sqmuxa_1_Z)
);
defparam fsmsta_0_sqmuxa_1.INIT=8'h02;
// @17:2115
  CFG3 fsmsta_2_sqmuxa_1_1 (
	.A(un107_fsmdet_0),
	.B(un59_fsmdet_i),
	.C(un1_fsmsta_0_sqmuxa_0_Z),
	.Y(fsmsta_2_sqmuxa_1_1_Z)
);
defparam fsmsta_2_sqmuxa_1_1.INIT=8'h08;
// @17:1199
  CFG4 \un2_framesync_1_1.CO2  (
	.A(framesync[2]),
	.B(framesync[1]),
	.C(framesync[0]),
	.D(un11_nedetect),
	.Y(CO2)
);
defparam \un2_framesync_1_1.CO2 .INIT=16'h8000;
// @17:2115
  CFG2 \FSMSTA_SYNC_PROC.un78_fsmdet  (
	.A(un60_ens1),
	.B(un70_ens1),
	.Y(un78_fsmdet)
);
defparam \FSMSTA_SYNC_PROC.un78_fsmdet .INIT=4'h8;
// @17:439
  CFG3 \SDAO_INT_WRITE_PROC.un28_fsmsta  (
	.A(un25_fsmsta),
	.B(un33_fsmsta),
	.C(un24_nedetect),
	.Y(un28_fsmsta)
);
defparam \SDAO_INT_WRITE_PROC.un28_fsmsta .INIT=8'h8A;
// @17:2127
  CFG4 \FSMSTA_SYNC_PROC.un138_framesync  (
	.A(un53_fsmdet),
	.B(un91_ens1),
	.C(fsmsta[23]),
	.D(un1_fsmmod),
	.Y(un138_framesync)
);
defparam \FSMSTA_SYNC_PROC.un138_framesync .INIT=16'hAEAA;
// @17:1053
  CFG4 adrcompen_2_sqmuxa_i (
	.A(un16_fsmmod),
	.B(un24_nedetect),
	.C(nedetect_Z),
	.D(fsmdet[3]),
	.Y(adrcompen_2_sqmuxa_i_Z)
);
defparam adrcompen_2_sqmuxa_i.INIT=16'hFFBA;
// @36:105
  CFG3 \un1_bsd7_0_sqmuxa_1[0]  (
	.A(COREI2C_C0_0_INT_0),
	.B(un105_ens1),
	.C(bsd7_0_sqmuxa_Z),
	.Y(un1_bsd7_0_sqmuxa_1[0])
);
defparam \un1_bsd7_0_sqmuxa_1[0] .INIT=8'h27;
// @33:330
  CFG4 \sercon_RNO[4]  (
	.A(sercon_8_2[4]),
	.B(un20_fsmmod),
	.C(un5_penable),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.Y(sercon_10[4])
);
defparam \sercon_RNO[4] .INIT=16'hF202;
// @17:688
  CFG4 ack_1_sqmuxa_1 (
	.A(pedetect_Z),
	.B(COREI2C_C0_0_INT_0),
	.C(un57_fsmsta),
	.D(un105_ens1),
	.Y(ack_1_sqmuxa_1_Z)
);
defparam ack_1_sqmuxa_1.INIT=16'h3010;
// @17:652
  CFG4 ack_bit_1_sqmuxa (
	.A(COREI2C_C0_0_INT_0),
	.B(sercon[6]),
	.C(un5_penable),
	.D(un134_fsmsta),
	.Y(ack_bit_1_sqmuxa_Z)
);
defparam ack_bit_1_sqmuxa.INIT=16'h8000;
// @17:2063
  CFG3 \FSMSTA_SYNC_PROC.fsmsta_9[14]  (
	.A(un1_fsmsta_4_i),
	.B(N_706),
	.C(un138_framesync),
	.Y(fsmsta_9[14])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[14] .INIT=8'h04;
// @17:2476
  CFG4 \fsmmod_ns[0]  (
	.A(fsmmod_nxt_0_sqmuxa),
	.B(N_199),
	.C(un117_fsmdet),
	.D(N_221),
	.Y(fsmmod_ns[0])
);
defparam \fsmmod_ns[0] .INIT=16'hFFFE;
// @17:2063
  CFG3 \FSMSTA_SYNC_PROC.fsmsta_9[13]  (
	.A(un1_fsmsta_4_i),
	.B(N_707),
	.C(un138_framesync),
	.Y(fsmsta_9[13])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[13] .INIT=8'h04;
// @17:1553
  CFG4 \fsmsync_ns_0[0]  (
	.A(N_610),
	.B(fsmsync_ns_0_1[0]),
	.C(fsmsync[3]),
	.D(SCLInt_Z),
	.Y(fsmsync_ns[0])
);
defparam \fsmsync_ns_0[0] .INIT=16'hFEEE;
// @17:1622
  CFG4 un1_fsmsta_nxt_2_sqmuxa (
	.A(un1_fsmsta_nxt_2_sqmuxa_2_Z),
	.B(un1_fsmsta_nxt_2_sqmuxa_1_0_Z),
	.C(un24_sdao_int),
	.D(un1_fsmsta_nxt_2_sqmuxa_6_tz_Z),
	.Y(un1_fsmsta_nxt_2_sqmuxa_i)
);
defparam un1_fsmsta_nxt_2_sqmuxa.INIT=16'hFEEE;
// @17:1158
  CFG4 \FRAMESYNC_WRITE_PROC.framesync_8_0_iv_0[0]  (
	.A(un33_fsmdet),
	.B(fsmdet[3]),
	.C(un1_framesync_1_sqmuxa_Z),
	.D(framesync_1),
	.Y(framesync_8_0_iv_0[0])
);
defparam \FRAMESYNC_WRITE_PROC.framesync_8_0_iv_0[0] .INIT=16'hFEEE;
// @17:647
  CFG4 serdat_2_sqmuxa (
	.A(un92_fsmsta),
	.B(un105_ens1),
	.C(pedetect_Z),
	.D(COREI2C_C0_0_INT_0),
	.Y(serdat_2_sqmuxa_Z)
);
defparam serdat_2_sqmuxa.INIT=16'h0020;
// @17:1557
  CFG4 un1_fsmsta_0_sqmuxa (
	.A(un107_fsmdet_0),
	.B(adrcomp_Z),
	.C(un1_fsmsta_0_sqmuxa_0_Z),
	.D(un59_fsmdet_i),
	.Y(un1_fsmsta_0_sqmuxa_Z)
);
defparam un1_fsmsta_0_sqmuxa.INIT=16'hF0F8;
// @17:636
  CFG4 un1_serdat_3_sqmuxa_0_tz (
	.A(sercon[6]),
	.B(COREI2C_C0_0_INT_0),
	.C(un92_fsmsta),
	.D(serdat_4_sqmuxa),
	.Y(un1_serdat_3_sqmuxa_0_tz_Z)
);
defparam un1_serdat_3_sqmuxa_0_tz.INIT=16'hFF20;
// @17:2476
  CFG4 \fsmmod_ns[3]  (
	.A(fsmmod_ns_a3_0_3[3]),
	.B(un117_fsmdet),
	.C(fsmmod[3]),
	.D(N_181),
	.Y(fsmmod_ns[3])
);
defparam \fsmmod_ns[3] .INIT=16'h3222;
// @17:1400
  CFG2 \CLKINT_WRITE_PROC.PCLKint_4  (
	.A(un7_counter_rst),
	.B(PCLKint_Z),
	.Y(PCLKint_4)
);
defparam \CLKINT_WRITE_PROC.PCLKint_4 .INIT=4'hB;
// @17:1400
  CFG2 \CLKINT_WRITE_PROC.PCLKint_ff_3  (
	.A(un7_counter_rst),
	.B(PCLKint_Z),
	.Y(PCLKint_ff_3)
);
defparam \CLKINT_WRITE_PROC.PCLKint_ff_3 .INIT=4'hE;
// @17:1244
  CFG4 \CLK_COUNTER1_PROC.PCLK_count1_ov_10  (
	.A(PCLK_count1[3]),
	.B(PCLK_count1[2]),
	.C(PCLK_count1[1]),
	.D(un7_counter_rst),
	.Y(PCLK_count1_ov_10)
);
defparam \CLK_COUNTER1_PROC.PCLK_count1_ov_10 .INIT=16'h0080;
// @17:1251
  CFG4 PCLK_count1_1_sqmuxa (
	.A(PCLK_count1[3]),
	.B(PCLK_count1[2]),
	.C(PCLK_count1[1]),
	.D(un7_counter_rst),
	.Y(PCLK_count1_1_sqmuxa_Z)
);
defparam PCLK_count1_1_sqmuxa.INIT=16'h007F;
// @17:1132
  CFG3 \INDELAY_WRITE_PROC.indelay_5[2]  (
	.A(indelay[2]),
	.B(fsmsync[4]),
	.C(CO1),
	.Y(indelay_5[2])
);
defparam \INDELAY_WRITE_PROC.indelay_5[2] .INIT=8'h48;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[27]  (
	.A(fsmsta_nxt_1_sqmuxa_6_Z),
	.B(un138_framesync),
	.C(un24_sdao_int),
	.D(fsmsta_nxt_9_m[27]),
	.Y(fsmsta_9[27])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[27] .INIT=16'h3302;
// @17:2063
  CFG2 \FSMSTA_SYNC_PROC.fsmsta_9[8]  (
	.A(un138_framesync),
	.B(un1_fsmsta_nxt_0_sqmuxa_2_i),
	.Y(fsmsta_9[8])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[8] .INIT=4'h4;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[6]  (
	.A(un1_fsmsta_nxt_0_sqmuxa_Z),
	.B(un138_framesync),
	.C(fsmsta[6]),
	.D(SDAInt_Z),
	.Y(fsmsta_9[6])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[6] .INIT=16'h3210;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[26]  (
	.A(fsmsta_nxt_1_sqmuxa_10_Z),
	.B(un138_framesync),
	.C(un24_sdao_int),
	.D(fsmsta_nxt_9_m[26]),
	.Y(fsmsta_9[26])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[26] .INIT=16'h3302;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[22]  (
	.A(fsmsta[22]),
	.B(un24_nedetect),
	.C(fsmsta_nxt_9_m[22]),
	.D(un138_framesync),
	.Y(fsmsta_9[22])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[22] .INIT=16'h00F8;
// @33:330
  CFG2 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[23]  (
	.A(un1_fsmsta_10_Z),
	.B(un1_fsmsta_nxt_2_sqmuxa_i),
	.Y(un1_fsmsta_nxt_2_sqmuxa_s2)
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[23] .INIT=4'h4;
// @17:2063
  CFG2 \FSMSTA_SYNC_PROC.fsmsta_9[17]  (
	.A(un138_framesync),
	.B(un1_fsmsta_nxt_1_sqmuxa_i),
	.Y(fsmsta_9[17])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[17] .INIT=4'h4;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[24]  (
	.A(SDAInt_m),
	.B(un24_sdao_int),
	.C(un138_framesync),
	.D(fsmsta_nxt_1_sqmuxa_16_Z),
	.Y(fsmsta_9[24])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[24] .INIT=16'h0B0A;
// @17:647
  CFG3 ack_0_sqmuxa_3 (
	.A(pedetect_Z),
	.B(un105_ens1),
	.C(serdat_4_sqmuxa),
	.Y(ack_0_sqmuxa_3_Z)
);
defparam ack_0_sqmuxa_3.INIT=8'hD0;
// @17:726
  CFG2 serdat_0_sqmuxa_2 (
	.A(serdat_4_sqmuxa),
	.B(un105_ens1),
	.Y(serdat_0_sqmuxa_2_Z)
);
defparam serdat_0_sqmuxa_2.INIT=4'h8;
// @17:726
  CFG3 serdat_1_sqmuxa_1 (
	.A(pedetect_Z),
	.B(un105_ens1),
	.C(serdat_4_sqmuxa),
	.Y(serdat_1_sqmuxa_1_Z)
);
defparam serdat_1_sqmuxa_1.INIT=8'h20;
// @17:648
  CFG4 serdat_0_sqmuxa_3 (
	.A(fsmdet[3]),
	.B(serdat_0_sqmuxa),
	.C(un105_ens1),
	.D(serdat_0_sqmuxa_1_1),
	.Y(serdat_0_sqmuxa_3_Z)
);
defparam serdat_0_sqmuxa_3.INIT=16'hF0E0;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[12]  (
	.A(N_708),
	.B(un138_framesync),
	.C(Board_MOD1_c[1]),
	.D(un1_fsmsta_4_i),
	.Y(fsmsta_9[12])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[12] .INIT=16'h0322;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[20]  (
	.A(fsmsta_nxt_1_sqmuxa_4_s13_1),
	.B(Board_MOD1_c[1]),
	.C(un138_framesync),
	.D(un1_fsmsta_6_Z),
	.Y(fsmsta_9[20])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[20] .INIT=16'h0B0A;
  CFG3 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[16]  (
	.A(un53_fsmdet),
	.B(ack_Z),
	.C(un13_adrcompen),
	.Y(N_137)
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[16] .INIT=8'h10;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[11]  (
	.A(N_709),
	.B(un138_framesync),
	.C(Board_MOD1_c[1]),
	.D(un1_fsmsta_4_i),
	.Y(fsmsta_9[11])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[11] .INIT=16'h3022;
// @17:2063
  CFG2 \FSMSTA_SYNC_PROC.fsmsta_9[15]  (
	.A(un138_framesync),
	.B(un1_fsmsta_nxt_1_sqmuxa_1_i),
	.Y(fsmsta_9[15])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[15] .INIT=4'h4;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[25]  (
	.A(SDAInt_li_m),
	.B(un24_sdao_int),
	.C(un138_framesync),
	.D(fsmsta_nxt_1_sqmuxa_8_Z),
	.Y(fsmsta_9[25])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[25] .INIT=16'h0B0A;
// @17:1158
  CFG4 \FRAMESYNC_WRITE_PROC.framesync_8_0_iv[1]  (
	.A(fsmdet[3]),
	.B(framesync[1]),
	.C(un1_framesync46_Z),
	.D(CO0),
	.Y(framesync_8[1])
);
defparam \FRAMESYNC_WRITE_PROC.framesync_8_0_iv[1] .INIT=16'hBAEA;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[5]  (
	.A(un1_fsmsta_nxt_0_sqmuxa_Z),
	.B(un138_framesync),
	.C(fsmsta[5]),
	.D(fsmsta_nxt_60[5]),
	.Y(fsmsta_9[5])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[5] .INIT=16'h3210;
// @17:2476
  CFG4 \fsmmod_RNO[2]  (
	.A(fsmmod[4]),
	.B(N_209_1),
	.C(N_208),
	.D(un117_fsmdet),
	.Y(N_127_i)
);
defparam \fsmmod_RNO[2] .INIT=16'h000B;
// @17:1553
  CFG3 \fsmsync_RNO[6]  (
	.A(fsmsync[7]),
	.B(SCLInt_Z),
	.C(N_610),
	.Y(N_574_i)
);
defparam \fsmsync_RNO[6] .INIT=8'h02;
// @17:1553
  CFG3 \fsmsync_RNO[2]  (
	.A(N_620),
	.B(COREI2C_C0_0_INT_0),
	.C(N_610),
	.Y(N_582_i)
);
defparam \fsmsync_RNO[2] .INIT=8'h04;
// @17:1553
  CFG4 \fsmsync_RNO[3]  (
	.A(SCLInt_Z),
	.B(fsmsync[3]),
	.C(N_610),
	.D(N_602),
	.Y(N_580_i)
);
defparam \fsmsync_RNO[3] .INIT=16'h0405;
// @17:629
  CFG3 \serDAT_WRITE_PROC.bsd7_tmp_8_iv_i  (
	.A(COREABC_C0_0_APB3master_PWDATA[7]),
	.B(serdat_0_sqmuxa),
	.C(fsmdet[3]),
	.Y(bsd7_tmp_8_iv_i)
);
defparam \serDAT_WRITE_PROC.bsd7_tmp_8_iv_i .INIT=8'h0B;
// @36:105
  CFG3 \un1_bsd7_1_sqmuxa[0]  (
	.A(un105_ens1),
	.B(nedetect_Z),
	.C(COREI2C_C0_0_INT_0),
	.Y(un1_bsd7_1_sqmuxa[0])
);
defparam \un1_bsd7_1_sqmuxa[0] .INIT=8'hA1;
// @17:1371
  CFG3 PCLK_count2_ov_0_sqmuxa_1 (
	.A(PCLK_count2_ov_0_sqmuxa_1_2_Z),
	.B(un7_counter_rst),
	.C(PCLK_count1_ov_Z),
	.Y(PCLK_count2_ov_0_sqmuxa_1_Z)
);
defparam PCLK_count2_ov_0_sqmuxa_1.INIT=8'h20;
  CFG3 \FSMSTA_SYNC_PROC.fsmsta_9_RNO[18]  (
	.A(un53_fsmdet),
	.B(ack_Z),
	.C(un13_adrcompen),
	.Y(N_138)
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_RNO[18] .INIT=8'h01;
// @17:1158
  CFG4 \FRAMESYNC_WRITE_PROC.framesync_8_0_iv[0]  (
	.A(un1_framesync46_Z),
	.B(framesync_8_0_iv_0[0]),
	.C(nedetect_Z),
	.D(framesync[0]),
	.Y(framesync_8[0])
);
defparam \FRAMESYNC_WRITE_PROC.framesync_8_0_iv[0] .INIT=16'hCEEC;
// @17:1132
  CFG4 \INDELAY_WRITE_PROC.indelay_5[3]  (
	.A(indelay[3]),
	.B(indelay[2]),
	.C(fsmsync[4]),
	.D(CO1),
	.Y(indelay_5[3])
);
defparam \INDELAY_WRITE_PROC.indelay_5[3] .INIT=16'h60A0;
// @17:1355
  CFG3 \un1_PCLK_count2_1.CO0  (
	.A(PCLK_count2[0]),
	.B(PCLK_count1_ov_Z),
	.C(un7_counter_rst),
	.Y(CO0_0)
);
defparam \un1_PCLK_count2_1.CO0 .INIT=8'h08;
// @17:2063
  CFG2 \FSMSTA_SYNC_PROC.fsmsta_9s2  (
	.A(un138_framesync),
	.B(un1_fsmsta_0_sqmuxa_Z),
	.Y(fsmsta_9_sm3)
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9s2 .INIT=4'hD;
// @17:1158
  CFG4 \FRAMESYNC_WRITE_PROC.framesync_8_0_iv[2]  (
	.A(fsmdet[3]),
	.B(framesync[2]),
	.C(un1_framesync46_Z),
	.D(CO1_1),
	.Y(framesync_8[2])
);
defparam \FRAMESYNC_WRITE_PROC.framesync_8_0_iv[2] .INIT=16'hBAEA;
// @17:2476
  CFG4 \fsmmod_RNO[0]  (
	.A(nedetect_Z),
	.B(fsmmod[3]),
	.C(un117_fsmdet),
	.D(N_210),
	.Y(N_131_i)
);
defparam \fsmmod_RNO[0] .INIT=16'h000D;
// @17:2476
  CFG4 \fsmmod_RNO[1]  (
	.A(N_189),
	.B(un28_adrcompen),
	.C(N_221),
	.D(un117_fsmdet),
	.Y(N_129_i)
);
defparam \fsmmod_RNO[1] .INIT=16'h0004;
// @17:2476
  CFG3 \fsmmod_RNO[5]  (
	.A(fsmmod_ns_i_0[1]),
	.B(N_221),
	.C(un117_fsmdet),
	.Y(N_122_i)
);
defparam \fsmmod_RNO[5] .INIT=8'h01;
// @17:1553
  CFG4 \fsmsync_RNO[5]  (
	.A(fsmsync[7]),
	.B(N_609),
	.C(N_610),
	.D(N_604),
	.Y(N_576_i)
);
defparam \fsmsync_RNO[5] .INIT=16'h0103;
// @17:1553
  CFG3 \fsmsync_RNO[1]  (
	.A(N_615),
	.B(fsmsync_ns_i_0[6]),
	.C(N_610),
	.Y(N_584_i)
);
defparam \fsmsync_RNO[1] .INIT=8'h01;
// @17:1396
  CFG2 PCLKint_2_sqmuxa_i (
	.A(un7_counter_rst),
	.B(PCLK_count2_ov_Z),
	.Y(PCLKint_2_sqmuxa_i_Z)
);
defparam PCLKint_2_sqmuxa_i.INIT=4'hE;
// @17:629
  CFG3 \serDAT_WRITE_PROC.bsd7_10_iv_i  (
	.A(bsd7_10_iv_1),
	.B(serdat[7]),
	.C(bsd7_tmp_3_sqmuxa_Z),
	.Y(bsd7_10_iv_i)
);
defparam \serDAT_WRITE_PROC.bsd7_10_iv_i .INIT=8'h45;
// @17:404
  CFG4 SDAO_int_3_sqmuxa_i (
	.A(un3_ens1),
	.B(N_216),
	.C(SDAO_int_1_sqmuxa_sn),
	.D(un28_fsmsta),
	.Y(SDAO_int_3_sqmuxa_i_Z)
);
defparam SDAO_int_3_sqmuxa_i.INIT=16'hFEFF;
// @17:1158
  CFG4 \FRAMESYNC_WRITE_PROC.framesync_8_0_iv[3]  (
	.A(CO2),
	.B(framesync[3]),
	.C(framesync_8_0_iv_0[0]),
	.D(un1_framesync46_Z),
	.Y(framesync_8[3])
);
defparam \FRAMESYNC_WRITE_PROC.framesync_8_0_iv[3] .INIT=16'hF6F0;
// @17:1355
  CFG4 \un1_PCLK_count2_1.CO1  (
	.A(PCLK_count2[1]),
	.B(PCLK_count2[0]),
	.C(PCLK_count1_ov_Z),
	.D(un7_counter_rst),
	.Y(CO1_2)
);
defparam \un1_PCLK_count2_1.CO1 .INIT=16'h0080;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[19]  (
	.A(un1_fsmsta_10_Z),
	.B(un138_framesync),
	.C(fsmsta[19]),
	.D(fsmsta_nxt_37_m[19]),
	.Y(fsmsta_9[19])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[19] .INIT=16'h3310;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[23]  (
	.A(un24_sdao_int),
	.B(un1_fsmsta_6_Z),
	.C(un138_framesync),
	.D(un1_fsmsta_nxt_2_sqmuxa_s2),
	.Y(fsmsta_9[23])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[23] .INIT=16'h0F08;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[21]  (
	.A(un1_fsmsta_10_Z),
	.B(un138_framesync),
	.C(fsmsta[21]),
	.D(fsmsta_nxt_9_m[21]),
	.Y(fsmsta_9[21])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[21] .INIT=16'h3310;
// @17:1553
  CFG4 SCLO_int_RNO (
	.A(sercon[6]),
	.B(un142_ens1_2),
	.C(un140_ens1_0),
	.D(un136_ens1),
	.Y(un150_ens1_i)
);
defparam SCLO_int_RNO.INIT=16'h5777;
// @17:2476
  CFG4 \fsmmod_RNO[4]  (
	.A(fsmmod_ns_i_0[2]),
	.B(N_204),
	.C(N_205),
	.D(un117_fsmdet),
	.Y(N_124_i)
);
defparam \fsmmod_RNO[4] .INIT=16'h0001;
// @17:1053
  CFG4 adrcomp_2_sqmuxa_i (
	.A(adrcomp_1_sqmuxa_Z),
	.B(un26_adrcompen_NE),
	.C(un20_adrcompen),
	.D(un27_adrcompen_4),
	.Y(adrcomp_2_sqmuxa_i_Z)
);
defparam adrcomp_2_sqmuxa_i.INIT=16'hF755;
// @17:2058
  CFG4 \FSMSTA_SYNC_PROC.un78_fsmdet_RNIV8T11  (
	.A(fsmsta_2_sqmuxa_1_1_Z),
	.B(pedetect_Z),
	.C(un138_framesync),
	.D(un78_fsmdet),
	.Y(un1_ens1_pre_1_sqmuxa_i)
);
defparam \FSMSTA_SYNC_PROC.un78_fsmdet_RNIV8T11 .INIT=16'hFC54;
// @17:629
  CFG4 bsd7_tmp_RNO (
	.A(fsmdet[3]),
	.B(sercon[6]),
	.C(un91_fsmsta),
	.D(un1_bsd7_0_sqmuxa_1[0]),
	.Y(un1_sercon_9_i)
);
defparam bsd7_tmp_RNO.INIT=16'h80C0;
// @17:1343
  CFG3 \CLK_COUNT2_WRITE_PROC.PCLK_count2_4[1]  (
	.A(un7_counter_rst),
	.B(CO0_0),
	.C(PCLK_count2[1]),
	.Y(PCLK_count2_4[1])
);
defparam \CLK_COUNT2_WRITE_PROC.PCLK_count2_4[1] .INIT=8'h14;
// @17:1553
  CFG4 \fsmsync_RNO[4]  (
	.A(fsmsync[4]),
	.B(N_597),
	.C(N_610),
	.D(N_588_li),
	.Y(N_578_i)
);
defparam \fsmsync_RNO[4] .INIT=16'h080F;
// @17:629
  CFG4 ack_RNO (
	.A(serdat_0_sqmuxa_1_1),
	.B(ack_0_sqmuxa_3_Z),
	.C(fsmdet[3]),
	.D(ack_1_sqmuxa_1_Z),
	.Y(un1_ack_0_sqmuxa_2_i)
);
defparam ack_RNO.INIT=16'h0001;
// @17:629
  CFG4 un1_serdat_3_sqmuxa_0_tz_RNI4OK01 (
	.A(pedetect_Z),
	.B(un105_ens1),
	.C(serdat_0_sqmuxa_1),
	.D(un1_serdat_3_sqmuxa_0_tz_Z),
	.Y(un1_serdat_3_sqmuxa_i)
);
defparam un1_serdat_3_sqmuxa_0_tz_RNI4OK01.INIT=16'hCECF;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9_m4[9]  (
	.A(un24_sdao_int),
	.B(fsmsta[9]),
	.C(fsmsta_9_ss3),
	.D(un24_nedetect),
	.Y(fsmsta_9_m4[9])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9_m4[9] .INIT=16'h0400;
// @17:629
  CFG3 bsd7_RNO (
	.A(un92_fsmsta),
	.B(un1_bsd7_1_sqmuxa[0]),
	.C(sercon[6]),
	.Y(un1_sercon_6_i)
);
defparam bsd7_RNO.INIT=8'h70;
// @17:1343
  CFG3 \CLK_COUNT2_WRITE_PROC.PCLK_count2_4[2]  (
	.A(un7_counter_rst),
	.B(CO1_2),
	.C(PCLK_count2[2]),
	.Y(PCLK_count2_4[2])
);
defparam \CLK_COUNT2_WRITE_PROC.PCLK_count2_4[2] .INIT=8'h14;
// @33:330
  CFG4 \sercon_RNO[3]  (
	.A(un5_penable),
	.B(un97_ens1),
	.C(COREI2C_C0_0_INT_0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.Y(sercon_10[3])
);
defparam \sercon_RNO[3] .INIT=16'hFE54;
// @17:1343
  CFG4 \CLK_COUNT2_WRITE_PROC.PCLK_count2_4[3]  (
	.A(un7_counter_rst),
	.B(CO1_2),
	.C(PCLK_count2[3]),
	.D(PCLK_count2[2]),
	.Y(PCLK_count2_4[3])
);
defparam \CLK_COUNT2_WRITE_PROC.PCLK_count2_4[3] .INIT=16'h1450;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[9]  (
	.A(un53_fsmdet),
	.B(ack_Z),
	.C(fsmsta_9_sm3),
	.D(fsmsta_9_m4[9]),
	.Y(fsmsta_9[9])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[9] .INIT=16'hF404;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[3]  (
	.A(fsmsta_2_sqmuxa_1_1_Z),
	.B(fsmsta[3]),
	.C(fsmsta_9_sm3),
	.D(fsmsta_9_ss3),
	.Y(fsmsta_9[3])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[3] .INIT=16'h0ACA;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[28]  (
	.A(fsmsta_nxt_1_sqmuxa_24_Z),
	.B(fsmsta_1_sqmuxa_Z),
	.C(fsmsta_9_sm3),
	.D(fsmsta_9_ss3),
	.Y(fsmsta_9[28])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[28] .INIT=16'hC0A0;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[18]  (
	.A(fsmsta[18]),
	.B(N_138),
	.C(fsmsta_9_m4_1[18]),
	.D(fsmsta_9_sm3),
	.Y(fsmsta_9[18])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[18] .INIT=16'hA0CC;
// @17:2063
  CFG4 \FSMSTA_SYNC_PROC.fsmsta_9[16]  (
	.A(fsmsta[16]),
	.B(N_137),
	.C(fsmsta_9_m4_1[18]),
	.D(fsmsta_9_sm3),
	.Y(fsmsta_9[16])
);
defparam \FSMSTA_SYNC_PROC.fsmsta_9[16] .INIT=16'hA0CC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREI2C_COREI2CREAL */

module COREI2C_C0_COREI2C_C0_0_COREI2C (
  Board_MOD1_c,
  Board_MOD1_c_i,
  sercon_0,
  sercon_2,
  COREI2C_C0_0_INT_0,
  serdat_0,
  serdat_2,
  COREABC_C0_0_APB3master_PADDR,
  INSTR_SCMD,
  COREABC_C0_0_APB3master_PWDATA,
  seradr0apb_0,
  seradr0apb_2,
  N_689,
  N_688,
  N_687,
  N_686,
  N_685,
  N_683,
  BIBUF_0_Y,
  BIBUF_1_Y,
  un3_penable_1,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  COREABC_C0_0_APB3master_PENABLE,
  un11_pwrite_0_0_0,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
output [1:0] Board_MOD1_c ;
output [1:0] Board_MOD1_c_i ;
output sercon_0 ;
output sercon_2 ;
output COREI2C_C0_0_INT_0 ;
output serdat_0 ;
output serdat_2 ;
input [6:0] COREABC_C0_0_APB3master_PADDR ;
input [1:0] INSTR_SCMD ;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
output seradr0apb_0 ;
output seradr0apb_2 ;
output N_689 ;
output N_688 ;
output N_687 ;
output N_686 ;
output N_685 ;
output N_683 ;
input BIBUF_0_Y ;
input BIBUF_1_Y ;
output un3_penable_1 ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input COREABC_C0_0_APB3master_PENABLE ;
output un11_pwrite_0_0_0 ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire sercon_0 ;
wire sercon_2 ;
wire COREI2C_C0_0_INT_0 ;
wire serdat_0 ;
wire serdat_2 ;
wire seradr0apb_0 ;
wire seradr0apb_2 ;
wire N_689 ;
wire N_688 ;
wire N_687 ;
wire N_686 ;
wire N_685 ;
wire N_683 ;
wire BIBUF_0_Y ;
wire BIBUF_1_Y ;
wire un3_penable_1 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire un11_pwrite_0_0_0 ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [7:1] seradr0apb;
wire VCC ;
wire un3_penable ;
wire GND ;
wire un3_penable_3 ;
wire un3_penable_2 ;
// @33:265
  SLE \seradr0apb[0]  (
	.Q(seradr0apb_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un3_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:265
  SLE \seradr0apb[1]  (
	.Q(seradr0apb[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un3_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:265
  SLE \seradr0apb[2]  (
	.Q(seradr0apb_2),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un3_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:265
  SLE \seradr0apb[3]  (
	.Q(seradr0apb[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un3_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:265
  SLE \seradr0apb[4]  (
	.Q(seradr0apb[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un3_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:265
  SLE \seradr0apb[5]  (
	.Q(seradr0apb[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un3_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:265
  SLE \seradr0apb[6]  (
	.Q(seradr0apb[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un3_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:265
  SLE \seradr0apb[7]  (
	.Q(seradr0apb[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un3_penable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:378
  CFG2 \G0b.0.un7_pseli_1  (
	.A(COREABC_C0_0_APB3master_PADDR[5]),
	.B(COREABC_C0_0_APB3master_PADDR[6]),
	.Y(un11_pwrite_0_0_0)
);
defparam \G0b.0.un7_pseli_1 .INIT=4'h1;
// @33:271
  CFG4 \serADR0_WRITE_PROCa.un3_penable_3  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(INSTR_SCMD[1]),
	.D(INSTR_SCMD[0]),
	.Y(un3_penable_3)
);
defparam \serADR0_WRITE_PROCa.un3_penable_3 .INIT=16'h0111;
// @33:271
  CFG4 \serADR0_WRITE_PROCa.un3_penable_2  (
	.A(COREABC_C0_0_APB3master_PENABLE),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un3_penable_2)
);
defparam \serADR0_WRITE_PROCa.un3_penable_2 .INIT=16'h2000;
// @33:271
  CFG3 \serADR0_WRITE_PROCa.un3_penable  (
	.A(un3_penable_2),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(un3_penable_3),
	.Y(un3_penable)
);
defparam \serADR0_WRITE_PROCa.un3_penable .INIT=8'h80;
// @33:330
  COREI2C_COREI2CREAL \G0a.0.ui2c  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.seradr0apb({seradr0apb[7:3], seradr0apb_2, seradr0apb[1], seradr0apb_0}),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[4:0]),
	.INSTR_SCMD(INSTR_SCMD[1:0]),
	.serdat_0(serdat_0),
	.serdat_2(serdat_2),
	.COREI2C_C0_0_INT_0(COREI2C_C0_0_INT_0),
	.sercon_0(sercon_0),
	.sercon_2(sercon_2),
	.Board_MOD1_c_i(Board_MOD1_c_i[1:0]),
	.Board_MOD1_c(Board_MOD1_c[1:0]),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.un11_pwrite_0_0_0(un11_pwrite_0_0_0),
	.un3_penable_1(un3_penable_1),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.BIBUF_1_Y(BIBUF_1_Y),
	.BIBUF_0_Y(BIBUF_0_Y),
	.N_683(N_683),
	.N_685(N_685),
	.N_686(N_686),
	.N_687(N_687),
	.N_688(N_688),
	.N_689(N_689),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREI2C_C0_COREI2C_C0_0_COREI2C */

module COREI2C_C0 (
  seradr0apb_0,
  seradr0apb_2,
  COREABC_C0_0_APB3master_PWDATA,
  INSTR_SCMD,
  COREABC_C0_0_APB3master_PADDR,
  serdat_0,
  serdat_2,
  COREI2C_C0_0_INT_0,
  sercon_0,
  sercon_2,
  Board_MOD1_c_i,
  Board_MOD1_c,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0,
  un11_pwrite_0_0_0,
  COREABC_C0_0_APB3master_PENABLE,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  un3_penable_1,
  BIBUF_1_Y,
  BIBUF_0_Y,
  N_683,
  N_685,
  N_686,
  N_687,
  N_688,
  N_689
)
;
output seradr0apb_0 ;
output seradr0apb_2 ;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
input [1:0] INSTR_SCMD ;
input [6:0] COREABC_C0_0_APB3master_PADDR ;
output serdat_0 ;
output serdat_2 ;
output COREI2C_C0_0_INT_0 ;
output sercon_0 ;
output sercon_2 ;
output [1:0] Board_MOD1_c_i ;
output [1:0] Board_MOD1_c ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
output un11_pwrite_0_0_0 ;
input COREABC_C0_0_APB3master_PENABLE ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
output un3_penable_1 ;
input BIBUF_1_Y ;
input BIBUF_0_Y ;
output N_683 ;
output N_685 ;
output N_686 ;
output N_687 ;
output N_688 ;
output N_689 ;
wire seradr0apb_0 ;
wire seradr0apb_2 ;
wire serdat_0 ;
wire serdat_2 ;
wire COREI2C_C0_0_INT_0 ;
wire sercon_0 ;
wire sercon_2 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire un11_pwrite_0_0_0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire un3_penable_1 ;
wire BIBUF_1_Y ;
wire BIBUF_0_Y ;
wire N_683 ;
wire N_685 ;
wire N_686 ;
wire N_687 ;
wire N_688 ;
wire N_689 ;
wire GND ;
wire VCC ;
// @34:126
  COREI2C_C0_COREI2C_C0_0_COREI2C COREI2C_C0_0 (
	.Board_MOD1_c(Board_MOD1_c[1:0]),
	.Board_MOD1_c_i(Board_MOD1_c_i[1:0]),
	.sercon_0(sercon_0),
	.sercon_2(sercon_2),
	.COREI2C_C0_0_INT_0(COREI2C_C0_0_INT_0),
	.serdat_0(serdat_0),
	.serdat_2(serdat_2),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[6:0]),
	.INSTR_SCMD(INSTR_SCMD[1:0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.seradr0apb_0(seradr0apb_0),
	.seradr0apb_2(seradr0apb_2),
	.N_689(N_689),
	.N_688(N_688),
	.N_687(N_687),
	.N_686(N_686),
	.N_685(N_685),
	.N_683(N_683),
	.BIBUF_0_Y(BIBUF_0_Y),
	.BIBUF_1_Y(BIBUF_1_Y),
	.un3_penable_1(un3_penable_1),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.un11_pwrite_0_0_0(un11_pwrite_0_0_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREI2C_C0 */

module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @21:107
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @21:98
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1),
	.A(GL1_net)
);
//@37:83
//@37:83
// @21:110
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000F18C6308C271839DEC0404072000301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @37:83
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module timer (
  timer_interrupt,
  FCCC_C0_0_GL1,
  COREABC_C0_0_PRESETN
)
;
output timer_interrupt ;
input FCCC_C0_0_GL1 ;
input COREABC_C0_0_PRESETN ;
wire timer_interrupt ;
wire FCCC_C0_0_GL1 ;
wire COREABC_C0_0_PRESETN ;
wire [17:0] counter;
wire [0:0] counter_i;
wire [17:4] counter_3;
wire VCC ;
wire un5_counter_cry_11_S ;
wire GND ;
wire un5_counter_cry_13_S ;
wire un5_counter_cry_1_S ;
wire un5_counter_cry_2_S ;
wire un5_counter_cry_3_S ;
wire un5_counter_cry_5_S ;
wire un5_counter_cry_6_S ;
wire un5_counter_cry_8_S ;
wire un5_counter_cry_9_S ;
wire un5_counter_cry_10_S ;
wire un2_counter_Z ;
wire un5_counter_s_1_318_FCO ;
wire un5_counter_s_1_318_S ;
wire un5_counter_s_1_318_Y ;
wire un5_counter_cry_1_Z ;
wire un5_counter_cry_1_Y ;
wire un5_counter_cry_2_Z ;
wire un5_counter_cry_2_Y ;
wire un5_counter_cry_3_Z ;
wire un5_counter_cry_3_Y ;
wire un5_counter_cry_4_Z ;
wire un5_counter_cry_4_S ;
wire un5_counter_cry_4_Y ;
wire un5_counter_cry_5_Z ;
wire un5_counter_cry_5_Y ;
wire un5_counter_cry_6_Z ;
wire un5_counter_cry_6_Y ;
wire un5_counter_cry_7_Z ;
wire un5_counter_cry_7_S ;
wire un5_counter_cry_7_Y ;
wire un5_counter_cry_8_Z ;
wire un5_counter_cry_8_Y ;
wire un5_counter_cry_9_Z ;
wire un5_counter_cry_9_Y ;
wire un5_counter_cry_10_Z ;
wire un5_counter_cry_10_Y ;
wire un5_counter_cry_11_Z ;
wire un5_counter_cry_11_Y ;
wire un5_counter_cry_12_Z ;
wire un5_counter_cry_12_S ;
wire un5_counter_cry_12_Y ;
wire un5_counter_cry_13_Z ;
wire un5_counter_cry_13_Y ;
wire un5_counter_cry_14_Z ;
wire un5_counter_cry_14_S ;
wire un5_counter_cry_14_Y ;
wire un5_counter_cry_15_Z ;
wire un5_counter_cry_15_S ;
wire un5_counter_cry_15_Y ;
wire un5_counter_s_17_FCO ;
wire un5_counter_s_17_S ;
wire un5_counter_s_17_Y ;
wire un5_counter_cry_16_Z ;
wire un5_counter_cry_16_S ;
wire un5_counter_cry_16_Y ;
wire un2_counter_12_Z ;
wire un2_counter_11_Z ;
wire un2_counter_10_Z ;
wire un2_counter_9_Z ;
wire un2_counter_13_Z ;
wire N_1 ;
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @22:24
  SLE \counter[11]  (
	.Q(counter[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[12]  (
	.Q(counter[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[13]  (
	.Q(counter[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[14]  (
	.Q(counter[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[15]  (
	.Q(counter[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[16]  (
	.Q(counter[16]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[17]  (
	.Q(counter[17]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[6]  (
	.Q(counter[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[7]  (
	.Q(counter[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[8]  (
	.Q(counter[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[9]  (
	.Q(counter[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE \counter[10]  (
	.Q(counter[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:24
  SLE interrupt_pulse (
	.Q(timer_interrupt),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un2_counter_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:34
  ARI1 un5_counter_s_1_318 (
	.FCO(un5_counter_s_1_318_FCO),
	.S(un5_counter_s_1_318_S),
	.Y(un5_counter_s_1_318_Y),
	.B(counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_counter_s_1_318.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_1 (
	.FCO(un5_counter_cry_1_Z),
	.S(un5_counter_cry_1_S),
	.Y(un5_counter_cry_1_Y),
	.B(counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_s_1_318_FCO)
);
defparam un5_counter_cry_1.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_2 (
	.FCO(un5_counter_cry_2_Z),
	.S(un5_counter_cry_2_S),
	.Y(un5_counter_cry_2_Y),
	.B(counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_1_Z)
);
defparam un5_counter_cry_2.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_3 (
	.FCO(un5_counter_cry_3_Z),
	.S(un5_counter_cry_3_S),
	.Y(un5_counter_cry_3_Y),
	.B(counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_2_Z)
);
defparam un5_counter_cry_3.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_4 (
	.FCO(un5_counter_cry_4_Z),
	.S(un5_counter_cry_4_S),
	.Y(un5_counter_cry_4_Y),
	.B(counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_3_Z)
);
defparam un5_counter_cry_4.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_5 (
	.FCO(un5_counter_cry_5_Z),
	.S(un5_counter_cry_5_S),
	.Y(un5_counter_cry_5_Y),
	.B(counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_4_Z)
);
defparam un5_counter_cry_5.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_6 (
	.FCO(un5_counter_cry_6_Z),
	.S(un5_counter_cry_6_S),
	.Y(un5_counter_cry_6_Y),
	.B(counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_5_Z)
);
defparam un5_counter_cry_6.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_7 (
	.FCO(un5_counter_cry_7_Z),
	.S(un5_counter_cry_7_S),
	.Y(un5_counter_cry_7_Y),
	.B(counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_6_Z)
);
defparam un5_counter_cry_7.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_8 (
	.FCO(un5_counter_cry_8_Z),
	.S(un5_counter_cry_8_S),
	.Y(un5_counter_cry_8_Y),
	.B(counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_7_Z)
);
defparam un5_counter_cry_8.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_9 (
	.FCO(un5_counter_cry_9_Z),
	.S(un5_counter_cry_9_S),
	.Y(un5_counter_cry_9_Y),
	.B(counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_8_Z)
);
defparam un5_counter_cry_9.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_10 (
	.FCO(un5_counter_cry_10_Z),
	.S(un5_counter_cry_10_S),
	.Y(un5_counter_cry_10_Y),
	.B(counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_9_Z)
);
defparam un5_counter_cry_10.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_11 (
	.FCO(un5_counter_cry_11_Z),
	.S(un5_counter_cry_11_S),
	.Y(un5_counter_cry_11_Y),
	.B(counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_10_Z)
);
defparam un5_counter_cry_11.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_12 (
	.FCO(un5_counter_cry_12_Z),
	.S(un5_counter_cry_12_S),
	.Y(un5_counter_cry_12_Y),
	.B(counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_11_Z)
);
defparam un5_counter_cry_12.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_13 (
	.FCO(un5_counter_cry_13_Z),
	.S(un5_counter_cry_13_S),
	.Y(un5_counter_cry_13_Y),
	.B(counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_12_Z)
);
defparam un5_counter_cry_13.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_14 (
	.FCO(un5_counter_cry_14_Z),
	.S(un5_counter_cry_14_S),
	.Y(un5_counter_cry_14_Y),
	.B(counter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_13_Z)
);
defparam un5_counter_cry_14.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_15 (
	.FCO(un5_counter_cry_15_Z),
	.S(un5_counter_cry_15_S),
	.Y(un5_counter_cry_15_Y),
	.B(counter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_14_Z)
);
defparam un5_counter_cry_15.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_s_17 (
	.FCO(un5_counter_s_17_FCO),
	.S(un5_counter_s_17_S),
	.Y(un5_counter_s_17_Y),
	.B(counter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_16_Z)
);
defparam un5_counter_s_17.INIT=20'h4AA00;
// @22:34
  ARI1 un5_counter_cry_16 (
	.FCO(un5_counter_cry_16_Z),
	.S(un5_counter_cry_16_S),
	.Y(un5_counter_cry_16_Y),
	.B(counter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_15_Z)
);
defparam un5_counter_cry_16.INIT=20'h4AA00;
// @22:29
  CFG4 un2_counter_12 (
	.A(counter[8]),
	.B(counter[6]),
	.C(counter[5]),
	.D(counter[4]),
	.Y(un2_counter_12_Z)
);
defparam un2_counter_12.INIT=16'h0001;
// @22:29
  CFG4 un2_counter_11 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un2_counter_11_Z)
);
defparam un2_counter_11.INIT=16'h8000;
// @22:29
  CFG4 un2_counter_10 (
	.A(counter[15]),
	.B(counter[14]),
	.C(counter[12]),
	.D(counter[7]),
	.Y(un2_counter_10_Z)
);
defparam un2_counter_10.INIT=16'h8000;
// @22:29
  CFG4 un2_counter_9 (
	.A(counter[17]),
	.B(counter[16]),
	.C(counter[13]),
	.D(counter[11]),
	.Y(un2_counter_9_Z)
);
defparam un2_counter_9.INIT=16'h0008;
// @22:29
  CFG3 un2_counter_13 (
	.A(counter[9]),
	.B(un2_counter_9_Z),
	.C(counter[10]),
	.Y(un2_counter_13_Z)
);
defparam un2_counter_13.INIT=8'h04;
// @22:29
  CFG4 un2_counter (
	.A(un2_counter_10_Z),
	.B(un2_counter_12_Z),
	.C(un2_counter_11_Z),
	.D(un2_counter_13_Z),
	.Y(un2_counter_Z)
);
defparam un2_counter.INIT=16'h8000;
// @22:29
  CFG2 \counter_3[17]  (
	.A(un2_counter_Z),
	.B(un5_counter_s_17_S),
	.Y(counter_3[17])
);
defparam \counter_3[17] .INIT=4'h4;
// @22:29
  CFG2 \counter_3[16]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_16_S),
	.Y(counter_3[16])
);
defparam \counter_3[16] .INIT=4'h4;
// @22:29
  CFG2 \counter_3[15]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_15_S),
	.Y(counter_3[15])
);
defparam \counter_3[15] .INIT=4'h4;
// @22:29
  CFG2 \counter_3[14]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_14_S),
	.Y(counter_3[14])
);
defparam \counter_3[14] .INIT=4'h4;
// @22:29
  CFG2 \counter_3[12]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_12_S),
	.Y(counter_3[12])
);
defparam \counter_3[12] .INIT=4'h4;
// @22:29
  CFG2 \counter_3[7]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_7_S),
	.Y(counter_3[7])
);
defparam \counter_3[7] .INIT=4'h4;
// @22:29
  CFG2 \counter_3[4]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_4_S),
	.Y(counter_3[4])
);
defparam \counter_3[4] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timer */

module LED_Controller (
  CoreAPB3_C0_0_APBmslave2_PRDATA_7,
  CoreAPB3_C0_0_APBmslave2_PRDATA_0,
  CoreAPB3_C0_0_APBmslave2_PRDATA_3,
  COREI2C_C0_0_INT_0,
  PRDATA_m1_3,
  PRDATA_m1_0,
  PRDATA_m3_d_0,
  Board_Buttons_c,
  INSTR_SCMD,
  COREABC_C0_0_APB3master_PADDR,
  CH0_0_reg_0,
  CH0_0_reg_1,
  CH0_0_reg_4,
  CH0_0_reg_5,
  CTRL_reg,
  INT_reg_0,
  COREABC_C0_0_APB3master_PWDATA,
  Board_J7_c_i,
  Board_J7_c,
  PWMs_i,
  PRDATA_ss0_1z,
  un1_prdata_sig9_1z,
  PRDATA_sm3,
  un6_pwrite,
  un9_board_leds_i,
  un11_pwrite_0_0_0,
  un3_int_4_1z,
  un3_int_5_1z,
  board_leds_i_0_1z,
  N_9,
  PRDATA_ss3_1z,
  un6_pwrite_1_0,
  PRDATA_N_4_1,
  PRDATA_m3_0_0,
  PRDATA_m3_1z,
  un5_pwrite_1_0,
  un11_pwrite,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  un3_penable_1,
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
output CoreAPB3_C0_0_APBmslave2_PRDATA_7 ;
output CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
output CoreAPB3_C0_0_APBmslave2_PRDATA_3 ;
input COREI2C_C0_0_INT_0 ;
output PRDATA_m1_3 ;
output PRDATA_m1_0 ;
output PRDATA_m3_d_0 ;
input [1:0] Board_Buttons_c ;
input [1:0] INSTR_SCMD ;
input [6:0] COREABC_C0_0_APB3master_PADDR ;
output CH0_0_reg_0 ;
output CH0_0_reg_1 ;
output CH0_0_reg_4 ;
output CH0_0_reg_5 ;
output [6:1] CTRL_reg ;
output INT_reg_0 ;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
output [1:0] Board_J7_c_i ;
output [1:0] Board_J7_c ;
output [3:0] PWMs_i ;
output PRDATA_ss0_1z ;
output un1_prdata_sig9_1z ;
output PRDATA_sm3 ;
output un6_pwrite ;
output un9_board_leds_i ;
input un11_pwrite_0_0_0 ;
output un3_int_4_1z ;
output un3_int_5_1z ;
output board_leds_i_0_1z ;
output N_9 ;
output PRDATA_ss3_1z ;
output un6_pwrite_1_0 ;
output PRDATA_N_4_1 ;
output PRDATA_m3_0_0 ;
output PRDATA_m3_1z ;
output un5_pwrite_1_0 ;
output un11_pwrite ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
input un3_penable_1 ;
input FCCC_C0_0_GL1 ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_7 ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave2_PRDATA_3 ;
wire COREI2C_C0_0_INT_0 ;
wire PRDATA_m1_3 ;
wire PRDATA_m1_0 ;
wire PRDATA_m3_d_0 ;
wire CH0_0_reg_0 ;
wire CH0_0_reg_1 ;
wire CH0_0_reg_4 ;
wire CH0_0_reg_5 ;
wire INT_reg_0 ;
wire PRDATA_ss0_1z ;
wire un1_prdata_sig9_1z ;
wire PRDATA_sm3 ;
wire un6_pwrite ;
wire un9_board_leds_i ;
wire un11_pwrite_0_0_0 ;
wire un3_int_4_1z ;
wire un3_int_5_1z ;
wire board_leds_i_0_1z ;
wire N_9 ;
wire PRDATA_ss3_1z ;
wire un6_pwrite_1_0 ;
wire PRDATA_N_4_1 ;
wire PRDATA_m3_0_0 ;
wire PRDATA_m3_1z ;
wire un5_pwrite_1_0 ;
wire un11_pwrite ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire un3_penable_1 ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [15:0] Bright_Count;
wire [15:0] Bright_Count_s;
wire [3:0] PWMs;
wire [18:0] Blink_Count;
wire [0:0] Blink_Count_lm_0_fast;
wire [7:0] INT_reg;
wire [7:0] INT_reg_11;
wire [3:1] PWMs_6;
wire [4:4] PWMs_9;
wire [5:5] PWMs_12;
wire [7:0] CH1_1_reg;
wire [7:0] CH1_0_reg;
wire [7:0] CH0_0_reg;
wire [7:0] CTRL_reg_Z;
wire [7:0] CH0_1_reg;
wire [15:0] CH0_Value;
wire [15:0] CH1_Value;
wire [15:15] Blink_Count_RNILMI44;
wire [18:1] Blink_Count_s;
wire [7:0] un6_bright_count_0_data_tmp;
wire [7:0] un8_bright_count_0_data_tmp;
wire [14:1] Bright_Count_cry;
wire [14:1] Bright_Count_cry_Y;
wire [15:15] Bright_Count_s_FCO;
wire [15:15] Bright_Count_s_Y;
wire [17:1] Blink_Count_cry;
wire [17:1] Blink_Count_cry_Y;
wire [18:18] Blink_Count_s_FCO;
wire [18:18] Blink_Count_s_Y;
wire [7:7] PRDATA_d_0_1;
wire [7:7] PRDATA_d_0;
wire [4:0] PRDATA_m0;
wire [0:0] PRDATA_m3_d;
wire [0:0] PRDATA_m1;
wire [0:0] PRDATA_m3_Z;
wire VCC ;
wire GND ;
wire N_7_i ;
wire un33_psel ;
wire un26_psel ;
wire un12_psel ;
wire un5_psel ;
wire un19_psel ;
wire CH0_Value_0_sqmuxa_Z ;
wire Blink_Clock_Z ;
wire N_60_mux ;
wire N_41_i ;
wire un6_bright_count_0_I_1_S ;
wire un6_bright_count_0_I_1_Y ;
wire un6_bright_count_0_I_9_S ;
wire un6_bright_count_0_I_9_Y ;
wire un6_bright_count_0_I_15_S ;
wire un6_bright_count_0_I_15_Y ;
wire un6_bright_count_0_I_27_S ;
wire un6_bright_count_0_I_27_Y ;
wire un6_bright_count_0_I_45_S ;
wire un6_bright_count_0_I_45_Y ;
wire un6_bright_count_0_I_33_S ;
wire un6_bright_count_0_I_33_Y ;
wire un6_bright_count_0_I_39_S ;
wire un6_bright_count_0_I_39_Y ;
wire un6_bright_count_0_I_21_S ;
wire un6_bright_count_0_I_21_Y ;
wire un8_bright_count_0_I_1_S ;
wire un8_bright_count_0_I_1_Y ;
wire un8_bright_count_0_I_9_S ;
wire un8_bright_count_0_I_9_Y ;
wire un8_bright_count_0_I_15_S ;
wire un8_bright_count_0_I_15_Y ;
wire un8_bright_count_0_I_27_S ;
wire un8_bright_count_0_I_27_Y ;
wire un8_bright_count_0_I_45_S ;
wire un8_bright_count_0_I_45_Y ;
wire un8_bright_count_0_I_33_S ;
wire un8_bright_count_0_I_33_Y ;
wire un8_bright_count_0_I_39_S ;
wire un8_bright_count_0_I_39_Y ;
wire un8_bright_count_0_I_21_S ;
wire un8_bright_count_0_I_21_Y ;
wire Bright_Count_s_316_FCO ;
wire Bright_Count_s_316_S ;
wire Bright_Count_s_316_Y ;
wire Blink_Count_s_317_FCO ;
wire Blink_Count_s_317_S ;
wire Blink_Count_s_317_Y ;
wire un7_pwrite_1 ;
wire un5_pwrite_2_0 ;
wire PRDATA_m3_2_N_3L3_Z ;
wire PRDATA_m3_2_N_4L6_Z ;
wire PRDATA_m3_2_Z ;
wire un1_prdata_sig9_0_Z ;
wire N_2 ;
wire m10_1_1 ;
wire N_41_mux ;
wire N_11 ;
wire N_122 ;
wire PRDATA_m3_1_3_Z ;
wire PRDATA_m3_0_Z ;
wire PRDATA_N_10_mux ;
wire PRDATA_m3_0_1_Z ;
wire PRDATA_m3_0_1_0_Z ;
wire PRDATA_N_10_mux_0 ;
wire PRDATA_m3_1_1_Z ;
wire PRDATA_m3_1_1_0_Z ;
wire ch0_value10 ;
wire ch0_value9 ;
wire N_12 ;
wire ch0_value6 ;
wire ch0_value7_1 ;
wire m28_3 ;
wire un33_psel_0 ;
wire m35_2 ;
wire ch0_value10_7 ;
wire ch0_value10_6 ;
wire ch0_value10_5 ;
wire ch0_value8_0 ;
wire ch0_value9_10 ;
wire ch0_value9_9 ;
wire ch0_value9_8 ;
wire ch0_value9_7 ;
wire ch0_value6_2_0_4 ;
wire ch0_value6_2_0_3 ;
wire m22_7 ;
wire m22_6 ;
wire m22_5 ;
wire un26_psel_2_0 ;
wire ch0_value6_i_10 ;
wire ch0_value6_0 ;
wire ch0_value8 ;
wire N_13 ;
wire m35_3 ;
wire PRDATA_m5_1_d_Z ;
wire N_49_mux ;
wire ch0_value7 ;
wire un26_psel_1 ;
wire N_17 ;
wire PRDATA_m2_1_Z ;
wire un40_psel ;
wire PRDATA_m5_1_Z ;
wire timer_interrupt ;
  CFG1 \Bright_Count_RNO[0]  (
	.A(Bright_Count[0]),
	.Y(Bright_Count_s[0])
);
defparam \Bright_Count_RNO[0] .INIT=2'h1;
  CFG1 \PWMs_RNI7JJ7[3]  (
	.A(PWMs[3]),
	.Y(PWMs_i[3])
);
defparam \PWMs_RNI7JJ7[3] .INIT=2'h1;
  CFG1 \PWMs_RNI4GJ7[0]  (
	.A(PWMs[0]),
	.Y(PWMs_i[0])
);
defparam \PWMs_RNI4GJ7[0] .INIT=2'h1;
  CFG1 \PWMs_RNI5HJ7[1]  (
	.A(PWMs[1]),
	.Y(PWMs_i[1])
);
defparam \PWMs_RNI5HJ7[1] .INIT=2'h1;
  CFG1 \PWMs_RNI6IJ7[2]  (
	.A(PWMs[2]),
	.Y(PWMs_i[2])
);
defparam \PWMs_RNI6IJ7[2] .INIT=2'h1;
  CFG1 \PWMs_RNI8KJ7[4]  (
	.A(Board_J7_c[0]),
	.Y(Board_J7_c_i[0])
);
defparam \PWMs_RNI8KJ7[4] .INIT=2'h1;
  CFG1 \PWMs_RNI9LJ7[5]  (
	.A(Board_J7_c[1]),
	.Y(Board_J7_c_i[1])
);
defparam \PWMs_RNI9LJ7[5] .INIT=2'h1;
// @38:337
  CFG1 \Blink_Count_lm_0_fast[0]  (
	.A(Blink_Count[0]),
	.Y(Blink_Count_lm_0_fast[0])
);
defparam \Blink_Count_lm_0_fast[0] .INIT=2'h1;
// @38:302
  SLE \INT_reg[3]  (
	.Q(INT_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:302
  SLE \INT_reg[4]  (
	.Q(INT_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:302
  SLE \INT_reg[5]  (
	.Q(INT_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:302
  SLE \INT_reg[6]  (
	.Q(INT_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:302
  SLE \INT_reg[7]  (
	.Q(INT_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \PWMs[0]  (
	.Q(PWMs[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_7_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \PWMs[1]  (
	.Q(PWMs[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \PWMs[2]  (
	.Q(PWMs[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \PWMs[3]  (
	.Q(PWMs[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \PWMs[4]  (
	.Q(Board_J7_c[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_9[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \PWMs[5]  (
	.Q(Board_J7_c[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_12[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:286
  SLE \CH1_1_reg[6]  (
	.Q(CH1_1_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:286
  SLE \CH1_1_reg[7]  (
	.Q(CH1_1_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:270
  SLE \CH1_0_reg[0]  (
	.Q(CH1_0_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:270
  SLE \CH1_0_reg[1]  (
	.Q(CH1_0_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:270
  SLE \CH1_0_reg[2]  (
	.Q(CH1_0_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:270
  SLE \CH1_0_reg[3]  (
	.Q(CH1_0_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:270
  SLE \CH1_0_reg[4]  (
	.Q(CH1_0_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:270
  SLE \CH1_0_reg[5]  (
	.Q(CH1_0_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:270
  SLE \CH1_0_reg[6]  (
	.Q(CH1_0_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:270
  SLE \CH1_0_reg[7]  (
	.Q(CH1_0_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:302
  SLE \INT_reg[0]  (
	.Q(INT_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:302
  SLE \INT_reg[1]  (
	.Q(INT_reg_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:302
  SLE \INT_reg[2]  (
	.Q(INT_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:238
  SLE \CH0_0_reg[7]  (
	.Q(CH0_0_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:215
  SLE \CTRL_reg[0]  (
	.Q(CTRL_reg_Z[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:215
  SLE \CTRL_reg_Z[1]  (
	.Q(CTRL_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:215
  SLE \CTRL_reg_Z[2]  (
	.Q(CTRL_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:215
  SLE \CTRL_reg_Z[3]  (
	.Q(CTRL_reg_Z[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:215
  SLE \CTRL_reg_Z[4]  (
	.Q(CTRL_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:215
  SLE \CTRL_reg_Z[5]  (
	.Q(CTRL_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:215
  SLE \CTRL_reg_Z[6]  (
	.Q(CTRL_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:215
  SLE \CTRL_reg[7]  (
	.Q(CTRL_reg_Z[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:286
  SLE \CH1_1_reg[0]  (
	.Q(CH1_1_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:286
  SLE \CH1_1_reg[1]  (
	.Q(CH1_1_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:286
  SLE \CH1_1_reg[2]  (
	.Q(CH1_1_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:286
  SLE \CH1_1_reg[3]  (
	.Q(CH1_1_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:286
  SLE \CH1_1_reg[4]  (
	.Q(CH1_1_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:286
  SLE \CH1_1_reg[5]  (
	.Q(CH1_1_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:254
  SLE \CH0_1_reg[0]  (
	.Q(CH0_1_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:254
  SLE \CH0_1_reg[1]  (
	.Q(CH0_1_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:254
  SLE \CH0_1_reg[2]  (
	.Q(CH0_1_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:254
  SLE \CH0_1_reg[3]  (
	.Q(CH0_1_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:254
  SLE \CH0_1_reg[4]  (
	.Q(CH0_1_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:254
  SLE \CH0_1_reg[5]  (
	.Q(CH0_1_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:254
  SLE \CH0_1_reg[6]  (
	.Q(CH0_1_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:254
  SLE \CH0_1_reg[7]  (
	.Q(CH0_1_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:238
  SLE \CH0_0_reg[0]  (
	.Q(CH0_0_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:238
  SLE \CH0_0_reg[1]  (
	.Q(CH0_0_reg_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:238
  SLE \CH0_0_reg[2]  (
	.Q(CH0_0_reg_1),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:238
  SLE \CH0_0_reg[3]  (
	.Q(CH0_0_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:238
  SLE \CH0_0_reg[4]  (
	.Q(CH0_0_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:238
  SLE \CH0_0_reg[5]  (
	.Q(CH0_0_reg_4),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:238
  SLE \CH0_0_reg[6]  (
	.Q(CH0_0_reg_5),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[1]  (
	.Q(CH0_Value[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg_0),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[2]  (
	.Q(CH0_Value[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg_1),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[3]  (
	.Q(CH0_Value[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[4]  (
	.Q(CH0_Value[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[5]  (
	.Q(CH0_Value[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg_4),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[6]  (
	.Q(CH0_Value[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg_5),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[7]  (
	.Q(CH0_Value[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[8]  (
	.Q(CH0_Value[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[9]  (
	.Q(CH0_Value[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[10]  (
	.Q(CH0_Value[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[11]  (
	.Q(CH0_Value[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[12]  (
	.Q(CH0_Value[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[13]  (
	.Q(CH0_Value[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[14]  (
	.Q(CH0_Value[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[15]  (
	.Q(CH0_Value[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[2]  (
	.Q(CH1_Value[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[3]  (
	.Q(CH1_Value[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[4]  (
	.Q(CH1_Value[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[5]  (
	.Q(CH1_Value[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[6]  (
	.Q(CH1_Value[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[7]  (
	.Q(CH1_Value[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[8]  (
	.Q(CH1_Value[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[9]  (
	.Q(CH1_Value[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[10]  (
	.Q(CH1_Value[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[11]  (
	.Q(CH1_Value[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[12]  (
	.Q(CH1_Value[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[13]  (
	.Q(CH1_Value[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[14]  (
	.Q(CH1_Value[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[15]  (
	.Q(CH1_Value[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH0_Value[0]  (
	.Q(CH0_Value[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[0]  (
	.Q(CH1_Value[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \CH1_Value[1]  (
	.Q(CH1_Value[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:337
  SLE Blink_Clock (
	.Q(Blink_Clock_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(N_60_mux),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:337
  SLE \Blink_Count[0]  (
	.Q(Blink_Count[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_lm_0_fast[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[1]  (
	.Q(Blink_Count[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[2]  (
	.Q(Blink_Count[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[3]  (
	.Q(Blink_Count[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[4]  (
	.Q(Blink_Count[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[5]  (
	.Q(Blink_Count[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[6]  (
	.Q(Blink_Count[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[7]  (
	.Q(Blink_Count[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[8]  (
	.Q(Blink_Count[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[9]  (
	.Q(Blink_Count[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[10]  (
	.Q(Blink_Count[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[11]  (
	.Q(Blink_Count[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[12]  (
	.Q(Blink_Count[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[13]  (
	.Q(Blink_Count[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[14]  (
	.Q(Blink_Count[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[15]  (
	.Q(Blink_Count[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[16]  (
	.Q(Blink_Count[16]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[17]  (
	.Q(Blink_Count[17]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:337
  SLE \Blink_Count[18]  (
	.Q(Blink_Count[18]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @38:360
  SLE \Bright_Count[0]  (
	.Q(Bright_Count[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[1]  (
	.Q(Bright_Count[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[2]  (
	.Q(Bright_Count[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[3]  (
	.Q(Bright_Count[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[4]  (
	.Q(Bright_Count[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[5]  (
	.Q(Bright_Count[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[6]  (
	.Q(Bright_Count[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[7]  (
	.Q(Bright_Count[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[8]  (
	.Q(Bright_Count[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[9]  (
	.Q(Bright_Count[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[10]  (
	.Q(Bright_Count[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[11]  (
	.Q(Bright_Count[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[12]  (
	.Q(Bright_Count[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[13]  (
	.Q(Bright_Count[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[14]  (
	.Q(Bright_Count[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:360
  SLE \Bright_Count[15]  (
	.Q(Bright_Count[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:388
  ARI1 \LED_Bright.un6_bright_count_0_I_1  (
	.FCO(un6_bright_count_0_data_tmp[0]),
	.S(un6_bright_count_0_I_1_S),
	.Y(un6_bright_count_0_I_1_Y),
	.B(Bright_Count[0]),
	.C(Bright_Count[1]),
	.D(CH0_Value[0]),
	.A(CH0_Value[1]),
	.FCI(GND)
);
defparam \LED_Bright.un6_bright_count_0_I_1 .INIT=20'h68421;
// @38:388
  ARI1 \LED_Bright.un6_bright_count_0_I_9  (
	.FCO(un6_bright_count_0_data_tmp[1]),
	.S(un6_bright_count_0_I_9_S),
	.Y(un6_bright_count_0_I_9_Y),
	.B(Bright_Count[2]),
	.C(Bright_Count[3]),
	.D(CH0_Value[2]),
	.A(CH0_Value[3]),
	.FCI(un6_bright_count_0_data_tmp[0])
);
defparam \LED_Bright.un6_bright_count_0_I_9 .INIT=20'h68421;
// @38:388
  ARI1 \LED_Bright.un6_bright_count_0_I_15  (
	.FCO(un6_bright_count_0_data_tmp[2]),
	.S(un6_bright_count_0_I_15_S),
	.Y(un6_bright_count_0_I_15_Y),
	.B(Bright_Count[4]),
	.C(Bright_Count[5]),
	.D(CH0_Value[4]),
	.A(CH0_Value[5]),
	.FCI(un6_bright_count_0_data_tmp[1])
);
defparam \LED_Bright.un6_bright_count_0_I_15 .INIT=20'h68421;
// @38:388
  ARI1 \LED_Bright.un6_bright_count_0_I_27  (
	.FCO(un6_bright_count_0_data_tmp[3]),
	.S(un6_bright_count_0_I_27_S),
	.Y(un6_bright_count_0_I_27_Y),
	.B(Bright_Count[6]),
	.C(Bright_Count[7]),
	.D(CH0_Value[6]),
	.A(CH0_Value[7]),
	.FCI(un6_bright_count_0_data_tmp[2])
);
defparam \LED_Bright.un6_bright_count_0_I_27 .INIT=20'h68421;
// @38:388
  ARI1 \LED_Bright.un6_bright_count_0_I_45  (
	.FCO(un6_bright_count_0_data_tmp[4]),
	.S(un6_bright_count_0_I_45_S),
	.Y(un6_bright_count_0_I_45_Y),
	.B(Bright_Count[8]),
	.C(Bright_Count[9]),
	.D(CH0_Value[8]),
	.A(CH0_Value[9]),
	.FCI(un6_bright_count_0_data_tmp[3])
);
defparam \LED_Bright.un6_bright_count_0_I_45 .INIT=20'h68421;
// @38:388
  ARI1 \LED_Bright.un6_bright_count_0_I_33  (
	.FCO(un6_bright_count_0_data_tmp[5]),
	.S(un6_bright_count_0_I_33_S),
	.Y(un6_bright_count_0_I_33_Y),
	.B(Bright_Count[10]),
	.C(Bright_Count[11]),
	.D(CH0_Value[10]),
	.A(CH0_Value[11]),
	.FCI(un6_bright_count_0_data_tmp[4])
);
defparam \LED_Bright.un6_bright_count_0_I_33 .INIT=20'h68421;
// @38:388
  ARI1 \LED_Bright.un6_bright_count_0_I_39  (
	.FCO(un6_bright_count_0_data_tmp[6]),
	.S(un6_bright_count_0_I_39_S),
	.Y(un6_bright_count_0_I_39_Y),
	.B(Bright_Count[12]),
	.C(Bright_Count[13]),
	.D(CH0_Value[12]),
	.A(CH0_Value[13]),
	.FCI(un6_bright_count_0_data_tmp[5])
);
defparam \LED_Bright.un6_bright_count_0_I_39 .INIT=20'h68421;
// @38:388
  ARI1 \LED_Bright.un6_bright_count_0_I_21  (
	.FCO(un6_bright_count_0_data_tmp[7]),
	.S(un6_bright_count_0_I_21_S),
	.Y(un6_bright_count_0_I_21_Y),
	.B(Bright_Count[14]),
	.C(Bright_Count[15]),
	.D(CH0_Value[14]),
	.A(CH0_Value[15]),
	.FCI(un6_bright_count_0_data_tmp[6])
);
defparam \LED_Bright.un6_bright_count_0_I_21 .INIT=20'h68421;
// @38:392
  ARI1 \LED_Bright.un8_bright_count_0_I_1  (
	.FCO(un8_bright_count_0_data_tmp[0]),
	.S(un8_bright_count_0_I_1_S),
	.Y(un8_bright_count_0_I_1_Y),
	.B(Bright_Count[0]),
	.C(Bright_Count[1]),
	.D(CH1_Value[0]),
	.A(CH1_Value[1]),
	.FCI(GND)
);
defparam \LED_Bright.un8_bright_count_0_I_1 .INIT=20'h68421;
// @38:392
  ARI1 \LED_Bright.un8_bright_count_0_I_9  (
	.FCO(un8_bright_count_0_data_tmp[1]),
	.S(un8_bright_count_0_I_9_S),
	.Y(un8_bright_count_0_I_9_Y),
	.B(Bright_Count[2]),
	.C(Bright_Count[3]),
	.D(CH1_Value[2]),
	.A(CH1_Value[3]),
	.FCI(un8_bright_count_0_data_tmp[0])
);
defparam \LED_Bright.un8_bright_count_0_I_9 .INIT=20'h68421;
// @38:392
  ARI1 \LED_Bright.un8_bright_count_0_I_15  (
	.FCO(un8_bright_count_0_data_tmp[2]),
	.S(un8_bright_count_0_I_15_S),
	.Y(un8_bright_count_0_I_15_Y),
	.B(Bright_Count[4]),
	.C(Bright_Count[5]),
	.D(CH1_Value[4]),
	.A(CH1_Value[5]),
	.FCI(un8_bright_count_0_data_tmp[1])
);
defparam \LED_Bright.un8_bright_count_0_I_15 .INIT=20'h68421;
// @38:392
  ARI1 \LED_Bright.un8_bright_count_0_I_27  (
	.FCO(un8_bright_count_0_data_tmp[3]),
	.S(un8_bright_count_0_I_27_S),
	.Y(un8_bright_count_0_I_27_Y),
	.B(Bright_Count[6]),
	.C(Bright_Count[7]),
	.D(CH1_Value[6]),
	.A(CH1_Value[7]),
	.FCI(un8_bright_count_0_data_tmp[2])
);
defparam \LED_Bright.un8_bright_count_0_I_27 .INIT=20'h68421;
// @38:392
  ARI1 \LED_Bright.un8_bright_count_0_I_45  (
	.FCO(un8_bright_count_0_data_tmp[4]),
	.S(un8_bright_count_0_I_45_S),
	.Y(un8_bright_count_0_I_45_Y),
	.B(Bright_Count[8]),
	.C(Bright_Count[9]),
	.D(CH1_Value[8]),
	.A(CH1_Value[9]),
	.FCI(un8_bright_count_0_data_tmp[3])
);
defparam \LED_Bright.un8_bright_count_0_I_45 .INIT=20'h68421;
// @38:392
  ARI1 \LED_Bright.un8_bright_count_0_I_33  (
	.FCO(un8_bright_count_0_data_tmp[5]),
	.S(un8_bright_count_0_I_33_S),
	.Y(un8_bright_count_0_I_33_Y),
	.B(Bright_Count[10]),
	.C(Bright_Count[11]),
	.D(CH1_Value[10]),
	.A(CH1_Value[11]),
	.FCI(un8_bright_count_0_data_tmp[4])
);
defparam \LED_Bright.un8_bright_count_0_I_33 .INIT=20'h68421;
// @38:392
  ARI1 \LED_Bright.un8_bright_count_0_I_39  (
	.FCO(un8_bright_count_0_data_tmp[6]),
	.S(un8_bright_count_0_I_39_S),
	.Y(un8_bright_count_0_I_39_Y),
	.B(Bright_Count[12]),
	.C(Bright_Count[13]),
	.D(CH1_Value[12]),
	.A(CH1_Value[13]),
	.FCI(un8_bright_count_0_data_tmp[5])
);
defparam \LED_Bright.un8_bright_count_0_I_39 .INIT=20'h68421;
// @38:392
  ARI1 \LED_Bright.un8_bright_count_0_I_21  (
	.FCO(un8_bright_count_0_data_tmp[7]),
	.S(un8_bright_count_0_I_21_S),
	.Y(un8_bright_count_0_I_21_Y),
	.B(Bright_Count[14]),
	.C(Bright_Count[15]),
	.D(CH1_Value[14]),
	.A(CH1_Value[15]),
	.FCI(un8_bright_count_0_data_tmp[6])
);
defparam \LED_Bright.un8_bright_count_0_I_21 .INIT=20'h68421;
// @38:360
  ARI1 Bright_Count_s_316 (
	.FCO(Bright_Count_s_316_FCO),
	.S(Bright_Count_s_316_S),
	.Y(Bright_Count_s_316_Y),
	.B(Bright_Count[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Bright_Count_s_316.INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[1]  (
	.FCO(Bright_Count_cry[1]),
	.S(Bright_Count_s[1]),
	.Y(Bright_Count_cry_Y[1]),
	.B(Bright_Count[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_s_316_FCO)
);
defparam \Bright_Count_cry[1] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[2]  (
	.FCO(Bright_Count_cry[2]),
	.S(Bright_Count_s[2]),
	.Y(Bright_Count_cry_Y[2]),
	.B(Bright_Count[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[1])
);
defparam \Bright_Count_cry[2] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[3]  (
	.FCO(Bright_Count_cry[3]),
	.S(Bright_Count_s[3]),
	.Y(Bright_Count_cry_Y[3]),
	.B(Bright_Count[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[2])
);
defparam \Bright_Count_cry[3] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[4]  (
	.FCO(Bright_Count_cry[4]),
	.S(Bright_Count_s[4]),
	.Y(Bright_Count_cry_Y[4]),
	.B(Bright_Count[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[3])
);
defparam \Bright_Count_cry[4] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[5]  (
	.FCO(Bright_Count_cry[5]),
	.S(Bright_Count_s[5]),
	.Y(Bright_Count_cry_Y[5]),
	.B(Bright_Count[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[4])
);
defparam \Bright_Count_cry[5] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[6]  (
	.FCO(Bright_Count_cry[6]),
	.S(Bright_Count_s[6]),
	.Y(Bright_Count_cry_Y[6]),
	.B(Bright_Count[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[5])
);
defparam \Bright_Count_cry[6] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[7]  (
	.FCO(Bright_Count_cry[7]),
	.S(Bright_Count_s[7]),
	.Y(Bright_Count_cry_Y[7]),
	.B(Bright_Count[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[6])
);
defparam \Bright_Count_cry[7] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[8]  (
	.FCO(Bright_Count_cry[8]),
	.S(Bright_Count_s[8]),
	.Y(Bright_Count_cry_Y[8]),
	.B(Bright_Count[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[7])
);
defparam \Bright_Count_cry[8] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[9]  (
	.FCO(Bright_Count_cry[9]),
	.S(Bright_Count_s[9]),
	.Y(Bright_Count_cry_Y[9]),
	.B(Bright_Count[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[8])
);
defparam \Bright_Count_cry[9] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[10]  (
	.FCO(Bright_Count_cry[10]),
	.S(Bright_Count_s[10]),
	.Y(Bright_Count_cry_Y[10]),
	.B(Bright_Count[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[9])
);
defparam \Bright_Count_cry[10] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[11]  (
	.FCO(Bright_Count_cry[11]),
	.S(Bright_Count_s[11]),
	.Y(Bright_Count_cry_Y[11]),
	.B(Bright_Count[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[10])
);
defparam \Bright_Count_cry[11] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[12]  (
	.FCO(Bright_Count_cry[12]),
	.S(Bright_Count_s[12]),
	.Y(Bright_Count_cry_Y[12]),
	.B(Bright_Count[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[11])
);
defparam \Bright_Count_cry[12] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[13]  (
	.FCO(Bright_Count_cry[13]),
	.S(Bright_Count_s[13]),
	.Y(Bright_Count_cry_Y[13]),
	.B(Bright_Count[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[12])
);
defparam \Bright_Count_cry[13] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_s[15]  (
	.FCO(Bright_Count_s_FCO[15]),
	.S(Bright_Count_s[15]),
	.Y(Bright_Count_s_Y[15]),
	.B(Bright_Count[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[14])
);
defparam \Bright_Count_s[15] .INIT=20'h4AA00;
// @38:360
  ARI1 \Bright_Count_cry[14]  (
	.FCO(Bright_Count_cry[14]),
	.S(Bright_Count_s[14]),
	.Y(Bright_Count_cry_Y[14]),
	.B(Bright_Count[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[13])
);
defparam \Bright_Count_cry[14] .INIT=20'h4AA00;
// @38:337
  ARI1 Blink_Count_s_317 (
	.FCO(Blink_Count_s_317_FCO),
	.S(Blink_Count_s_317_S),
	.Y(Blink_Count_s_317_Y),
	.B(Blink_Count[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Blink_Count_s_317.INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[1]  (
	.FCO(Blink_Count_cry[1]),
	.S(Blink_Count_s[1]),
	.Y(Blink_Count_cry_Y[1]),
	.B(Blink_Count[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_s_317_FCO)
);
defparam \Blink_Count_cry[1] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[2]  (
	.FCO(Blink_Count_cry[2]),
	.S(Blink_Count_s[2]),
	.Y(Blink_Count_cry_Y[2]),
	.B(Blink_Count[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[1])
);
defparam \Blink_Count_cry[2] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[3]  (
	.FCO(Blink_Count_cry[3]),
	.S(Blink_Count_s[3]),
	.Y(Blink_Count_cry_Y[3]),
	.B(Blink_Count[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[2])
);
defparam \Blink_Count_cry[3] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[4]  (
	.FCO(Blink_Count_cry[4]),
	.S(Blink_Count_s[4]),
	.Y(Blink_Count_cry_Y[4]),
	.B(Blink_Count[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[3])
);
defparam \Blink_Count_cry[4] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[5]  (
	.FCO(Blink_Count_cry[5]),
	.S(Blink_Count_s[5]),
	.Y(Blink_Count_cry_Y[5]),
	.B(Blink_Count[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[4])
);
defparam \Blink_Count_cry[5] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[6]  (
	.FCO(Blink_Count_cry[6]),
	.S(Blink_Count_s[6]),
	.Y(Blink_Count_cry_Y[6]),
	.B(Blink_Count[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[5])
);
defparam \Blink_Count_cry[6] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[7]  (
	.FCO(Blink_Count_cry[7]),
	.S(Blink_Count_s[7]),
	.Y(Blink_Count_cry_Y[7]),
	.B(Blink_Count[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[6])
);
defparam \Blink_Count_cry[7] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[8]  (
	.FCO(Blink_Count_cry[8]),
	.S(Blink_Count_s[8]),
	.Y(Blink_Count_cry_Y[8]),
	.B(Blink_Count[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[7])
);
defparam \Blink_Count_cry[8] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[9]  (
	.FCO(Blink_Count_cry[9]),
	.S(Blink_Count_s[9]),
	.Y(Blink_Count_cry_Y[9]),
	.B(Blink_Count[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[8])
);
defparam \Blink_Count_cry[9] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[10]  (
	.FCO(Blink_Count_cry[10]),
	.S(Blink_Count_s[10]),
	.Y(Blink_Count_cry_Y[10]),
	.B(Blink_Count[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[9])
);
defparam \Blink_Count_cry[10] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[11]  (
	.FCO(Blink_Count_cry[11]),
	.S(Blink_Count_s[11]),
	.Y(Blink_Count_cry_Y[11]),
	.B(Blink_Count[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[10])
);
defparam \Blink_Count_cry[11] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[12]  (
	.FCO(Blink_Count_cry[12]),
	.S(Blink_Count_s[12]),
	.Y(Blink_Count_cry_Y[12]),
	.B(Blink_Count[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[11])
);
defparam \Blink_Count_cry[12] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[13]  (
	.FCO(Blink_Count_cry[13]),
	.S(Blink_Count_s[13]),
	.Y(Blink_Count_cry_Y[13]),
	.B(Blink_Count[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[12])
);
defparam \Blink_Count_cry[13] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[14]  (
	.FCO(Blink_Count_cry[14]),
	.S(Blink_Count_s[14]),
	.Y(Blink_Count_cry_Y[14]),
	.B(Blink_Count[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[13])
);
defparam \Blink_Count_cry[14] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[15]  (
	.FCO(Blink_Count_cry[15]),
	.S(Blink_Count_s[15]),
	.Y(Blink_Count_cry_Y[15]),
	.B(Blink_Count[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[14])
);
defparam \Blink_Count_cry[15] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[16]  (
	.FCO(Blink_Count_cry[16]),
	.S(Blink_Count_s[16]),
	.Y(Blink_Count_cry_Y[16]),
	.B(Blink_Count[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[15])
);
defparam \Blink_Count_cry[16] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_s[18]  (
	.FCO(Blink_Count_s_FCO[18]),
	.S(Blink_Count_s[18]),
	.Y(Blink_Count_s_Y[18]),
	.B(Blink_Count[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[17])
);
defparam \Blink_Count_s[18] .INIT=20'h4AA00;
// @38:337
  ARI1 \Blink_Count_cry[17]  (
	.FCO(Blink_Count_cry[17]),
	.S(Blink_Count_s[17]),
	.Y(Blink_Count_cry_Y[17]),
	.B(Blink_Count[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[16])
);
defparam \Blink_Count_cry[17] .INIT=20'h4AA00;
// @38:257
  CFG4 \CH0_1_process.un19_psel  (
	.A(un3_penable_1),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(un7_pwrite_1),
	.D(un5_pwrite_2_0),
	.Y(un19_psel)
);
defparam \CH0_1_process.un19_psel .INIT=16'h8000;
// @38:146
  CFG2 PRDATA_m3_2_N_3L3 (
	.A(un7_pwrite_1),
	.B(un5_pwrite_2_0),
	.Y(PRDATA_m3_2_N_3L3_Z)
);
defparam PRDATA_m3_2_N_3L3.INIT=4'h7;
// @38:146
  CFG4 PRDATA_m3_2_N_4L6 (
	.A(CH1_0_reg[7]),
	.B(INT_reg[7]),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.D(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(PRDATA_m3_2_N_4L6_Z)
);
defparam PRDATA_m3_2_N_4L6.INIT=16'hC505;
// @38:146
  CFG4 PRDATA_m3_2 (
	.A(CH0_1_reg[7]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(PRDATA_m3_2_N_4L6_Z),
	.D(PRDATA_m3_2_N_3L3_Z),
	.Y(PRDATA_m3_2_Z)
);
defparam PRDATA_m3_2.INIT=16'h3C5D;
// @38:146
  CFG3 \PRDATA_d_0[7]  (
	.A(un1_prdata_sig9_0_Z),
	.B(un11_pwrite),
	.C(PRDATA_d_0_1[7]),
	.Y(PRDATA_d_0[7])
);
defparam \PRDATA_d_0[7] .INIT=8'h04;
// @38:146
  CFG3 \PRDATA_d_0_1[7]  (
	.A(CTRL_reg_Z[7]),
	.B(CH0_0_reg[7]),
	.C(un5_pwrite_1_0),
	.Y(PRDATA_d_0_1[7])
);
defparam \PRDATA_d_0_1[7] .INIT=8'h53;
  CFG4 \Blink_Count_RNIHH9G3[14]  (
	.A(Blink_Count[14]),
	.B(N_2),
	.C(m10_1_1),
	.D(N_41_mux),
	.Y(N_11)
);
defparam \Blink_Count_RNIHH9G3[14] .INIT=16'h5E0E;
  CFG4 \Blink_Count_RNIE61O1[12]  (
	.A(Blink_Count[12]),
	.B(Blink_Count[18]),
	.C(N_122),
	.D(Blink_Count[14]),
	.Y(m10_1_1)
);
defparam \Blink_Count_RNIE61O1[12] .INIT=16'h3305;
// @38:146
  CFG4 PRDATA_m3 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(INT_reg[5]),
	.C(PRDATA_m3_1_3_Z),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(PRDATA_m3_1z)
);
defparam PRDATA_m3.INIT=16'h7F0F;
// @38:146
  CFG4 PRDATA_m3_1_3 (
	.A(un5_pwrite_2_0),
	.B(CH0_1_reg[5]),
	.C(PRDATA_m3_0_Z),
	.D(un7_pwrite_1),
	.Y(PRDATA_m3_1_3_Z)
);
defparam PRDATA_m3_1_3.INIT=16'h0D0F;
// @38:146
  CFG4 PRDATA_m3_0 (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(PRDATA_N_10_mux),
	.C(PRDATA_m3_0_1_Z),
	.D(PRDATA_m3_0_1_0_Z),
	.Y(PRDATA_m3_0_0)
);
defparam PRDATA_m3_0.INIT=16'hF7F2;
// @38:146
  CFG3 PRDATA_m3_0_1_0 (
	.A(un7_pwrite_1),
	.B(CH1_0_reg[6]),
	.C(un5_pwrite_2_0),
	.Y(PRDATA_m3_0_1_0_Z)
);
defparam PRDATA_m3_0_1_0.INIT=8'h13;
// @38:146
  CFG4 PRDATA_m3_1 (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(PRDATA_N_10_mux_0),
	.C(PRDATA_m3_1_1_Z),
	.D(PRDATA_m3_1_1_0_Z),
	.Y(PRDATA_N_4_1)
);
defparam PRDATA_m3_1.INIT=16'hFDF8;
// @38:146
  CFG3 PRDATA_m3_1_1_0 (
	.A(un7_pwrite_1),
	.B(CH1_0_reg[2]),
	.C(un5_pwrite_2_0),
	.Y(PRDATA_m3_1_1_0_Z)
);
defparam PRDATA_m3_1_1_0.INIT=8'h13;
// @38:146
  CFG3 PRDATA_m3_1_1 (
	.A(un7_pwrite_1),
	.B(CH0_1_reg[2]),
	.C(un5_pwrite_2_0),
	.Y(PRDATA_m3_1_1_Z)
);
defparam PRDATA_m3_1_1.INIT=8'h20;
// @38:146
  CFG3 PRDATA_m3_0_1 (
	.A(un7_pwrite_1),
	.B(CH0_1_reg[6]),
	.C(un5_pwrite_2_0),
	.Y(PRDATA_m3_0_1_Z)
);
defparam PRDATA_m3_0_1.INIT=8'h20;
// @38:146
  CFG3 PRDATA_ss3 (
	.A(un11_pwrite),
	.B(un6_pwrite_1_0),
	.C(un1_prdata_sig9_0_Z),
	.Y(PRDATA_ss3_1z)
);
defparam PRDATA_ss3.INIT=8'hFD;
// @38:146
  CFG2 PRDATA_m2_e_0 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(INT_reg[6]),
	.Y(PRDATA_N_10_mux)
);
defparam PRDATA_m2_e_0.INIT=4'h8;
  CFG2 \Blink_Count_RNINNGD[13]  (
	.A(Blink_Count[18]),
	.B(Blink_Count[13]),
	.Y(N_2)
);
defparam \Blink_Count_RNINNGD[13] .INIT=4'h8;
// @38:413
  CFG2 un21_board_mod1_i_0 (
	.A(Blink_Clock_Z),
	.B(PWMs[1]),
	.Y(N_9)
);
defparam un21_board_mod1_i_0.INIT=4'h7;
// @38:399
  CFG2 board_leds_i_0 (
	.A(Blink_Clock_Z),
	.B(PWMs[0]),
	.Y(board_leds_i_0_1z)
);
defparam board_leds_i_0.INIT=4'h7;
// @38:372
  CFG2 \LED_Bright.PWMs_6_0_o3_0[1]  (
	.A(ch0_value10),
	.B(ch0_value9),
	.Y(N_12)
);
defparam \LED_Bright.PWMs_6_0_o3_0[1] .INIT=4'hE;
// @38:34
  CFG2 CH0_Value_0_sqmuxa (
	.A(ch0_value6),
	.B(COREABC_C0_0_PRESETN),
	.Y(CH0_Value_0_sqmuxa_Z)
);
defparam CH0_Value_0_sqmuxa.INIT=4'h8;
// @38:377
  CFG4 \LED_Bright.ch0_value7_1  (
	.A(Bright_Count[15]),
	.B(Bright_Count[14]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value7_1)
);
defparam \LED_Bright.ch0_value7_1 .INIT=16'h0004;
  CFG4 \Blink_Count_RNIT37T[12]  (
	.A(Blink_Count[17]),
	.B(Blink_Count[16]),
	.C(Blink_Count[12]),
	.D(Blink_Count[7]),
	.Y(m28_3)
);
defparam \Blink_Count_RNIT37T[12] .INIT=16'h0001;
// @38:289
  CFG3 \CH1_1_process.un33_psel_0  (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(COREABC_C0_0_APB3master_PADDR[1]),
	.Y(un33_psel_0)
);
defparam \CH1_1_process.un33_psel_0 .INIT=8'h04;
  CFG4 Blink_Clock_RNO_1 (
	.A(Blink_Count[12]),
	.B(Blink_Count[15]),
	.C(Blink_Count[14]),
	.D(Blink_Count[7]),
	.Y(m35_2)
);
defparam Blink_Clock_RNO_1.INIT=16'h8000;
// @38:383
  CFG4 \LED_Bright.ch0_value10_7  (
	.A(Bright_Count[4]),
	.B(Bright_Count[3]),
	.C(Bright_Count[1]),
	.D(Bright_Count[0]),
	.Y(ch0_value10_7)
);
defparam \LED_Bright.ch0_value10_7 .INIT=16'h0008;
// @38:383
  CFG4 \LED_Bright.ch0_value10_6  (
	.A(Bright_Count[10]),
	.B(Bright_Count[8]),
	.C(Bright_Count[6]),
	.D(Bright_Count[5]),
	.Y(ch0_value10_6)
);
defparam \LED_Bright.ch0_value10_6 .INIT=16'h8000;
// @38:383
  CFG4 \LED_Bright.ch0_value10_5  (
	.A(Bright_Count[11]),
	.B(Bright_Count[9]),
	.C(Bright_Count[7]),
	.D(Bright_Count[2]),
	.Y(ch0_value10_5)
);
defparam \LED_Bright.ch0_value10_5 .INIT=16'h0001;
// @38:379
  CFG4 \LED_Bright.ch0_value8_0_0  (
	.A(Bright_Count[15]),
	.B(Bright_Count[14]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value8_0)
);
defparam \LED_Bright.ch0_value8_0_0 .INIT=16'h0002;
// @38:381
  CFG4 \LED_Bright.ch0_value9_10  (
	.A(Bright_Count[8]),
	.B(Bright_Count[6]),
	.C(Bright_Count[15]),
	.D(Bright_Count[14]),
	.Y(ch0_value9_10)
);
defparam \LED_Bright.ch0_value9_10 .INIT=16'h0080;
// @38:381
  CFG4 \LED_Bright.ch0_value9_9  (
	.A(Bright_Count[10]),
	.B(Bright_Count[5]),
	.C(Bright_Count[4]),
	.D(Bright_Count[3]),
	.Y(ch0_value9_9)
);
defparam \LED_Bright.ch0_value9_9 .INIT=16'h8000;
// @38:381
  CFG4 \LED_Bright.ch0_value9_8  (
	.A(Bright_Count[11]),
	.B(Bright_Count[9]),
	.C(Bright_Count[7]),
	.D(Bright_Count[0]),
	.Y(ch0_value9_8)
);
defparam \LED_Bright.ch0_value9_8 .INIT=16'h8000;
// @38:381
  CFG4 \LED_Bright.ch0_value9_7  (
	.A(Bright_Count[2]),
	.B(Bright_Count[1]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value9_7)
);
defparam \LED_Bright.ch0_value9_7 .INIT=16'h8000;
// @38:153
  CFG4 \APB_Reg_Read_process.un7_pwrite_1  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un7_pwrite_1)
);
defparam \APB_Reg_Read_process.un7_pwrite_1 .INIT=16'h0002;
// @38:373
  CFG4 \LED_Bright.ch0_value6_2_0_4  (
	.A(Bright_Count[6]),
	.B(Bright_Count[3]),
	.C(Bright_Count[1]),
	.D(Bright_Count[0]),
	.Y(ch0_value6_2_0_4)
);
defparam \LED_Bright.ch0_value6_2_0_4 .INIT=16'h0001;
// @38:373
  CFG4 \LED_Bright.ch0_value6_2_0_3  (
	.A(Bright_Count[7]),
	.B(Bright_Count[5]),
	.C(Bright_Count[4]),
	.D(Bright_Count[2]),
	.Y(ch0_value6_2_0_3)
);
defparam \LED_Bright.ch0_value6_2_0_3 .INIT=16'h0001;
  CFG4 \Blink_Count_RNI0II11[5]  (
	.A(Blink_Count[5]),
	.B(Blink_Count[18]),
	.C(Blink_Count[8]),
	.D(Blink_Count[6]),
	.Y(m22_7)
);
defparam \Blink_Count_RNI0II11[5] .INIT=16'h0001;
  CFG4 \Blink_Count_RNIKQ6T[10]  (
	.A(Blink_Count[13]),
	.B(Blink_Count[11]),
	.C(Blink_Count[10]),
	.D(Blink_Count[9]),
	.Y(m22_6)
);
defparam \Blink_Count_RNIKQ6T[10] .INIT=16'h0001;
  CFG4 \Blink_Count_RNIQGN31[1]  (
	.A(Blink_Count[3]),
	.B(Blink_Count[2]),
	.C(Blink_Count[1]),
	.D(Blink_Count[0]),
	.Y(m22_5)
);
defparam \Blink_Count_RNIQGN31[1] .INIT=16'h0001;
// @38:422
  CFG4 un3_int_5 (
	.A(INT_reg[7]),
	.B(INT_reg[6]),
	.C(INT_reg[4]),
	.D(INT_reg[0]),
	.Y(un3_int_5_1z)
);
defparam un3_int_5.INIT=16'h0001;
// @38:422
  CFG4 un3_int_4 (
	.A(INT_reg[5]),
	.B(INT_reg[3]),
	.C(INT_reg[2]),
	.D(INT_reg_0),
	.Y(un3_int_4_1z)
);
defparam un3_int_4.INIT=16'h0001;
// @38:151
  CFG4 \APB_Reg_Read_process.un6_pwrite_1_0  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un6_pwrite_1_0)
);
defparam \APB_Reg_Read_process.un6_pwrite_1_0 .INIT=16'h0010;
// @38:273
  CFG3 \CH1_0_process.un26_psel_2_0  (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(un11_pwrite_0_0_0),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(un26_psel_2_0)
);
defparam \CH1_0_process.un26_psel_2_0 .INIT=8'h04;
// @38:373
  CFG4 \LED_Bright.ch0_value6_10  (
	.A(Bright_Count[11]),
	.B(Bright_Count[10]),
	.C(Bright_Count[9]),
	.D(Bright_Count[8]),
	.Y(ch0_value6_i_10)
);
defparam \LED_Bright.ch0_value6_10 .INIT=16'h0001;
// @38:159
  CFG3 \APB_Reg_Read_process.un11_pwrite_0_0  (
	.A(COREABC_C0_0_APB3master_PADDR[6]),
	.B(COREABC_C0_0_APB3master_PADDR[5]),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(un5_pwrite_2_0)
);
defparam \APB_Reg_Read_process.un11_pwrite_0_0 .INIT=8'h01;
// @38:383
  CFG4 \LED_Bright.ch0_value10_8  (
	.A(Bright_Count[15]),
	.B(Bright_Count[14]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value6_0)
);
defparam \LED_Bright.ch0_value10_8 .INIT=16'h0001;
// @38:146
  CFG2 PRDATA_m2_0 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(INT_reg[2]),
	.Y(PRDATA_N_10_mux_0)
);
defparam PRDATA_m2_0.INIT=4'h2;
// @38:146
  CFG3 un1_prdata_sig9_0 (
	.A(INSTR_SCMD[0]),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(INSTR_SCMD[1]),
	.Y(un1_prdata_sig9_0_Z)
);
defparam un1_prdata_sig9_0.INIT=8'h7F;
// @38:149
  CFG4 \APB_Reg_Read_process.un5_pwrite_1_0  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un5_pwrite_1_0)
);
defparam \APB_Reg_Read_process.un5_pwrite_1_0 .INIT=16'h0001;
// @38:146
  CFG3 \PRDATA_m0[0]  (
	.A(INT_reg[0]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(PRDATA_m0[0])
);
defparam \PRDATA_m0[0] .INIT=8'hA8;
// @38:146
  CFG3 \PRDATA_m0[4]  (
	.A(INT_reg[4]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(PRDATA_m0[4])
);
defparam \PRDATA_m0[4] .INIT=8'hA8;
// @38:372
  CFG3 \LED_Bright.PWMs_6_i_o3_0[0]  (
	.A(ch0_value10),
	.B(ch0_value8),
	.C(ch0_value9),
	.Y(N_13)
);
defparam \LED_Bright.PWMs_6_i_o3_0[0] .INIT=8'hFE;
// @38:393
  CFG3 \LED_Bright.PWMs_12[5]  (
	.A(ch0_value6),
	.B(Board_J7_c[1]),
	.C(un8_bright_count_0_data_tmp[7]),
	.Y(PWMs_12[5])
);
defparam \LED_Bright.PWMs_12[5] .INIT=8'hE0;
// @38:389
  CFG3 \LED_Bright.PWMs_9[4]  (
	.A(ch0_value6),
	.B(Board_J7_c[0]),
	.C(un6_bright_count_0_data_tmp[7]),
	.Y(PWMs_9[4])
);
defparam \LED_Bright.PWMs_9[4] .INIT=8'hE0;
  CFG3 \PWMs_RNIBRT31[0]  (
	.A(PWMs[0]),
	.B(Board_Buttons_c[1]),
	.C(Board_Buttons_c[0]),
	.Y(un9_board_leds_i)
);
defparam \PWMs_RNIBRT31[0] .INIT=8'h57;
  CFG3 Blink_Clock_RNO_0 (
	.A(Blink_Count[16]),
	.B(m35_2),
	.C(Blink_Count[17]),
	.Y(m35_3)
);
defparam Blink_Clock_RNO_0.INIT=8'h80;
// @38:159
  CFG4 \APB_Reg_Read_process.un11_pwrite_0  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.D(un5_pwrite_2_0),
	.Y(un11_pwrite)
);
defparam \APB_Reg_Read_process.un11_pwrite_0 .INIT=16'h1300;
// @38:151
  CFG2 \APB_Reg_Read_process.un6_pwrite  (
	.A(un6_pwrite_1_0),
	.B(un5_pwrite_2_0),
	.Y(un6_pwrite)
);
defparam \APB_Reg_Read_process.un6_pwrite .INIT=4'h8;
  CFG4 \Blink_Count_RNI29V31[10]  (
	.A(Blink_Count[9]),
	.B(N_2),
	.C(Blink_Count[11]),
	.D(Blink_Count[10]),
	.Y(N_41_mux)
);
defparam \Blink_Count_RNI29V31[10] .INIT=16'hCCC8;
  CFG4 \Blink_Count_RNIE5O31[5]  (
	.A(Blink_Count[6]),
	.B(Blink_Count[8]),
	.C(Blink_Count[7]),
	.D(Blink_Count[5]),
	.Y(N_122)
);
defparam \Blink_Count_RNIE5O31[5] .INIT=16'hCCC8;
// @38:146
  CFG4 PRDATA_m5_1_d (
	.A(CH0_0_reg[3]),
	.B(INT_reg[3]),
	.C(un6_pwrite_1_0),
	.D(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(PRDATA_m5_1_d_Z)
);
defparam PRDATA_m5_1_d.INIT=16'h535F;
// @38:146
  CFG4 PRDATA_m3_3 (
	.A(un5_pwrite_2_0),
	.B(un7_pwrite_1),
	.C(CH1_0_reg[5]),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(PRDATA_m3_0_Z)
);
defparam PRDATA_m3_3.INIT=16'h0007;
// @38:218
  CFG4 \Control_process.un5_psel  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(un3_penable_1),
	.C(un5_pwrite_2_0),
	.D(un5_pwrite_1_0),
	.Y(un5_psel)
);
defparam \Control_process.un5_psel .INIT=16'h8000;
// @38:289
  CFG4 \CH1_1_process.un33_psel  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(un33_psel_0),
	.C(un26_psel_2_0),
	.D(un3_penable_1),
	.Y(un33_psel)
);
defparam \CH1_1_process.un33_psel .INIT=16'h8000;
  CFG3 \Blink_Count_RNIETG23[10]  (
	.A(m22_7),
	.B(m22_6),
	.C(m22_5),
	.Y(N_49_mux)
);
defparam \Blink_Count_RNIETG23[10] .INIT=8'h80;
// @38:383
  CFG4 \LED_Bright.ch0_value10  (
	.A(ch0_value10_7),
	.B(ch0_value6_0),
	.C(ch0_value10_6),
	.D(ch0_value10_5),
	.Y(ch0_value10)
);
defparam \LED_Bright.ch0_value10 .INIT=16'h8000;
// @38:381
  CFG4 \LED_Bright.ch0_value9  (
	.A(ch0_value9_7),
	.B(ch0_value9_10),
	.C(ch0_value9_9),
	.D(ch0_value9_8),
	.Y(ch0_value9)
);
defparam \LED_Bright.ch0_value9 .INIT=16'h8000;
// @38:379
  CFG4 \LED_Bright.ch0_value8  (
	.A(ch0_value6_i_10),
	.B(ch0_value8_0),
	.C(ch0_value6_2_0_4),
	.D(ch0_value6_2_0_3),
	.Y(ch0_value8)
);
defparam \LED_Bright.ch0_value8 .INIT=16'h8000;
// @38:377
  CFG4 \LED_Bright.ch0_value7  (
	.A(ch0_value6_i_10),
	.B(ch0_value7_1),
	.C(ch0_value6_2_0_4),
	.D(ch0_value6_2_0_3),
	.Y(ch0_value7)
);
defparam \LED_Bright.ch0_value7 .INIT=16'h8000;
// @38:373
  CFG4 \LED_Bright.ch0_value6  (
	.A(ch0_value6_2_0_3),
	.B(ch0_value6_2_0_4),
	.C(ch0_value6_0),
	.D(ch0_value6_i_10),
	.Y(ch0_value6)
);
defparam \LED_Bright.ch0_value6 .INIT=16'h8000;
// @38:146
  CFG3 PRDATAs2 (
	.A(un11_pwrite),
	.B(un5_pwrite_1_0),
	.C(un1_prdata_sig9_0_Z),
	.Y(PRDATA_sm3)
);
defparam PRDATAs2.INIT=8'hFD;
// @38:146
  CFG2 un1_prdata_sig9 (
	.A(un11_pwrite),
	.B(un1_prdata_sig9_0_Z),
	.Y(un1_prdata_sig9_1z)
);
defparam un1_prdata_sig9.INIT=4'hD;
// @38:273
  CFG3 \CH1_0_process.un26_psel_1  (
	.A(un3_penable_1),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.Y(un26_psel_1)
);
defparam \CH1_0_process.un26_psel_1 .INIT=8'h80;
// @38:241
  CFG3 \CH0_0_process.un12_psel  (
	.A(un3_penable_1),
	.B(un6_pwrite),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.Y(un12_psel)
);
defparam \CH0_0_process.un12_psel .INIT=8'h80;
// @38:372
  CFG4 \LED_Bright.PWMs_6_1_a3[3]  (
	.A(ch0_value6),
	.B(N_12),
	.C(ch0_value7),
	.D(ch0_value8),
	.Y(N_17)
);
defparam \LED_Bright.PWMs_6_1_a3[3] .INIT=16'h0002;
// @38:146
  CFG4 \PRDATA_m3_d[0]  (
	.A(CH0_0_reg[0]),
	.B(PRDATA_m0[0]),
	.C(un5_pwrite_2_0),
	.D(un6_pwrite_1_0),
	.Y(PRDATA_m3_d[0])
);
defparam \PRDATA_m3_d[0] .INIT=16'hACCC;
// @38:146
  CFG4 PRDATA_m2_1 (
	.A(CH0_1_reg[3]),
	.B(CH1_0_reg[3]),
	.C(un7_pwrite_1),
	.D(un5_pwrite_2_0),
	.Y(PRDATA_m2_1_Z)
);
defparam PRDATA_m2_1.INIT=16'h5333;
// @38:146
  CFG4 \PRDATA_m3_d[4]  (
	.A(CH0_0_reg[4]),
	.B(PRDATA_m0[4]),
	.C(un5_pwrite_2_0),
	.D(un6_pwrite_1_0),
	.Y(PRDATA_m3_d_0)
);
defparam \PRDATA_m3_d[4] .INIT=16'hACCC;
// @38:146
  CFG4 PRDATA_ss0 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(un5_pwrite_2_0),
	.D(un7_pwrite_1),
	.Y(PRDATA_ss0_1z)
);
defparam PRDATA_ss0.INIT=16'h7444;
// @38:146
  CFG4 \PRDATA_m1[0]  (
	.A(CH0_1_reg[0]),
	.B(CH1_0_reg[0]),
	.C(un7_pwrite_1),
	.D(un5_pwrite_2_0),
	.Y(PRDATA_m1[0])
);
defparam \PRDATA_m1[0] .INIT=16'hACCC;
// @38:146
  CFG4 \PRDATA_m1[4]  (
	.A(CH0_1_reg[4]),
	.B(CH1_0_reg[4]),
	.C(un7_pwrite_1),
	.D(un5_pwrite_2_0),
	.Y(PRDATA_m1_3)
);
defparam \PRDATA_m1[4] .INIT=16'hACCC;
// @38:305
  CFG4 \Interrupt_process.un40_psel  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(un26_psel_1),
	.D(un26_psel_2_0),
	.Y(un40_psel)
);
defparam \Interrupt_process.un40_psel .INIT=16'h2000;
// @38:273
  CFG4 \CH1_0_process.un26_psel  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(un26_psel_1),
	.D(un26_psel_2_0),
	.Y(un26_psel)
);
defparam \CH1_0_process.un26_psel .INIT=16'h4000;
  CFG4 \Blink_Count_RNI0N8D4[15]  (
	.A(Blink_Count[14]),
	.B(Blink_Count[15]),
	.C(N_49_mux),
	.D(m28_3),
	.Y(N_60_mux)
);
defparam \Blink_Count_RNI0N8D4[15] .INIT=16'h1000;
// @38:372
  CFG3 \LED_Bright.PWMs_6_1[3]  (
	.A(ch0_value10),
	.B(N_17),
	.C(PWMs[3]),
	.Y(PWMs_6[3])
);
defparam \LED_Bright.PWMs_6_1[3] .INIT=8'hDC;
// @38:372
  CFG4 \LED_Bright.PWMs_6_1[2]  (
	.A(ch0_value9),
	.B(PWMs[2]),
	.C(N_17),
	.D(ch0_value10),
	.Y(PWMs_6[2])
);
defparam \LED_Bright.PWMs_6_1[2] .INIT=16'hFCF4;
// @38:372
  CFG4 \LED_Bright.PWMs_6_0[1]  (
	.A(ch0_value8),
	.B(PWMs[1]),
	.C(N_17),
	.D(N_12),
	.Y(PWMs_6[1])
);
defparam \LED_Bright.PWMs_6_0[1] .INIT=16'hFCF4;
// @38:146
  CFG4 \PRDATA_m3[0]  (
	.A(PRDATA_m1[0]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(un6_pwrite),
	.D(PRDATA_m3_d[0]),
	.Y(PRDATA_m3_Z[0])
);
defparam \PRDATA_m3[0] .INIT=16'hFE02;
// @38:146
  CFG4 PRDATA_m5_1 (
	.A(un6_pwrite_1_0),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(PRDATA_m2_1_Z),
	.D(PRDATA_m5_1_d_Z),
	.Y(PRDATA_m5_1_Z)
);
defparam PRDATA_m5_1.INIT=16'hFE10;
// @38:146
  CFG3 \PRDATA_m1[1]  (
	.A(CH0_1_reg[1]),
	.B(PRDATA_ss0_1z),
	.C(CH1_0_reg[1]),
	.Y(PRDATA_m1_0)
);
defparam \PRDATA_m1[1] .INIT=8'hB8;
// @38:305
  CFG2 \Interrupt_process.INT_reg_11[7]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[7]),
	.Y(INT_reg_11[7])
);
defparam \Interrupt_process.INT_reg_11[7] .INIT=4'h8;
// @38:305
  CFG2 \Interrupt_process.INT_reg_11[4]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[4]),
	.Y(INT_reg_11[4])
);
defparam \Interrupt_process.INT_reg_11[4] .INIT=4'h8;
// @38:305
  CFG2 \Interrupt_process.INT_reg_11[2]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[2]),
	.Y(INT_reg_11[2])
);
defparam \Interrupt_process.INT_reg_11[2] .INIT=4'h8;
// @38:305
  CFG2 \Interrupt_process.INT_reg_11[3]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[3]),
	.Y(INT_reg_11[3])
);
defparam \Interrupt_process.INT_reg_11[3] .INIT=4'h8;
// @38:305
  CFG2 \Interrupt_process.INT_reg_11[5]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[5]),
	.Y(INT_reg_11[5])
);
defparam \Interrupt_process.INT_reg_11[5] .INIT=4'h8;
// @38:305
  CFG2 \Interrupt_process.INT_reg_11[6]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[6]),
	.Y(INT_reg_11[6])
);
defparam \Interrupt_process.INT_reg_11[6] .INIT=4'h8;
// @38:360
  CFG4 \PWMs_RNO[0]  (
	.A(ch0_value6),
	.B(N_13),
	.C(PWMs[0]),
	.D(ch0_value7),
	.Y(N_7_i)
);
defparam \PWMs_RNO[0] .INIT=16'hC0F2;
// @38:146
  CFG4 \PRDATA[7]  (
	.A(PRDATA_m3_2_Z),
	.B(un6_pwrite_1_0),
	.C(PRDATA_sm3),
	.D(PRDATA_d_0[7]),
	.Y(CoreAPB3_C0_0_APBmslave2_PRDATA_7)
);
defparam \PRDATA[7] .INIT=16'hFD01;
// @38:305
  CFG3 \Interrupt_process.INT_reg_11[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(un40_psel),
	.C(COREI2C_C0_0_INT_0),
	.Y(INT_reg_11[1])
);
defparam \Interrupt_process.INT_reg_11[1] .INIT=8'hB8;
// @38:305
  CFG4 \Interrupt_process.INT_reg_11[0]  (
	.A(INT_reg[0]),
	.B(timer_interrupt),
	.C(un40_psel),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.Y(INT_reg_11[0])
);
defparam \Interrupt_process.INT_reg_11[0] .INIT=16'hFE0E;
// @38:146
  CFG4 \PRDATA[0]  (
	.A(PRDATA_m3_Z[0]),
	.B(CTRL_reg_Z[0]),
	.C(PRDATA_sm3),
	.D(un1_prdata_sig9_1z),
	.Y(CoreAPB3_C0_0_APBmslave2_PRDATA_0)
);
defparam \PRDATA[0] .INIT=16'h0ACA;
// @38:146
  CFG4 \PRDATA[3]  (
	.A(PRDATA_m5_1_Z),
	.B(CTRL_reg_Z[3]),
	.C(PRDATA_sm3),
	.D(un1_prdata_sig9_1z),
	.Y(CoreAPB3_C0_0_APBmslave2_PRDATA_3)
);
defparam \PRDATA[3] .INIT=16'h05C5;
// @38:337
  CFG4 Blink_Clock_RNO (
	.A(Blink_Count[4]),
	.B(m35_3),
	.C(N_49_mux),
	.D(N_60_mux),
	.Y(N_41_i)
);
defparam Blink_Clock_RNO.INIT=16'hD580;
// @41:422
  CFG4 \Blink_Count_RNILMI44[15]  (
	.A(Blink_Count[15]),
	.B(N_11),
	.C(Blink_Count[17]),
	.D(Blink_Count[16]),
	.Y(Blink_Count_RNILMI44[15])
);
defparam \Blink_Count_RNILMI44[15] .INIT=16'h7FFF;
// @38:180
  timer timer_Comp (
	.timer_interrupt(timer_interrupt),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LED_Controller */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @39:34
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @40:70
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module Blinking_System (
  Board_Buttons,
  DEVRST_N,
  Board_J7,
  Board_LEDs,
  Board_MOD1,
  Light_SCL,
  Light_SDA
)
;
input [1:0] Board_Buttons ;
input DEVRST_N ;
output [4:0] Board_J7 ;
output [7:0] Board_LEDs ;
output [5:0] Board_MOD1 ;
inout Light_SCL /* synthesis syn_tristate = 1 */ ;
inout Light_SDA /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire Light_SCL ;
wire Light_SDA ;
wire [7:3] COREABC_C0_0_APB3master_PRDATA;
wire [9:0] COREABC_C0_0_APB3master_PADDR;
wire [7:0] COREABC_C0_0_APB3master_PWDATA;
wire [1:1] \LED_Controller_0.INT_reg ;
wire [6:1] \LED_Controller_0.CTRL_reg ;
wire [6:1] \LED_Controller_0.CH0_0_reg ;
wire [2:0] \COREI2C_C0_0.COREI2C_C0_0.seradr0apb ;
wire [2:0] \COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.serdat ;
wire [2:0] \COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.sercon ;
wire [0:0] COREI2C_C0_0_INT;
wire [1:0] \COREABC_C0_0.COREABC_C0_0.INSTR_SCMD ;
wire [1:0] Board_Buttons_c;
wire [1:0] Board_J7_c;
wire [1:0] Board_MOD1_c;
wire [7:0] CoreAPB3_C0_0_APBmslave2_PRDATA;
wire [4:1] \LED_Controller_0.PRDATA_m1 ;
wire [4:4] PRDATA_m3_d;
wire [5:5] PRDATA_0_iv_a2;
wire [7:1] \COREABC_C0_0.COREABC_C0_0.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 ;
wire [1:0] Board_J7_c_i;
wire [3:0] \LED_Controller_0.PWMs_i ;
wire [5:5] \CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.PRDATA_0_iv_0_1 ;
wire [1:0] Board_MOD1_c_i;
wire FCCC_C0_0_LOCK ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire AND2_0_Y ;
wire BIBUF_0_Y ;
wire BIBUF_1_Y ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire COREABC_C0_0_PRESETN ;
wire COREABC_C0_0_APB3master_PSELx ;
wire GND ;
wire VCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL1 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire N_9 ;
wire board_leds_i_0 ;
wire \LED_Controller_0.PRDATA_sm3  ;
wire \LED_Controller_0.APB_Reg_Read_process.un6_pwrite_1_0  ;
wire \LED_Controller_0.PRDATA_ss0  ;
wire \LED_Controller_0.un1_prdata_sig9  ;
wire \CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.iprdata46  ;
wire \CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.iprdata47  ;
wire \COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_685  ;
wire \COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_689  ;
wire \LED_Controller_0.APB_Reg_Read_process.un11_pwrite_0_0_0  ;
wire \LED_Controller_0.APB_Reg_Read_process.un6_pwrite  ;
wire \LED_Controller_0.APB_Reg_Read_process.un5_pwrite_1_0  ;
wire \LED_Controller_0.PRDATA_ss3  ;
wire \COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_686  ;
wire \COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.serCON_WRITE_PROC.un3_penable_1  ;
wire \LED_Controller_0.APB_Reg_Read_process.un11_pwrite  ;
wire \COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_687  ;
wire \COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_683  ;
wire \COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_688  ;
wire PRDATA_m3 ;
wire PRDATA_m3_0 ;
wire \LED_Controller_0.PRDATA_N_4_1  ;
wire \LED_Controller_0.un3_int_4  ;
wire \LED_Controller_0.un3_int_5  ;
wire \LED_Controller_0.un9_board_leds_i  ;
wire N_1348 ;
wire N_1349 ;
// @41:335
  BIBUF BIBUF_1 (
	.Y(BIBUF_1_Y),
	.PAD(Light_SDA),
	.D(GND),
	.E(Board_MOD1_c_i[1])
);
// @41:324
  BIBUF BIBUF_0 (
	.Y(BIBUF_0_Y),
	.PAD(Light_SCL),
	.D(GND),
	.E(Board_MOD1_c_i[0])
);
// @41:21
  INBUF \Board_Buttons_ibuf[0]  (
	.Y(Board_Buttons_c[0]),
	.PAD(Board_Buttons[0])
);
// @41:21
  INBUF \Board_Buttons_ibuf[1]  (
	.Y(Board_Buttons_c[1]),
	.PAD(Board_Buttons[1])
);
// @41:24
  OUTBUF \Board_J7_obuf[0]  (
	.PAD(Board_J7[0]),
	.D(Board_J7_c[0])
);
// @41:24
  OUTBUF \Board_J7_obuf[1]  (
	.PAD(Board_J7[1]),
	.D(Board_J7_c[1])
);
// @41:24
  OUTBUF \Board_J7_obuf[2]  (
	.PAD(Board_J7[2]),
	.D(GND)
);
// @41:24
  OUTBUF \Board_J7_obuf[3]  (
	.PAD(Board_J7[3]),
	.D(GND)
);
// @41:24
  OUTBUF \Board_J7_obuf[4]  (
	.PAD(Board_J7[4]),
	.D(GND)
);
// @41:25
  OUTBUF \Board_LEDs_obuf[0]  (
	.PAD(Board_LEDs[0]),
	.D(board_leds_i_0)
);
// @41:25
  OUTBUF \Board_LEDs_obuf[1]  (
	.PAD(Board_LEDs[1]),
	.D(\LED_Controller_0.un9_board_leds_i )
);
// @41:25
  OUTBUF \Board_LEDs_obuf[2]  (
	.PAD(Board_LEDs[2]),
	.D(\LED_Controller_0.PWMs_i [3])
);
// @41:25
  OUTBUF \Board_LEDs_obuf[3]  (
	.PAD(Board_LEDs[3]),
	.D(\LED_Controller_0.PWMs_i [0])
);
// @41:25
  OUTBUF \Board_LEDs_obuf[4]  (
	.PAD(Board_LEDs[4]),
	.D(\LED_Controller_0.PWMs_i [1])
);
// @41:25
  OUTBUF \Board_LEDs_obuf[5]  (
	.PAD(Board_LEDs[5]),
	.D(\LED_Controller_0.PWMs_i [2])
);
// @41:25
  OUTBUF \Board_LEDs_obuf[6]  (
	.PAD(Board_LEDs[6]),
	.D(Board_J7_c_i[0])
);
// @41:25
  OUTBUF \Board_LEDs_obuf[7]  (
	.PAD(Board_LEDs[7]),
	.D(Board_J7_c_i[1])
);
// @41:26
  OUTBUF \Board_MOD1_obuf[0]  (
	.PAD(Board_MOD1[0]),
	.D(Board_MOD1_c[0])
);
// @41:26
  OUTBUF \Board_MOD1_obuf[1]  (
	.PAD(Board_MOD1[1]),
	.D(Board_MOD1_c[1])
);
// @41:26
  OUTBUF \Board_MOD1_obuf[2]  (
	.PAD(Board_MOD1[2]),
	.D(VCC)
);
// @41:26
  OUTBUF \Board_MOD1_obuf[3]  (
	.PAD(Board_MOD1[3]),
	.D(GND)
);
// @41:26
  OUTBUF \Board_MOD1_obuf[4]  (
	.PAD(Board_MOD1[4]),
	.D(GND)
);
// @41:26
  OUTBUF \Board_MOD1_obuf[5]  (
	.PAD(Board_MOD1[5]),
	.D(N_9)
);
// @41:454
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @41:315
  AND2 AND2_0 (
	.Y(AND2_0_Y),
	.A(FCCC_C0_0_LOCK),
	.B(SYSRESET_0_POWER_ON_RESET_N)
);
// @41:346
  COREABC_C0 COREABC_C0_0 (
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.INT_reg_0(\LED_Controller_0.INT_reg [1]),
	.PRDATA_0_iv_a2_0(PRDATA_0_iv_a2[5]),
	.PRDATA_0_iv_0_1_0(\CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.PRDATA_0_iv_0_1 [5]),
	.CoreAPB3_C0_0_APBmslave2_PRDATA_0(CoreAPB3_C0_0_APBmslave2_PRDATA[0]),
	.seradr0apb_2(\COREI2C_C0_0.COREI2C_C0_0.seradr0apb [2]),
	.seradr0apb_0(\COREI2C_C0_0.COREI2C_C0_0.seradr0apb [0]),
	.serdat_2(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.serdat [2]),
	.serdat_0(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.serdat [0]),
	.sercon_2(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.sercon [2]),
	.sercon_0(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.sercon [0]),
	.COREABC_C0_0_APB3master_PRDATA_0(COREABC_C0_0_APB3master_PRDATA[3]),
	.COREABC_C0_0_APB3master_PRDATA_4(COREABC_C0_0_APB3master_PRDATA[7]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0(\COREABC_C0_0.COREABC_C0_0.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 [1]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6(\COREABC_C0_0.COREABC_C0_0.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 [7]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2(\COREABC_C0_0.COREABC_C0_0.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 [3]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.CTRL_reg_0(\LED_Controller_0.CTRL_reg [1]),
	.CTRL_reg_5(\LED_Controller_0.CTRL_reg [6]),
	.CTRL_reg_1(\LED_Controller_0.CTRL_reg [2]),
	.CTRL_reg_3(\LED_Controller_0.CTRL_reg [4]),
	.PRDATA_m1_0(\LED_Controller_0.PRDATA_m1 [1]),
	.PRDATA_m1_3(\LED_Controller_0.PRDATA_m1 [4]),
	.PRDATA_m3_d_0(PRDATA_m3_d[4]),
	.CH0_0_reg_5(\LED_Controller_0.CH0_0_reg [6]),
	.CH0_0_reg_1(\LED_Controller_0.CH0_0_reg [2]),
	.CH0_0_reg_0(\LED_Controller_0.CH0_0_reg [1]),
	.COREABC_C0_0_APB3master_PADDR({COREABC_C0_0_APB3master_PADDR[9:8], N_1348, COREABC_C0_0_APB3master_PADDR[6:0]}),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.AND2_0_Y(AND2_0_Y),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.PRDATA_ss3(\LED_Controller_0.PRDATA_ss3 ),
	.iprdata47(\CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.iprdata47 ),
	.PRDATA_ss0(\LED_Controller_0.PRDATA_ss0 ),
	.PRDATA_sm3(\LED_Controller_0.PRDATA_sm3 ),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.N_688(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_688 ),
	.un6_pwrite_1_0(\LED_Controller_0.APB_Reg_Read_process.un6_pwrite_1_0 ),
	.PRDATA_m3_0(PRDATA_m3_0),
	.un1_prdata_sig9(\LED_Controller_0.un1_prdata_sig9 ),
	.iprdata46(\CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.iprdata46 ),
	.PRDATA_N_4_1(\LED_Controller_0.PRDATA_N_4_1 ),
	.N_689(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_689 ),
	.N_685(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_685 ),
	.N_687(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_687 ),
	.un3_int_4(\LED_Controller_0.un3_int_4 ),
	.un3_int_5(\LED_Controller_0.un3_int_5 ),
	.un5_pwrite_1_0(\LED_Controller_0.APB_Reg_Read_process.un5_pwrite_1_0 ),
	.un11_pwrite(\LED_Controller_0.APB_Reg_Read_process.un11_pwrite ),
	.N_686(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_686 ),
	.un6_pwrite(\LED_Controller_0.APB_Reg_Read_process.un6_pwrite ),
	.N_683(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_683 ),
	.un11_pwrite_0_0_0(\LED_Controller_0.APB_Reg_Read_process.un11_pwrite_0_0_0 )
);
// @41:367
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:8]),
	.COREABC_C0_0_APB3master_PRDATA_4(COREABC_C0_0_APB3master_PRDATA[7]),
	.COREABC_C0_0_APB3master_PRDATA_0(COREABC_C0_0_APB3master_PRDATA[3]),
	.CoreAPB3_C0_0_APBmslave2_PRDATA_4(CoreAPB3_C0_0_APBmslave2_PRDATA[7]),
	.CoreAPB3_C0_0_APBmslave2_PRDATA_0(CoreAPB3_C0_0_APBmslave2_PRDATA[3]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_0(\COREABC_C0_0.COREABC_C0_0.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 [1]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_6(\COREABC_C0_0.COREABC_C0_0.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 [7]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0_2(\COREABC_C0_0.COREABC_C0_0.CoreAPB3_C0_0_APBmslave1_PRDATA_m_0 [3]),
	.PRDATA_0_iv_a2_0(PRDATA_0_iv_a2[5]),
	.CTRL_reg_0(\LED_Controller_0.CTRL_reg [5]),
	.PRDATA_0_iv_0_1_0(\CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.PRDATA_0_iv_0_1 [5]),
	.CH0_0_reg_0(\LED_Controller_0.CH0_0_reg [5]),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.PRDATA_sm3(\LED_Controller_0.PRDATA_sm3 ),
	.un1_prdata_sig9(\LED_Controller_0.un1_prdata_sig9 ),
	.iprdata46(\CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.iprdata46 ),
	.un6_pwrite_1_0(\LED_Controller_0.APB_Reg_Read_process.un6_pwrite_1_0 ),
	.PRDATA_m3(PRDATA_m3),
	.iprdata47(\CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.iprdata47 )
);
// @41:393
  COREI2C_C0 COREI2C_C0_0 (
	.seradr0apb_0(\COREI2C_C0_0.COREI2C_C0_0.seradr0apb [0]),
	.seradr0apb_2(\COREI2C_C0_0.COREI2C_C0_0.seradr0apb [2]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[6:0]),
	.serdat_0(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.serdat [0]),
	.serdat_2(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.serdat [2]),
	.COREI2C_C0_0_INT_0(COREI2C_C0_0_INT[0]),
	.sercon_0(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.sercon [0]),
	.sercon_2(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.sercon [2]),
	.Board_MOD1_c_i(Board_MOD1_c_i[1:0]),
	.Board_MOD1_c(Board_MOD1_c[1:0]),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.un11_pwrite_0_0_0(\LED_Controller_0.APB_Reg_Read_process.un11_pwrite_0_0_0 ),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.un3_penable_1(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.serCON_WRITE_PROC.un3_penable_1 ),
	.BIBUF_1_Y(BIBUF_1_Y),
	.BIBUF_0_Y(BIBUF_0_Y),
	.N_683(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_683 ),
	.N_685(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_685 ),
	.N_686(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_686 ),
	.N_687(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_687 ),
	.N_688(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_688 ),
	.N_689(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.N_689 )
);
// @41:412
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @41:422
  LED_Controller LED_Controller_0 (
	.CoreAPB3_C0_0_APBmslave2_PRDATA_7(CoreAPB3_C0_0_APBmslave2_PRDATA[7]),
	.CoreAPB3_C0_0_APBmslave2_PRDATA_0(CoreAPB3_C0_0_APBmslave2_PRDATA[0]),
	.CoreAPB3_C0_0_APBmslave2_PRDATA_3(CoreAPB3_C0_0_APBmslave2_PRDATA[3]),
	.COREI2C_C0_0_INT_0(COREI2C_C0_0_INT[0]),
	.PRDATA_m1_3(\LED_Controller_0.PRDATA_m1 [4]),
	.PRDATA_m1_0(\LED_Controller_0.PRDATA_m1 [1]),
	.PRDATA_m3_d_0(PRDATA_m3_d[4]),
	.Board_Buttons_c(Board_Buttons_c[1:0]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[6:0]),
	.CH0_0_reg_0(\LED_Controller_0.CH0_0_reg [1]),
	.CH0_0_reg_1(\LED_Controller_0.CH0_0_reg [2]),
	.CH0_0_reg_4(\LED_Controller_0.CH0_0_reg [5]),
	.CH0_0_reg_5(\LED_Controller_0.CH0_0_reg [6]),
	.CTRL_reg({\LED_Controller_0.CTRL_reg [6:4], N_1349, \LED_Controller_0.CTRL_reg [2:1]}),
	.INT_reg_0(\LED_Controller_0.INT_reg [1]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.Board_J7_c_i(Board_J7_c_i[1:0]),
	.Board_J7_c(Board_J7_c[1:0]),
	.PWMs_i(\LED_Controller_0.PWMs_i [3:0]),
	.PRDATA_ss0_1z(\LED_Controller_0.PRDATA_ss0 ),
	.un1_prdata_sig9_1z(\LED_Controller_0.un1_prdata_sig9 ),
	.PRDATA_sm3(\LED_Controller_0.PRDATA_sm3 ),
	.un6_pwrite(\LED_Controller_0.APB_Reg_Read_process.un6_pwrite ),
	.un9_board_leds_i(\LED_Controller_0.un9_board_leds_i ),
	.un11_pwrite_0_0_0(\LED_Controller_0.APB_Reg_Read_process.un11_pwrite_0_0_0 ),
	.un3_int_4_1z(\LED_Controller_0.un3_int_4 ),
	.un3_int_5_1z(\LED_Controller_0.un3_int_5 ),
	.board_leds_i_0_1z(board_leds_i_0),
	.N_9(N_9),
	.PRDATA_ss3_1z(\LED_Controller_0.PRDATA_ss3 ),
	.un6_pwrite_1_0(\LED_Controller_0.APB_Reg_Read_process.un6_pwrite_1_0 ),
	.PRDATA_N_4_1(\LED_Controller_0.PRDATA_N_4_1 ),
	.PRDATA_m3_0_0(PRDATA_m3_0),
	.PRDATA_m3_1z(PRDATA_m3),
	.un5_pwrite_1_0(\LED_Controller_0.APB_Reg_Read_process.un5_pwrite_1_0 ),
	.un11_pwrite(\LED_Controller_0.APB_Reg_Read_process.un11_pwrite ),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.un3_penable_1(\COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.serCON_WRITE_PROC.un3_penable_1 ),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
// @41:448
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Blinking_System */

