<stg><name>ReadFromMem</name>


<trans_list>

<trans id="308" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="6" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph51:1 %Wt_Y_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Wt_Y

]]></Node>
<StgValue><ssdm name="Wt_Y_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph51:2 %Wt_X_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Wt_X

]]></Node>
<StgValue><ssdm name="Wt_X_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph51:4 %X_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %X

]]></Node>
<StgValue><ssdm name="X_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph51:11 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %Wt_Y_c, i32 %Wt_Y_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph51:13 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %X_c, i32 %X_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph51:55 %mul_ln19 = mul i32 %Wt_Y_read, i32 %Wt_X_read

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph51:59 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln19, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="65" op_0_bw="32">
<![CDATA[
.lr.ph51:56 %sext_ln19 = sext i32 %mul_ln19

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.lr.ph51:57 %mul_ln19_1 = mul i65 %sext_ln19, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln19_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.lr.ph51:58 %sub_ln19 = sub i65 0, i65 %mul_ln19_1

]]></Node>
<StgValue><ssdm name="sub_ln19"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="23" op_0_bw="23" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph51:60 %tmp_70 = partselect i23 @_ssdm_op_PartSelect.i23.i65.i32.i32, i65 %sub_ln19, i32 42, i32 64

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="23">
<![CDATA[
.lr.ph51:61 %sext_ln19_1 = sext i23 %tmp_70

]]></Node>
<StgValue><ssdm name="sext_ln19_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="23" op_0_bw="23" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph51:62 %tmp_71 = partselect i23 @_ssdm_op_PartSelect.i23.i65.i32.i32, i65 %mul_ln19_1, i32 42, i32 64

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="23">
<![CDATA[
.lr.ph51:63 %sext_ln19_2 = sext i23 %tmp_71

]]></Node>
<StgValue><ssdm name="sext_ln19_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph51:64 %select_ln19 = select i1 %tmp, i32 %sext_ln19_1, i32 %sext_ln19_2

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph51:65 %sub_ln19_1 = sub i32 0, i32 %select_ln19

]]></Node>
<StgValue><ssdm name="sub_ln19_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph51:66 %block_count = select i1 %tmp, i32 %sub_ln19_1, i32 %sext_ln19_2

]]></Node>
<StgValue><ssdm name="block_count"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph51:67 %cast_cast = sext i32 %block_count

]]></Node>
<StgValue><ssdm name="cast_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="68" op_0_bw="64">
<![CDATA[
.lr.ph51:68 %cast_cast_cast = zext i64 %cast_cast

]]></Node>
<StgValue><ssdm name="cast_cast_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
.lr.ph51:69 %bound = mul i68 %cast_cast_cast, i68 9

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph51:5 %ifc66_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc66

]]></Node>
<StgValue><ssdm name="ifc66_read"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph51:6 %ifc55_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc55

]]></Node>
<StgValue><ssdm name="ifc55_read"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph51:7 %ifc44_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc44

]]></Node>
<StgValue><ssdm name="ifc44_read"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph51:8 %ifc33_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc33

]]></Node>
<StgValue><ssdm name="ifc33_read"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph51:9 %ifc22_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc22

]]></Node>
<StgValue><ssdm name="ifc22_read"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph51:10 %ifc11_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc11

]]></Node>
<StgValue><ssdm name="ifc11_read"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="68" op_2_bw="64" op_3_bw="128" op_4_bw="64" op_5_bw="128" op_6_bw="64" op_7_bw="128" op_8_bw="64" op_9_bw="128" op_10_bw="64" op_11_bw="128" op_12_bw="64" op_13_bw="128" op_14_bw="288" op_15_bw="288" op_16_bw="288" op_17_bw="288" op_18_bw="288" op_19_bw="288" op_20_bw="288" op_21_bw="288" op_22_bw="288" op_23_bw="288" op_24_bw="288" op_25_bw="288" op_26_bw="288" op_27_bw="288" op_28_bw="288" op_29_bw="288" op_30_bw="288" op_31_bw="288" op_32_bw="288" op_33_bw="288" op_34_bw="288" op_35_bw="288" op_36_bw="288" op_37_bw="288" op_38_bw="288" op_39_bw="288" op_40_bw="288" op_41_bw="288" op_42_bw="288" op_43_bw="288" op_44_bw="288" op_45_bw="288" op_46_bw="288" op_47_bw="288" op_48_bw="288" op_49_bw="288" op_50_bw="288" op_51_bw="288" op_52_bw="288" op_53_bw="288" op_54_bw="288" op_55_bw="288" op_56_bw="288" op_57_bw="288" op_58_bw="288" op_59_bw="288" op_60_bw="288" op_61_bw="288" op_62_bw="288" op_63_bw="288" op_64_bw="288" op_65_bw="288" op_66_bw="288" op_67_bw="288" op_68_bw="288" op_69_bw="288" op_70_bw="288" op_71_bw="288" op_72_bw="288" op_73_bw="288" op_74_bw="288" op_75_bw="288" op_76_bw="288" op_77_bw="288" op_78_bw="288" op_79_bw="288" op_80_bw="288" op_81_bw="288" op_82_bw="288" op_83_bw="288" op_84_bw="288">
<![CDATA[
.lr.ph51:70 %targetBlock = call i1 @ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2, i68 %bound, i64 %ifc11_read, i128 %ifc1, i64 %ifc22_read, i128 %ifc2, i64 %ifc33_read, i128 %ifc3, i64 %ifc44_read, i128 %ifc4, i64 %ifc55_read, i128 %ifc5, i64 %ifc66_read, i128 %ifc6, i288 %weight_buffer, i288 %weight_buffer1, i288 %weight_buffer2, i288 %weight_buffer3, i288 %weight_buffer4, i288 %weight_buffer5, i288 %weight_buffer6, i288 %weight_buffer7, i288 %weight_buffer8, i288 %weight_buffer9, i288 %weight_buffer10, i288 %weight_buffer11, i288 %weight_buffer12, i288 %weight_buffer13, i288 %weight_buffer14, i288 %weight_buffer15, i288 %weight_buffer16, i288 %weight_buffer17, i288 %weight_buffer18, i288 %weight_buffer19, i288 %weight_buffer20, i288 %weight_buffer21, i288 %weight_buffer22, i288 %weight_buffer23, i288 %weight_buffer24, i288 %weight_buffer25, i288 %weight_buffer26, i288 %weight_buffer27, i288 %weight_buffer28, i288 %weight_buffer29, i288 %weight_buffer30, i288 %weight_buffer31, i288 %weight_buffer32, i288 %weight_buffer33, i288 %weight_buffer34, i288 %weight_buffer35, i288 %weight_buffer36, i288 %weight_buffer37, i288 %weight_buffer38, i288 %weight_buffer39, i288 %weight_buffer40, i288 %weight_buffer41, i288 %weight_buffer42, i288 %weight_buffer43, i288 %weight_buffer44, i288 %weight_buffer45, i288 %weight_buffer46, i288 %weight_buffer47, i288 %weight_buffer48, i288 %weight_buffer49, i288 %weight_buffer50, i288 %weight_buffer51, i288 %weight_buffer52, i288 %weight_buffer53, i288 %weight_buffer54, i288 %weight_buffer55, i288 %weight_buffer56, i288 %weight_buffer57, i288 %weight_buffer58, i288 %weight_buffer59, i288 %weight_buffer60, i288 %weight_buffer61, i288 %weight_buffer62, i288 %weight_buffer63, i288 %weight_buffer64, i288 %weight_buffer65, i288 %weight_buffer66, i288 %weight_buffer67, i288 %weight_buffer68, i288 %weight_buffer69, i288 %weight_buffer70

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph51:3 %Y_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Y

]]></Node>
<StgValue><ssdm name="Y_read"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_0101, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_0100, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_099, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_098, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_097, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_096, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_095, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_094, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_093, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_092, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_091, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_090, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_089, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_088, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_087, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_086, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_085, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_084, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_083, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_082, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_081, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_080, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_079, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_078, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_077, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_076, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_075, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_074, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_073, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_072, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_071, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph51:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer, i64 666, i64 30, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="288" op_5_bw="288" op_6_bw="288" op_7_bw="288" op_8_bw="288" op_9_bw="288" op_10_bw="288" op_11_bw="288" op_12_bw="288" op_13_bw="288" op_14_bw="288" op_15_bw="288" op_16_bw="288" op_17_bw="288" op_18_bw="288" op_19_bw="288" op_20_bw="288" op_21_bw="288" op_22_bw="288" op_23_bw="288" op_24_bw="288" op_25_bw="288" op_26_bw="288" op_27_bw="288" op_28_bw="288" op_29_bw="288" op_30_bw="288" op_31_bw="288" op_32_bw="288" op_33_bw="288" op_34_bw="288" op_35_bw="288" op_36_bw="288" op_37_bw="288" op_38_bw="288" op_39_bw="288" op_40_bw="288" op_41_bw="288" op_42_bw="288" op_43_bw="288" op_44_bw="288" op_45_bw="288" op_46_bw="288" op_47_bw="288" op_48_bw="288" op_49_bw="288" op_50_bw="288" op_51_bw="288" op_52_bw="288" op_53_bw="288" op_54_bw="288" op_55_bw="288" op_56_bw="288" op_57_bw="288" op_58_bw="288" op_59_bw="288" op_60_bw="288" op_61_bw="288" op_62_bw="288" op_63_bw="288" op_64_bw="288" op_65_bw="288" op_66_bw="288" op_67_bw="288" op_68_bw="288" op_69_bw="288" op_70_bw="288" op_71_bw="288" op_72_bw="64" op_73_bw="64" op_74_bw="64">
<![CDATA[
.lr.ph51:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %weight_buffer, i288 %weight_buffer1, i288 %weight_buffer2, i288 %weight_buffer3, i288 %weight_buffer4, i288 %weight_buffer5, i288 %weight_buffer6, i288 %weight_buffer7, i288 %weight_buffer8, i288 %weight_buffer9, i288 %weight_buffer10, i288 %weight_buffer11, i288 %weight_buffer12, i288 %weight_buffer13, i288 %weight_buffer14, i288 %weight_buffer15, i288 %weight_buffer16, i288 %weight_buffer17, i288 %weight_buffer18, i288 %weight_buffer19, i288 %weight_buffer20, i288 %weight_buffer21, i288 %weight_buffer22, i288 %weight_buffer23, i288 %weight_buffer24, i288 %weight_buffer25, i288 %weight_buffer26, i288 %weight_buffer27, i288 %weight_buffer28, i288 %weight_buffer29, i288 %weight_buffer30, i288 %weight_buffer31, i288 %weight_buffer32, i288 %weight_buffer33, i288 %weight_buffer34, i288 %weight_buffer35, i288 %weight_buffer36, i288 %weight_buffer37, i288 %weight_buffer38, i288 %weight_buffer39, i288 %weight_buffer40, i288 %weight_buffer41, i288 %weight_buffer42, i288 %weight_buffer43, i288 %weight_buffer44, i288 %weight_buffer45, i288 %weight_buffer46, i288 %weight_buffer47, i288 %weight_buffer48, i288 %weight_buffer49, i288 %weight_buffer50, i288 %weight_buffer51, i288 %weight_buffer52, i288 %weight_buffer53, i288 %weight_buffer54, i288 %weight_buffer55, i288 %weight_buffer56, i288 %weight_buffer57, i288 %weight_buffer58, i288 %weight_buffer59, i288 %weight_buffer60, i288 %weight_buffer61, i288 %weight_buffer62, i288 %weight_buffer63, i288 %weight_buffer64, i288 %weight_buffer65, i288 %weight_buffer66, i288 %weight_buffer67, i288 %weight_buffer68, i288 %weight_buffer69, i288 %weight_buffer70, i64 666, i64 31, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %iacts_stream64, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc6, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_23, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc5, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_35, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc4, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_25, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc3, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_36, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc2, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_28, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph51:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc1, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_40, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="68" op_2_bw="64" op_3_bw="128" op_4_bw="64" op_5_bw="128" op_6_bw="64" op_7_bw="128" op_8_bw="64" op_9_bw="128" op_10_bw="64" op_11_bw="128" op_12_bw="64" op_13_bw="128" op_14_bw="288" op_15_bw="288" op_16_bw="288" op_17_bw="288" op_18_bw="288" op_19_bw="288" op_20_bw="288" op_21_bw="288" op_22_bw="288" op_23_bw="288" op_24_bw="288" op_25_bw="288" op_26_bw="288" op_27_bw="288" op_28_bw="288" op_29_bw="288" op_30_bw="288" op_31_bw="288" op_32_bw="288" op_33_bw="288" op_34_bw="288" op_35_bw="288" op_36_bw="288" op_37_bw="288" op_38_bw="288" op_39_bw="288" op_40_bw="288" op_41_bw="288" op_42_bw="288" op_43_bw="288" op_44_bw="288" op_45_bw="288" op_46_bw="288" op_47_bw="288" op_48_bw="288" op_49_bw="288" op_50_bw="288" op_51_bw="288" op_52_bw="288" op_53_bw="288" op_54_bw="288" op_55_bw="288" op_56_bw="288" op_57_bw="288" op_58_bw="288" op_59_bw="288" op_60_bw="288" op_61_bw="288" op_62_bw="288" op_63_bw="288" op_64_bw="288" op_65_bw="288" op_66_bw="288" op_67_bw="288" op_68_bw="288" op_69_bw="288" op_70_bw="288" op_71_bw="288" op_72_bw="288" op_73_bw="288" op_74_bw="288" op_75_bw="288" op_76_bw="288" op_77_bw="288" op_78_bw="288" op_79_bw="288" op_80_bw="288" op_81_bw="288" op_82_bw="288" op_83_bw="288" op_84_bw="288">
<![CDATA[
.lr.ph51:70 %targetBlock = call i1 @ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2, i68 %bound, i64 %ifc11_read, i128 %ifc1, i64 %ifc22_read, i128 %ifc2, i64 %ifc33_read, i128 %ifc3, i64 %ifc44_read, i128 %ifc4, i64 %ifc55_read, i128 %ifc5, i64 %ifc66_read, i128 %ifc6, i288 %weight_buffer, i288 %weight_buffer1, i288 %weight_buffer2, i288 %weight_buffer3, i288 %weight_buffer4, i288 %weight_buffer5, i288 %weight_buffer6, i288 %weight_buffer7, i288 %weight_buffer8, i288 %weight_buffer9, i288 %weight_buffer10, i288 %weight_buffer11, i288 %weight_buffer12, i288 %weight_buffer13, i288 %weight_buffer14, i288 %weight_buffer15, i288 %weight_buffer16, i288 %weight_buffer17, i288 %weight_buffer18, i288 %weight_buffer19, i288 %weight_buffer20, i288 %weight_buffer21, i288 %weight_buffer22, i288 %weight_buffer23, i288 %weight_buffer24, i288 %weight_buffer25, i288 %weight_buffer26, i288 %weight_buffer27, i288 %weight_buffer28, i288 %weight_buffer29, i288 %weight_buffer30, i288 %weight_buffer31, i288 %weight_buffer32, i288 %weight_buffer33, i288 %weight_buffer34, i288 %weight_buffer35, i288 %weight_buffer36, i288 %weight_buffer37, i288 %weight_buffer38, i288 %weight_buffer39, i288 %weight_buffer40, i288 %weight_buffer41, i288 %weight_buffer42, i288 %weight_buffer43, i288 %weight_buffer44, i288 %weight_buffer45, i288 %weight_buffer46, i288 %weight_buffer47, i288 %weight_buffer48, i288 %weight_buffer49, i288 %weight_buffer50, i288 %weight_buffer51, i288 %weight_buffer52, i288 %weight_buffer53, i288 %weight_buffer54, i288 %weight_buffer55, i288 %weight_buffer56, i288 %weight_buffer57, i288 %weight_buffer58, i288 %weight_buffer59, i288 %weight_buffer60, i288 %weight_buffer61, i288 %weight_buffer62, i288 %weight_buffer63, i288 %weight_buffer64, i288 %weight_buffer65, i288 %weight_buffer66, i288 %weight_buffer67, i288 %weight_buffer68, i288 %weight_buffer69, i288 %weight_buffer70

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph51:71 %br_ln19 = br i1 %targetBlock, void %.split81.8.preheader, void %._crit_edge52.loopexit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
.split81.8.preheader:0 %br_ln0 = br void %.split81.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.loopexit:0 %mul_ln151 = mul i32 %Y_read, i32 %X_read

]]></Node>
<StgValue><ssdm name="mul_ln151"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.loopexit:1 %add_ln32 = add i32 %mul_ln151, i32 23

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge52.loopexit:5 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln32, i32 31

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge52.loopexit:131 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %Wt_X_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.loopexit:132 %sub_ln184 = sub i32 0, i32 %Wt_X_read

]]></Node>
<StgValue><ssdm name="sub_ln184"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:133 %trunc_ln184_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln184, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln184_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="28" op_0_bw="27">
<![CDATA[
._crit_edge52.loopexit:134 %zext_ln184 = zext i27 %trunc_ln184_1

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge52.loopexit:135 %sub_ln184_1 = sub i28 0, i28 %zext_ln184

]]></Node>
<StgValue><ssdm name="sub_ln184_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:136 %trunc_ln184_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %Wt_X_read, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln184_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="28" op_0_bw="27">
<![CDATA[
._crit_edge52.loopexit:137 %zext_ln184_1 = zext i27 %trunc_ln184_2

]]></Node>
<StgValue><ssdm name="zext_ln184_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
._crit_edge52.loopexit:138 %block_num_x = select i1 %tmp_79, i28 %sub_ln184_1, i28 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="block_num_x"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split81.8:0 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split81.8:1 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.split81.8:2 %br_ln0 = br void %.split81.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="65" op_0_bw="32">
<![CDATA[
._crit_edge52.loopexit:2 %sext_ln32 = sext i32 %add_ln32

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
._crit_edge52.loopexit:3 %mul_ln32 = mul i65 %sext_ln32, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
._crit_edge52.loopexit:4 %sub_ln32 = sub i65 0, i65 %mul_ln32

]]></Node>
<StgValue><ssdm name="sub_ln32"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:6 %tmp_11_cast = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %sub_ln32, i32 37, i32 64

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:7 %tmp_12_cast = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %mul_ln32, i32 37, i32 64

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
._crit_edge52.loopexit:8 %select_ln32 = select i1 %tmp_72, i28 %tmp_11_cast, i28 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge52.loopexit:9 %sub_ln32_1 = sub i28 0, i28 %select_ln32

]]></Node>
<StgValue><ssdm name="sub_ln32_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
._crit_edge52.loopexit:10 %select_ln32_1 = select i1 %tmp_72, i28 %sub_ln32_1, i28 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="27" op_0_bw="28">
<![CDATA[
._crit_edge52.loopexit:64 %trunc_ln168 = trunc i28 %select_ln32_1

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge52.loopexit:11 %iact_count = add i28 %select_ln32_1, i28 268435455

]]></Node>
<StgValue><ssdm name="iact_count"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="27" op_0_bw="28">
<![CDATA[
._crit_edge52.loopexit:12 %trunc_ln152 = trunc i28 %iact_count

]]></Node>
<StgValue><ssdm name="trunc_ln152"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="128" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge52.loopexit:18 %call_ln151 = call void @ReadFromMem_Pipeline_VITIS_LOOP_153_8, i28 %iact_count, i64 %ifc66_read, i128 %ifc6, i32 %iact_buffer

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
._crit_edge52.loopexit:65 %shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln168, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="31" op_0_bw="31" op_1_bw="28" op_2_bw="3">
<![CDATA[
._crit_edge52.loopexit:66 %shl_ln168_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %select_ln32_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln168_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge52.loopexit:67 %sext_ln168 = sext i31 %shl_ln168_1

]]></Node>
<StgValue><ssdm name="sext_ln168"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.loopexit:68 %sub_ln168 = sub i32 %sext_ln168, i32 %shl_ln3

]]></Node>
<StgValue><ssdm name="sub_ln168"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
._crit_edge52.loopexit:13 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln152, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="31" op_0_bw="31" op_1_bw="28" op_2_bw="3">
<![CDATA[
._crit_edge52.loopexit:14 %shl_ln152_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %iact_count, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln152_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge52.loopexit:15 %sext_ln152 = sext i31 %shl_ln152_1

]]></Node>
<StgValue><ssdm name="sext_ln152"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.loopexit:16 %sub_ln152 = sub i32 %shl_ln, i32 %sext_ln152

]]></Node>
<StgValue><ssdm name="sub_ln152"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="128" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge52.loopexit:18 %call_ln151 = call void @ReadFromMem_Pipeline_VITIS_LOOP_153_8, i28 %iact_count, i64 %ifc66_read, i128 %ifc6, i32 %iact_buffer

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
._crit_edge52.loopexit:29 %p_shl2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %iact_count, i1 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="31" op_0_bw="29">
<![CDATA[
._crit_edge52.loopexit:30 %p_shl75_cast = sext i29 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl75_cast"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge52.loopexit:31 %mul256 = sub i31 %shl_ln152_1, i31 %p_shl75_cast

]]></Node>
<StgValue><ssdm name="mul256"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge52.loopexit:32 %addr_offset_1 = add i31 %mul256, i31 160

]]></Node>
<StgValue><ssdm name="addr_offset_1"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="35" op_0_bw="35" op_1_bw="31" op_2_bw="4">
<![CDATA[
._crit_edge52.loopexit:33 %tmp_s = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %addr_offset_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="35">
<![CDATA[
._crit_edge52.loopexit:34 %p_cast = sext i35 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:35 %empty_259 = add i64 %p_cast, i64 %ifc66_read

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge52.loopexit:71 %trunc_ln168_1 = trunc i32 %sub_ln152

]]></Node>
<StgValue><ssdm name="trunc_ln168_1"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:72 %trunc_ln4 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_259, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge52.loopexit:38 %add262_1 = add i31 %mul256, i31 161

]]></Node>
<StgValue><ssdm name="add262_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="35" op_0_bw="35" op_1_bw="31" op_2_bw="4">
<![CDATA[
._crit_edge52.loopexit:39 %tmp_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %add262_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="35">
<![CDATA[
._crit_edge52.loopexit:40 %p_cast3675 = sext i35 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast3675"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:41 %empty_260 = add i64 %p_cast3675, i64 %ifc66_read

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="60">
<![CDATA[
._crit_edge52.loopexit:73 %sext_ln225 = sext i60 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln225"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:74 %ifc6_addr = getelementptr i128 %ifc6, i64 %sext_ln225

]]></Node>
<StgValue><ssdm name="ifc6_addr"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:75 %p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:77 %trunc_ln225_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_260, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln225_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge52.loopexit:44 %add262_2 = add i31 %mul256, i31 162

]]></Node>
<StgValue><ssdm name="add262_2"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="35" op_0_bw="35" op_1_bw="31" op_2_bw="4">
<![CDATA[
._crit_edge52.loopexit:45 %tmp_2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %add262_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="35">
<![CDATA[
._crit_edge52.loopexit:46 %p_cast3676 = sext i35 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast3676"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:47 %empty_261 = add i64 %p_cast3676, i64 %ifc66_read

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:75 %p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="60">
<![CDATA[
._crit_edge52.loopexit:78 %sext_ln225_1 = sext i60 %trunc_ln225_1

]]></Node>
<StgValue><ssdm name="sext_ln225_1"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:79 %ifc6_addr_1 = getelementptr i128 %ifc6, i64 %sext_ln225_1

]]></Node>
<StgValue><ssdm name="ifc6_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:80 %ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_1_req"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:82 %trunc_ln225_2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_261, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln225_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="165" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge52.loopexit:49 %add262_3 = add i31 %mul256, i31 163

]]></Node>
<StgValue><ssdm name="add262_3"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="35" op_0_bw="35" op_1_bw="31" op_2_bw="4">
<![CDATA[
._crit_edge52.loopexit:50 %tmp_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %add262_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="35">
<![CDATA[
._crit_edge52.loopexit:51 %p_cast3677 = sext i35 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast3677"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:52 %empty_262 = add i64 %p_cast3677, i64 %ifc66_read

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:75 %p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:80 %ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_1_req"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="60">
<![CDATA[
._crit_edge52.loopexit:83 %sext_ln225_2 = sext i60 %trunc_ln225_2

]]></Node>
<StgValue><ssdm name="sext_ln225_2"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:84 %ifc6_addr_2 = getelementptr i128 %ifc6, i64 %sext_ln225_2

]]></Node>
<StgValue><ssdm name="ifc6_addr_2"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:85 %ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_2_req"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:87 %trunc_ln225_3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_262, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln225_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge52.loopexit:55 %add262_4 = add i31 %mul256, i31 164

]]></Node>
<StgValue><ssdm name="add262_4"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="35" op_0_bw="35" op_1_bw="31" op_2_bw="4">
<![CDATA[
._crit_edge52.loopexit:56 %tmp_4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %add262_4, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="35">
<![CDATA[
._crit_edge52.loopexit:57 %p_cast3678 = sext i35 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast3678"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:58 %empty_263 = add i64 %p_cast3678, i64 %ifc66_read

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge52.loopexit:60 %add262_5 = add i31 %mul256, i31 165

]]></Node>
<StgValue><ssdm name="add262_5"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="35" op_0_bw="35" op_1_bw="31" op_2_bw="4">
<![CDATA[
._crit_edge52.loopexit:61 %tmp_5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %add262_5, i4 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="35">
<![CDATA[
._crit_edge52.loopexit:62 %p_cast3679 = sext i35 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast3679"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:63 %empty_264 = add i64 %p_cast3679, i64 %ifc66_read

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:75 %p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:80 %ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_1_req"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:85 %ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_2_req"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="60">
<![CDATA[
._crit_edge52.loopexit:88 %sext_ln225_3 = sext i60 %trunc_ln225_3

]]></Node>
<StgValue><ssdm name="sext_ln225_3"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:89 %ifc6_addr_3 = getelementptr i128 %ifc6, i64 %sext_ln225_3

]]></Node>
<StgValue><ssdm name="ifc6_addr_3"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:90 %ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_3_req"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:92 %trunc_ln225_4 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_263, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln225_4"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:97 %trunc_ln225_5 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_264, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln225_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="191" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:75 %p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:80 %ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_1_req"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:85 %ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_2_req"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:90 %ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_3_req"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="60">
<![CDATA[
._crit_edge52.loopexit:93 %sext_ln225_4 = sext i60 %trunc_ln225_4

]]></Node>
<StgValue><ssdm name="sext_ln225_4"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:94 %ifc6_addr_4 = getelementptr i128 %ifc6, i64 %sext_ln225_4

]]></Node>
<StgValue><ssdm name="ifc6_addr_4"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:95 %ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_4_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="198" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:75 %p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:80 %ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_1_req"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:85 %ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_2_req"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:90 %ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_3_req"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:95 %ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_4_req"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="60">
<![CDATA[
._crit_edge52.loopexit:98 %sext_ln225_5 = sext i60 %trunc_ln225_5

]]></Node>
<StgValue><ssdm name="sext_ln225_5"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:99 %ifc6_addr_5 = getelementptr i128 %ifc6, i64 %sext_ln225_5

]]></Node>
<StgValue><ssdm name="ifc6_addr_5"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:100 %ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_5_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="206" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:75 %p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_req"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:80 %ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_1_req"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:85 %ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_2_req"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:90 %ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_3_req"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:95 %ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_4_req"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:100 %ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_5_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="212" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge52.loopexit:76 %ifc6_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr

]]></Node>
<StgValue><ssdm name="ifc6_addr_read"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:80 %ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_1_req"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:85 %ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_2_req"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:90 %ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_3_req"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:95 %ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_4_req"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:100 %ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_5_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="218" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:81 %ifc6_addr_1_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr_1

]]></Node>
<StgValue><ssdm name="ifc6_addr_1_read"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:85 %ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_2_req"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:90 %ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_3_req"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:95 %ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_4_req"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:100 %ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_5_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="223" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:86 %ifc6_addr_2_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr_2

]]></Node>
<StgValue><ssdm name="ifc6_addr_2_read"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:90 %ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_3_req"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:95 %ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_4_req"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:100 %ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_5_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="227" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:91 %ifc6_addr_3_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr_3

]]></Node>
<StgValue><ssdm name="ifc6_addr_3_read"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:95 %ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_4_req"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:100 %ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_5_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="230" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.loopexit:17 %residual = sub i32 %mul_ln151, i32 %sub_ln152

]]></Node>
<StgValue><ssdm name="residual"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge52.loopexit:22 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %residual, i32 31

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:36 %tmp_76 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %residual, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge52.loopexit:37 %icmp = icmp_slt  i30 %tmp_76, i30 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:42 %tmp_77 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %residual, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge52.loopexit:43 %icmp12444 = icmp_slt  i29 %tmp_77, i29 1

]]></Node>
<StgValue><ssdm name="icmp12444"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:53 %tmp_78 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %residual, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge52.loopexit:54 %icmp12447 = icmp_slt  i28 %tmp_78, i28 1

]]></Node>
<StgValue><ssdm name="icmp12447"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:96 %ifc6_addr_4_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr_4

]]></Node>
<StgValue><ssdm name="ifc6_addr_4_read"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:100 %ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="ifc6_load_5_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="65" op_0_bw="32">
<![CDATA[
._crit_edge52.loopexit:19 %sext_ln166 = sext i32 %residual

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
._crit_edge52.loopexit:20 %mul_ln166 = mul i65 %sext_ln166, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
._crit_edge52.loopexit:21 %sub_ln166 = sub i65 0, i65 %mul_ln166

]]></Node>
<StgValue><ssdm name="sub_ln166"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:23 %tmp_74 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %sub_ln166, i32 37, i32 64

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="244" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:24 %tmp_75 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %mul_ln166, i32 37, i32 64

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="245" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
._crit_edge52.loopexit:25 %select_ln166 = select i1 %tmp_73, i28 %tmp_74, i28 %tmp_75

]]></Node>
<StgValue><ssdm name="select_ln166"/></StgValue>
</operation>

<operation id="246" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge52.loopexit:26 %sub_ln166_1 = sub i28 0, i28 %select_ln166

]]></Node>
<StgValue><ssdm name="sub_ln166_1"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.loopexit:48 %cmp261_3 = icmp_slt  i32 %residual, i32 12

]]></Node>
<StgValue><ssdm name="cmp261_3"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.loopexit:59 %cmp261_5 = icmp_slt  i32 %residual, i32 20

]]></Node>
<StgValue><ssdm name="cmp261_5"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge52.loopexit:101 %ifc6_addr_5_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr_5

]]></Node>
<StgValue><ssdm name="ifc6_addr_5_read"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="250" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
._crit_edge52.loopexit:27 %select_ln166_1 = select i1 %tmp_73, i28 %sub_ln166_1, i28 %tmp_75

]]></Node>
<StgValue><ssdm name="select_ln166_1"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge52.loopexit:28 %remaining_cycle = add i28 %select_ln166_1, i28 1

]]></Node>
<StgValue><ssdm name="remaining_cycle"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.loopexit:69 %add_ln168 = add i32 %sub_ln168, i32 24

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.loopexit:70 %add_ln168_1 = add i32 %add_ln168, i32 %mul_ln151

]]></Node>
<StgValue><ssdm name="add_ln168_1"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge52.loopexit:102 %select_ln173 = select i1 %tmp_73, i128 0, i128 %ifc6_addr_read

]]></Node>
<StgValue><ssdm name="select_ln173"/></StgValue>
</operation>

<operation id="255" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="768" op_0_bw="128">
<![CDATA[
._crit_edge52.loopexit:103 %zext_ln414 = zext i128 %select_ln173

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="256" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge52.loopexit:104 %sel_tmp1 = xor i1 %icmp, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="257" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge52.loopexit:105 %sel_tmp2 = and i1 %icmp12444, i1 %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="258" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge52.loopexit:106 %sel_tmp6 = xor i1 %icmp12444, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="259" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge52.loopexit:107 %sel_tmp7 = and i1 %cmp261_3, i1 %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="260" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge52.loopexit:108 %sel_tmp13 = xor i1 %cmp261_3, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge52.loopexit:109 %sel_tmp14 = and i1 %icmp12447, i1 %sel_tmp13

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge52.loopexit:110 %sel_tmp22 = xor i1 %icmp12447, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge52.loopexit:111 %sel_tmp23 = and i1 %cmp261_5, i1 %sel_tmp22

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="28">
<![CDATA[
._crit_edge52.loopexit:112 %sext_ln166_1 = sext i28 %remaining_cycle

]]></Node>
<StgValue><ssdm name="sext_ln166_1"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge52.loopexit:113 %zext_ln166 = zext i32 %sext_ln166_1

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge52.loopexit:114 %zext_ln166_1 = zext i32 %add_ln168_1

]]></Node>
<StgValue><ssdm name="zext_ln166_1"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge52.loopexit:115 %mul_ln166_1 = mul i64 %zext_ln166, i64 %zext_ln166_1

]]></Node>
<StgValue><ssdm name="mul_ln166_1"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge52.loopexit:116 %p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %ifc6_addr_1_read, i128 %ifc6_addr_read

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="768" op_0_bw="256">
<![CDATA[
._crit_edge52.loopexit:117 %zext_ln414_1 = zext i256 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="384" op_0_bw="384" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
._crit_edge52.loopexit:118 %p_Result_1 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i128.i128.i128, i128 %ifc6_addr_2_read, i128 %ifc6_addr_1_read, i128 %ifc6_addr_read

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="768" op_0_bw="384">
<![CDATA[
._crit_edge52.loopexit:119 %zext_ln414_2 = zext i384 %p_Result_1

]]></Node>
<StgValue><ssdm name="zext_ln414_2"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="512" op_0_bw="512" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128">
<![CDATA[
._crit_edge52.loopexit:120 %p_Result_2 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128, i128 %ifc6_addr_3_read, i128 %ifc6_addr_2_read, i128 %ifc6_addr_1_read, i128 %ifc6_addr_read

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="768" op_0_bw="512">
<![CDATA[
._crit_edge52.loopexit:121 %zext_ln414_3 = zext i512 %p_Result_2

]]></Node>
<StgValue><ssdm name="zext_ln414_3"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="640" op_0_bw="640" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128">
<![CDATA[
._crit_edge52.loopexit:122 %p_Result_3 = bitconcatenate i640 @_ssdm_op_BitConcatenate.i640.i128.i128.i128.i128.i128, i128 %ifc6_addr_4_read, i128 %ifc6_addr_3_read, i128 %ifc6_addr_2_read, i128 %ifc6_addr_1_read, i128 %ifc6_addr_read

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="768" op_0_bw="640">
<![CDATA[
._crit_edge52.loopexit:123 %zext_ln414_4 = zext i640 %p_Result_3

]]></Node>
<StgValue><ssdm name="zext_ln414_4"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="768" op_0_bw="768" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128">
<![CDATA[
._crit_edge52.loopexit:124 %p_Result_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i128.i128.i128.i128.i128.i128, i128 %ifc6_addr_5_read, i128 %ifc6_addr_4_read, i128 %ifc6_addr_3_read, i128 %ifc6_addr_2_read, i128 %ifc6_addr_1_read, i128 %ifc6_addr_read

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="768" op_0_bw="1" op_1_bw="768" op_2_bw="768">
<![CDATA[
._crit_edge52.loopexit:125 %sel_tmp = select i1 %icmp, i768 %zext_ln414, i768 %p_Result_4

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="768" op_0_bw="1" op_1_bw="768" op_2_bw="768">
<![CDATA[
._crit_edge52.loopexit:126 %sel_tmp3 = select i1 %sel_tmp2, i768 %zext_ln414_1, i768 %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="768" op_0_bw="1" op_1_bw="768" op_2_bw="768">
<![CDATA[
._crit_edge52.loopexit:127 %sel_tmp8 = select i1 %sel_tmp7, i768 %zext_ln414_2, i768 %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="768" op_0_bw="1" op_1_bw="768" op_2_bw="768">
<![CDATA[
._crit_edge52.loopexit:128 %sel_tmp15 = select i1 %sel_tmp14, i768 %zext_ln414_3, i768 %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="768" op_0_bw="1" op_1_bw="768" op_2_bw="768">
<![CDATA[
._crit_edge52.loopexit:129 %payload254_04 = select i1 %sel_tmp23, i768 %zext_ln414_4, i768 %sel_tmp15

]]></Node>
<StgValue><ssdm name="payload254_04"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="768" op_4_bw="11" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge52.loopexit:130 %call_ln166 = call void @ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13, i64 %mul_ln166_1, i32 %add_ln168_1, i768 %payload254_04, i11 %trunc_ln168_1, i32 %iact_buffer

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="65" op_0_bw="32">
<![CDATA[
._crit_edge52.loopexit:139 %sext_ln185 = sext i32 %Wt_Y_read

]]></Node>
<StgValue><ssdm name="sext_ln185"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
._crit_edge52.loopexit:140 %mul_ln185 = mul i65 %sext_ln185, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln185"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
._crit_edge52.loopexit:141 %sub_ln185 = sub i65 0, i65 %mul_ln185

]]></Node>
<StgValue><ssdm name="sub_ln185"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge52.loopexit:142 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %Wt_Y_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:143 %tmp_81 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %sub_ln185, i32 37, i32 64

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="29" op_0_bw="28">
<![CDATA[
._crit_edge52.loopexit:144 %sext_ln185_1 = sext i28 %tmp_81

]]></Node>
<StgValue><ssdm name="sext_ln185_1"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge52.loopexit:145 %tmp_82 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %mul_ln185, i32 37, i32 64

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="29" op_0_bw="28">
<![CDATA[
._crit_edge52.loopexit:146 %sext_ln185_2 = sext i28 %tmp_82

]]></Node>
<StgValue><ssdm name="sext_ln185_2"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
._crit_edge52.loopexit:147 %select_ln185 = select i1 %tmp_80, i29 %sext_ln185_1, i29 %sext_ln185_2

]]></Node>
<StgValue><ssdm name="select_ln185"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge52.loopexit:148 %sub_ln185_1 = sub i29 0, i29 %select_ln185

]]></Node>
<StgValue><ssdm name="sub_ln185_1"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
._crit_edge52.loopexit:149 %block_num_y = select i1 %tmp_80, i29 %sub_ln185_1, i29 %sext_ln185_2

]]></Node>
<StgValue><ssdm name="block_num_y"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="28" op_0_bw="29">
<![CDATA[
._crit_edge52.loopexit:150 %trunc_ln184 = trunc i29 %block_num_y

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="295" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="768" op_4_bw="11" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
._crit_edge52.loopexit:130 %call_ln166 = call void @ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13, i64 %mul_ln166_1, i32 %add_ln168_1, i768 %payload254_04, i11 %trunc_ln168_1, i32 %iact_buffer

]]></Node>
<StgValue><ssdm name="call_ln166"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="33" op_0_bw="33" op_1_bw="28" op_2_bw="5">
<![CDATA[
._crit_edge52.loopexit:151 %tmp_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i28.i5, i28 %trunc_ln184, i5 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="61" op_0_bw="28">
<![CDATA[
._crit_edge52.loopexit:152 %zext_ln184_2 = zext i28 %block_num_x

]]></Node>
<StgValue><ssdm name="zext_ln184_2"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="61" op_0_bw="33">
<![CDATA[
._crit_edge52.loopexit:153 %zext_ln184_3 = zext i33 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln184_3"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
._crit_edge52.loopexit:154 %mul_ln184 = mul i61 %zext_ln184_2, i61 %zext_ln184_3

]]></Node>
<StgValue><ssdm name="mul_ln184"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="300" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
._crit_edge52.loopexit:155 %empty_265 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="61" op_3_bw="32" op_4_bw="288" op_5_bw="288" op_6_bw="288" op_7_bw="288" op_8_bw="288" op_9_bw="288" op_10_bw="288" op_11_bw="288" op_12_bw="288" op_13_bw="288" op_14_bw="288" op_15_bw="288" op_16_bw="288" op_17_bw="288" op_18_bw="288" op_19_bw="288" op_20_bw="288" op_21_bw="288" op_22_bw="288" op_23_bw="288" op_24_bw="288" op_25_bw="288" op_26_bw="288" op_27_bw="288" op_28_bw="288" op_29_bw="288" op_30_bw="288" op_31_bw="288" op_32_bw="288" op_33_bw="288" op_34_bw="288" op_35_bw="288" op_36_bw="288" op_37_bw="288" op_38_bw="288" op_39_bw="288" op_40_bw="288" op_41_bw="288" op_42_bw="288" op_43_bw="288" op_44_bw="288" op_45_bw="288" op_46_bw="288" op_47_bw="288" op_48_bw="288" op_49_bw="288" op_50_bw="288" op_51_bw="288" op_52_bw="288" op_53_bw="288" op_54_bw="288" op_55_bw="288" op_56_bw="288" op_57_bw="288" op_58_bw="288" op_59_bw="288" op_60_bw="288" op_61_bw="288" op_62_bw="288" op_63_bw="288" op_64_bw="288" op_65_bw="288" op_66_bw="288" op_67_bw="288" op_68_bw="288" op_69_bw="288" op_70_bw="288" op_71_bw="288" op_72_bw="288" op_73_bw="288" op_74_bw="288" op_75_bw="33" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="0" op_108_bw="0" op_109_bw="0">
<![CDATA[
._crit_edge52.loopexit:156 %call_ln185 = call void @ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16, i29 %block_num_y, i61 %mul_ln184, i32 %weights_stream_0_0_0_0, i288 %weight_buffer, i288 %weight_buffer1, i288 %weight_buffer2, i288 %weight_buffer3, i288 %weight_buffer4, i288 %weight_buffer5, i288 %weight_buffer6, i288 %weight_buffer7, i288 %weight_buffer8, i288 %weight_buffer9, i288 %weight_buffer10, i288 %weight_buffer11, i288 %weight_buffer12, i288 %weight_buffer13, i288 %weight_buffer14, i288 %weight_buffer15, i288 %weight_buffer16, i288 %weight_buffer17, i288 %weight_buffer18, i288 %weight_buffer19, i288 %weight_buffer20, i288 %weight_buffer21, i288 %weight_buffer22, i288 %weight_buffer23, i288 %weight_buffer24, i288 %weight_buffer25, i288 %weight_buffer26, i288 %weight_buffer27, i288 %weight_buffer28, i288 %weight_buffer29, i288 %weight_buffer30, i288 %weight_buffer31, i288 %weight_buffer32, i288 %weight_buffer33, i288 %weight_buffer34, i288 %weight_buffer35, i288 %weight_buffer36, i288 %weight_buffer37, i288 %weight_buffer38, i288 %weight_buffer39, i288 %weight_buffer40, i288 %weight_buffer41, i288 %weight_buffer42, i288 %weight_buffer43, i288 %weight_buffer44, i288 %weight_buffer45, i288 %weight_buffer46, i288 %weight_buffer47, i288 %weight_buffer48, i288 %weight_buffer49, i288 %weight_buffer50, i288 %weight_buffer51, i288 %weight_buffer52, i288 %weight_buffer53, i288 %weight_buffer54, i288 %weight_buffer55, i288 %weight_buffer56, i288 %weight_buffer57, i288 %weight_buffer58, i288 %weight_buffer59, i288 %weight_buffer60, i288 %weight_buffer61, i288 %weight_buffer62, i288 %weight_buffer63, i288 %weight_buffer64, i288 %weight_buffer65, i288 %weight_buffer66, i288 %weight_buffer67, i288 %weight_buffer68, i288 %weight_buffer69, i288 %weight_buffer70, i33 %tmp_6, i32 %weights_stream_0_0_0_071, i32 %weights_stream_0_0_0_072, i32 %weights_stream_0_0_0_073, i32 %weights_stream_0_0_0_074, i32 %weights_stream_0_0_0_075, i32 %weights_stream_0_0_0_076, i32 %weights_stream_0_0_0_077, i32 %weights_stream_0_0_0_078, i32 %weights_stream_0_0_0_079, i32 %weights_stream_0_0_0_080, i32 %weights_stream_0_0_0_081, i32 %weights_stream_0_0_0_082, i32 %weights_stream_0_0_0_083, i32 %weights_stream_0_0_0_084, i32 %weights_stream_0_0_0_085, i32 %weights_stream_0_0_0_086, i32 %weights_stream_0_0_0_087, i32 %weights_stream_0_0_0_088, i32 %weights_stream_0_0_0_089, i32 %weights_stream_0_0_0_090, i32 %weights_stream_0_0_0_091, i32 %weights_stream_0_0_0_092, i32 %weights_stream_0_0_0_093, i32 %weights_stream_0_0_0_094, i32 %weights_stream_0_0_0_095, i32 %weights_stream_0_0_0_096, i32 %weights_stream_0_0_0_097, i32 %weights_stream_0_0_0_098, i32 %weights_stream_0_0_0_099, i32 %weights_stream_0_0_0_0100, i32 %weights_stream_0_0_0_0101

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="302" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="61" op_3_bw="32" op_4_bw="288" op_5_bw="288" op_6_bw="288" op_7_bw="288" op_8_bw="288" op_9_bw="288" op_10_bw="288" op_11_bw="288" op_12_bw="288" op_13_bw="288" op_14_bw="288" op_15_bw="288" op_16_bw="288" op_17_bw="288" op_18_bw="288" op_19_bw="288" op_20_bw="288" op_21_bw="288" op_22_bw="288" op_23_bw="288" op_24_bw="288" op_25_bw="288" op_26_bw="288" op_27_bw="288" op_28_bw="288" op_29_bw="288" op_30_bw="288" op_31_bw="288" op_32_bw="288" op_33_bw="288" op_34_bw="288" op_35_bw="288" op_36_bw="288" op_37_bw="288" op_38_bw="288" op_39_bw="288" op_40_bw="288" op_41_bw="288" op_42_bw="288" op_43_bw="288" op_44_bw="288" op_45_bw="288" op_46_bw="288" op_47_bw="288" op_48_bw="288" op_49_bw="288" op_50_bw="288" op_51_bw="288" op_52_bw="288" op_53_bw="288" op_54_bw="288" op_55_bw="288" op_56_bw="288" op_57_bw="288" op_58_bw="288" op_59_bw="288" op_60_bw="288" op_61_bw="288" op_62_bw="288" op_63_bw="288" op_64_bw="288" op_65_bw="288" op_66_bw="288" op_67_bw="288" op_68_bw="288" op_69_bw="288" op_70_bw="288" op_71_bw="288" op_72_bw="288" op_73_bw="288" op_74_bw="288" op_75_bw="33" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="0" op_108_bw="0" op_109_bw="0">
<![CDATA[
._crit_edge52.loopexit:156 %call_ln185 = call void @ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16, i29 %block_num_y, i61 %mul_ln184, i32 %weights_stream_0_0_0_0, i288 %weight_buffer, i288 %weight_buffer1, i288 %weight_buffer2, i288 %weight_buffer3, i288 %weight_buffer4, i288 %weight_buffer5, i288 %weight_buffer6, i288 %weight_buffer7, i288 %weight_buffer8, i288 %weight_buffer9, i288 %weight_buffer10, i288 %weight_buffer11, i288 %weight_buffer12, i288 %weight_buffer13, i288 %weight_buffer14, i288 %weight_buffer15, i288 %weight_buffer16, i288 %weight_buffer17, i288 %weight_buffer18, i288 %weight_buffer19, i288 %weight_buffer20, i288 %weight_buffer21, i288 %weight_buffer22, i288 %weight_buffer23, i288 %weight_buffer24, i288 %weight_buffer25, i288 %weight_buffer26, i288 %weight_buffer27, i288 %weight_buffer28, i288 %weight_buffer29, i288 %weight_buffer30, i288 %weight_buffer31, i288 %weight_buffer32, i288 %weight_buffer33, i288 %weight_buffer34, i288 %weight_buffer35, i288 %weight_buffer36, i288 %weight_buffer37, i288 %weight_buffer38, i288 %weight_buffer39, i288 %weight_buffer40, i288 %weight_buffer41, i288 %weight_buffer42, i288 %weight_buffer43, i288 %weight_buffer44, i288 %weight_buffer45, i288 %weight_buffer46, i288 %weight_buffer47, i288 %weight_buffer48, i288 %weight_buffer49, i288 %weight_buffer50, i288 %weight_buffer51, i288 %weight_buffer52, i288 %weight_buffer53, i288 %weight_buffer54, i288 %weight_buffer55, i288 %weight_buffer56, i288 %weight_buffer57, i288 %weight_buffer58, i288 %weight_buffer59, i288 %weight_buffer60, i288 %weight_buffer61, i288 %weight_buffer62, i288 %weight_buffer63, i288 %weight_buffer64, i288 %weight_buffer65, i288 %weight_buffer66, i288 %weight_buffer67, i288 %weight_buffer68, i288 %weight_buffer69, i288 %weight_buffer70, i33 %tmp_6, i32 %weights_stream_0_0_0_071, i32 %weights_stream_0_0_0_072, i32 %weights_stream_0_0_0_073, i32 %weights_stream_0_0_0_074, i32 %weights_stream_0_0_0_075, i32 %weights_stream_0_0_0_076, i32 %weights_stream_0_0_0_077, i32 %weights_stream_0_0_0_078, i32 %weights_stream_0_0_0_079, i32 %weights_stream_0_0_0_080, i32 %weights_stream_0_0_0_081, i32 %weights_stream_0_0_0_082, i32 %weights_stream_0_0_0_083, i32 %weights_stream_0_0_0_084, i32 %weights_stream_0_0_0_085, i32 %weights_stream_0_0_0_086, i32 %weights_stream_0_0_0_087, i32 %weights_stream_0_0_0_088, i32 %weights_stream_0_0_0_089, i32 %weights_stream_0_0_0_090, i32 %weights_stream_0_0_0_091, i32 %weights_stream_0_0_0_092, i32 %weights_stream_0_0_0_093, i32 %weights_stream_0_0_0_094, i32 %weights_stream_0_0_0_095, i32 %weights_stream_0_0_0_096, i32 %weights_stream_0_0_0_097, i32 %weights_stream_0_0_0_098, i32 %weights_stream_0_0_0_099, i32 %weights_stream_0_0_0_0100, i32 %weights_stream_0_0_0_0101

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="303" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge52.loopexit:157 %empty_266 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge52.loopexit:158 %empty_267 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="305" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge52.loopexit:159 %call_ln151 = call void @ReadFromMem_Pipeline_VITIS_LOOP_216_18, i32 %mul_ln151, i32 %iact_buffer, i32 %iacts_stream64

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="306" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge52.loopexit:159 %call_ln151 = call void @ReadFromMem_Pipeline_VITIS_LOOP_216_18, i32 %mul_ln151, i32 %iact_buffer, i32 %iacts_stream64

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0">
<![CDATA[
._crit_edge52.loopexit:160 %ret_ln222 = ret

]]></Node>
<StgValue><ssdm name="ret_ln222"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
