{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501162912578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501162912578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 16:41:52 2017 " "Processing started: Thu Jul 27 16:41:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501162912578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501162912578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proiect -c proiect " "Command: quartus_map --read_settings_files=on --write_settings_files=off proiect -c proiect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501162912578 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1501162912905 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proiect.v(61) " "Verilog HDL information at proiect.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1501162912948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proiect.v 1 1 " "Found 1 design units, including 1 entities, in source file proiect.v" { { "Info" "ISGN_ENTITY_NAME" "1 proiect " "Found entity 1: proiect" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501162912949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501162912949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_sync.v(44) " "Verilog HDL warning at vga_sync.v(44): extended using \"x\" or \"z\"" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1501162912951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_sync.v(45) " "Verilog HDL warning at vga_sync.v(45): extended using \"x\" or \"z\"" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1501162912951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501162912951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501162912951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updateclk.v 1 1 " "Found 1 design units, including 1 entities, in source file updateclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateclk " "Found entity 1: updateclk" {  } { { "updateclk.v" "" { Text "D:/altera 2/projects_delete/proiect/updateclk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501162912953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501162912953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddle_c proiect.v(103) " "Verilog HDL Implicit Net warning at proiect.v(103): created implicit net for \"paddle_c\"" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501162912954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "border_c proiect.v(104) " "Verilog HDL Implicit Net warning at proiect.v(104): created implicit net for \"border_c\"" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501162912954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proiect " "Elaborating entity \"proiect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1501162912978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "paddle_c proiect.v(103) " "Verilog HDL or VHDL warning at proiect.v(103): object \"paddle_c\" assigned a value but never read" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1501162912978 "|proiect"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "border_c proiect.v(104) " "Verilog HDL or VHDL warning at proiect.v(104): object \"border_c\" assigned a value but never read" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1501162912978 "|proiect"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bounce proiect.v(44) " "Verilog HDL or VHDL warning at proiect.v(44): object \"bounce\" assigned a value but never read" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1501162912979 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proiect.v(31) " "Verilog HDL assignment warning at proiect.v(31): truncated value with size 32 to match size of target (1)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162912979 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proiect.v(32) " "Verilog HDL assignment warning at proiect.v(32): truncated value with size 32 to match size of target (1)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162912979 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proiect.v(33) " "Verilog HDL assignment warning at proiect.v(33): truncated value with size 32 to match size of target (1)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162912980 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proiect.v(70) " "Verilog HDL assignment warning at proiect.v(70): truncated value with size 32 to match size of target (1)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162912980 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proiect.v(71) " "Verilog HDL assignment warning at proiect.v(71): truncated value with size 32 to match size of target (11)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162912981 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proiect.v(75) " "Verilog HDL assignment warning at proiect.v(75): truncated value with size 32 to match size of target (11)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162912981 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proiect.v(77) " "Verilog HDL assignment warning at proiect.v(77): truncated value with size 32 to match size of target (11)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162912981 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proiect.v(83) " "Verilog HDL assignment warning at proiect.v(83): truncated value with size 32 to match size of target (11)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162912981 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proiect.v(86) " "Verilog HDL assignment warning at proiect.v(86): truncated value with size 32 to match size of target (11)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162912982 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proiect.v(91) " "Verilog HDL assignment warning at proiect.v(91): truncated value with size 32 to match size of target (1)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162912982 "|proiect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga\"" {  } { { "proiect.v" "vga" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501162913000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_sync.v(27) " "Verilog HDL assignment warning at vga_sync.v(27): truncated value with size 32 to match size of target (11)" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162913002 "|proiect|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_sync.v(32) " "Verilog HDL assignment warning at vga_sync.v(32): truncated value with size 32 to match size of target (11)" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162913002 "|proiect|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_sync.v(41) " "Verilog HDL assignment warning at vga_sync.v(41): truncated value with size 32 to match size of target (1)" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162913002 "|proiect|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_sync.v(42) " "Verilog HDL assignment warning at vga_sync.v(42): truncated value with size 32 to match size of target (1)" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162913002 "|proiect|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_sync.v(43) " "Verilog HDL assignment warning at vga_sync.v(43): truncated value with size 32 to match size of target (1)" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162913002 "|proiect|vga_sync:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateclk updateclk:clock " "Elaborating entity \"updateclk\" for hierarchy \"updateclk:clock\"" {  } { { "proiect.v" "clock" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501162913005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 updateclk.v(10) " "Verilog HDL assignment warning at updateclk.v(10): truncated value with size 32 to match size of target (24)" {  } { { "updateclk.v" "" { Text "D:/altera 2/projects_delete/proiect/updateclk.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162913007 "|proiect|updateclk:clock"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[0\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[0\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[1\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[1\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[2\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[2\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[3\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[3\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[4\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[4\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[5\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[5\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[6\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[6\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[7\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[7\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[8\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[8\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[9\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[9\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[10\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[10\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[0\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[0\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[1\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[1\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[2\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[2\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[3\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[3\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[4\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[4\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[5\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[5\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[6\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[6\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[7\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[7\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[8\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[8\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[9\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[9\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[10\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[10\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162913097 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1501162913097 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera 2/projects_delete/proiect/output_files/proiect.map.smsg " "Generated suppressed messages file D:/altera 2/projects_delete/proiect/output_files/proiect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1501162913767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1501162913854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501162913854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1501162913904 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1501162913904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1501162913904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1501162913904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501162913922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 16:41:53 2017 " "Processing ended: Thu Jul 27 16:41:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501162913922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501162913922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501162913922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501162913922 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501162915008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501162915008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 16:41:54 2017 " "Processing started: Thu Jul 27 16:41:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501162915008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1501162915008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proiect -c proiect " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proiect -c proiect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1501162915008 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1501162915088 ""}
{ "Info" "0" "" "Project  = proiect" {  } {  } 0 0 "Project  = proiect" 0 0 "Fitter" 0 0 1501162915088 ""}
{ "Info" "0" "" "Revision = proiect" {  } {  } 0 0 "Revision = proiect" 0 0 "Fitter" 0 0 1501162915088 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1501162915170 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proiect EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"proiect\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501162915176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501162915226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501162915226 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501162915294 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1501162915309 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1501162915673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1501162915673 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1501162915673 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1501162915673 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera 2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera 2/projects_delete/proiect/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1501162915675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera 2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera 2/projects_delete/proiect/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1501162915675 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/altera 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera 2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera 2/projects_delete/proiect/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1501162915675 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1501162915675 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proiect.sdc " "Synopsys Design Constraints File file not found: 'proiect.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1501162915888 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1501162915889 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1501162915895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1501162915924 ""}  } { { "d:/altera 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera 2/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/altera 2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera 2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 3 0 0 } } { "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera 2/projects_delete/proiect/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501162915924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "updateclk:clock\|update  " "Automatically promoted node updateclk:clock\|update " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1501162915925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "updateclk:clock\|update~0 " "Destination node updateclk:clock\|update~0" {  } { { "updateclk.v" "" { Text "D:/altera 2/projects_delete/proiect/updateclk.v" 4 -1 0 } } { "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { updateclk:clock|update~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera 2/projects_delete/proiect/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1501162915925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1501162915925 ""}  } { { "updateclk.v" "" { Text "D:/altera 2/projects_delete/proiect/updateclk.v" 4 -1 0 } } { "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { updateclk:clock|update } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera 2/projects_delete/proiect/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501162915925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1501162916018 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501162916018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501162916019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501162916019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501162916020 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1501162916021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1501162916021 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1501162916021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1501162916035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1501162916035 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501162916035 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501162916046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1501162917089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501162917235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1501162917245 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1501162917932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501162917932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1501162918014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/altera 2/projects_delete/proiect/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1501162918855 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1501162918855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501162919165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1501162919167 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1501162919167 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1501162919177 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501162919180 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h_sync 0 " "Pin \"h_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_sync 0 " "Pin \"v_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[0\] 0 " "Pin \"red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[1\] 0 " "Pin \"red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[2\] 0 " "Pin \"red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[3\] 0 " "Pin \"red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[0\] 0 " "Pin \"green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[1\] 0 " "Pin \"green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[2\] 0 " "Pin \"green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[3\] 0 " "Pin \"green\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[0\] 0 " "Pin \"blue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[1\] 0 " "Pin \"blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[2\] 0 " "Pin \"blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue\[3\] 0 " "Pin \"blue\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1501162919190 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1501162919190 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501162919330 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501162919352 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501162919482 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501162919718 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1501162919779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera 2/projects_delete/proiect/output_files/proiect.fit.smsg " "Generated suppressed messages file D:/altera 2/projects_delete/proiect/output_files/proiect.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1501162919854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501162919989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 16:41:59 2017 " "Processing ended: Thu Jul 27 16:41:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501162919989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501162919989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501162919989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501162919989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1501162920960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501162920961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 16:42:00 2017 " "Processing started: Thu Jul 27 16:42:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501162920961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1501162920961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proiect -c proiect " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proiect -c proiect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1501162920961 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1501162921905 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1501162921937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501162922365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 16:42:02 2017 " "Processing ended: Thu Jul 27 16:42:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501162922365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501162922365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501162922365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1501162922365 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1501162922976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1501162923444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 16:42:03 2017 " "Processing started: Thu Jul 27 16:42:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501162923444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501162923444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proiect -c proiect " "Command: quartus_sta proiect -c proiect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501162923445 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1501162923527 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1501162923628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1501162923666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1501162923666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proiect.sdc " "Synopsys Design Constraints File file not found: 'proiect.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1501162923771 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1501162923771 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name updateclk:clock\|update updateclk:clock\|update " "create_clock -period 1.000 -name updateclk:clock\|update updateclk:clock\|update" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923773 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923773 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1501162923776 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1501162923783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1501162923788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.135 " "Worst-case setup slack is -4.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.135       -66.843 updateclk:clock\|update  " "   -4.135       -66.843 updateclk:clock\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.534      -126.905 clk  " "   -3.534      -126.905 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1501162923790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.694 " "Worst-case hold slack is -2.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.694        -2.694 clk  " "   -2.694        -2.694 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.723         0.000 updateclk:clock\|update  " "    1.723         0.000 updateclk:clock\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1501162923793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1501162923794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1501162923796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -65.175 clk  " "   -1.631       -65.175 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -25.662 updateclk:clock\|update  " "   -0.611       -25.662 updateclk:clock\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1501162923797 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1501162923858 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1501162923861 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1501162923881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.886 " "Worst-case setup slack is -0.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886       -12.516 updateclk:clock\|update  " "   -0.886       -12.516 updateclk:clock\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764       -20.490 clk  " "   -0.764       -20.490 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1501162923884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.721 " "Worst-case hold slack is -1.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721        -1.721 clk  " "   -1.721        -1.721 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648         0.000 updateclk:clock\|update  " "    0.648         0.000 updateclk:clock\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1501162923888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1501162923892 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1501162923895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -53.380 clk  " "   -1.380       -53.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -21.000 updateclk:clock\|update  " "   -0.500       -21.000 updateclk:clock\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1501162923898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1501162923898 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1501162923958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1501162923983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1501162923983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501162924040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 16:42:04 2017 " "Processing ended: Thu Jul 27 16:42:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501162924040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501162924040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501162924040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501162924040 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501162924700 ""}
