INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19017/keylock/keylock.srcs/sources_1/new/keylock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keylock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19017/keylock/keylock.srcs/sim_1/new/sim_keylock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_keylock
