// Seed: 3543270212
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1
);
  wire id_3;
  assign id_3 = (id_1);
  supply1 id_4;
  assign id_4 = id_1;
  wor id_5;
  assign id_4 = ~id_4 * id_5 - 1;
  wor id_6, id_7 = 1;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6, id_6
  );
  assign id_5 = id_3;
  wire id_8;
endmodule
