Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Jul 28 03:04:10 2016
| Host         : LinuxBox running 64-bit Debian GNU/Linux 8.5 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FullChip_timing_summary_routed.rpt -rpx FullChip_timing_summary_routed.rpx
| Design       : FullChip
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: outputmemorycontroller/generator1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: outputmemorycontroller/generator2/AddGen2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: outputmemorycontroller/outputsync/Master/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.372        0.000                      0                  366        0.087        0.000                      0                  366        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.372        0.000                      0                  366        0.087        0.000                      0                  366        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core2/grigio_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 6.268ns (67.902%)  route 2.963ns (32.098%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 13.723 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.588    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.572     4.241    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.734     4.975 r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=12, routed)          1.073     6.048    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X9Y54          LUT3 (Prop_lut3_I1_O)        0.105     6.153 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.153    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig24_out
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.485 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.665 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.377     7.042    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.249     7.291 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.291    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     7.796 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.370     8.167    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[7]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.250     8.417 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.417    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.874 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.874    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.139 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[1]
                         net (fo=1, routed)           0.418     9.557    Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[13]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_C[13]_P[15])
                                                      1.668    11.225 r  Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.347    11.572    Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.523    13.095 r  Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.377    13.472    Core2/outputReg[7]
    SLICE_X11Y58         FDCE                                         r  Core2/grigio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.749    10.749 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.369    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.277    13.723    Core2/CLK
    SLICE_X11Y58         FDCE                                         r  Core2/grigio_reg[7]/C
                         clock pessimism              0.229    13.952    
                         clock uncertainty           -0.035    13.917    
    SLICE_X11Y58         FDCE (Setup_fdce_C_D)       -0.073    13.844    Core2/grigio_reg[7]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core2/grigio_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 6.268ns (67.669%)  route 2.995ns (32.331%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 13.723 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.588    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.572     4.241    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.734     4.975 r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=12, routed)          1.073     6.048    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X9Y54          LUT3 (Prop_lut3_I1_O)        0.105     6.153 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.153    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig24_out
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.485 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.665 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.377     7.042    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.249     7.291 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.291    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     7.796 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.370     8.167    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[7]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.250     8.417 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.417    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.874 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.874    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.139 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[1]
                         net (fo=1, routed)           0.418     9.557    Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[13]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_C[13]_P[15])
                                                      1.668    11.225 r  Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.347    11.572    Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[15]_P[8])
                                                      1.523    13.095 r  Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[8]
                         net (fo=1, routed)           0.409    13.504    Core2/outputReg[0]
    SLICE_X11Y58         FDCE                                         r  Core2/grigio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.749    10.749 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.369    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.277    13.723    Core2/CLK
    SLICE_X11Y58         FDCE                                         r  Core2/grigio_reg[0]/C
                         clock pessimism              0.229    13.952    
                         clock uncertainty           -0.035    13.917    
    SLICE_X11Y58         FDCE (Setup_fdce_C_D)       -0.032    13.885    Core2/grigio_reg[0]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core2/grigio_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 6.268ns (67.676%)  route 2.994ns (32.324%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 13.723 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.588    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.572     4.241    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.734     4.975 r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=12, routed)          1.073     6.048    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X9Y54          LUT3 (Prop_lut3_I1_O)        0.105     6.153 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.153    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig24_out
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.485 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.665 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.377     7.042    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.249     7.291 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.291    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     7.796 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.370     8.167    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[7]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.250     8.417 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.417    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.874 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.874    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.139 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[1]
                         net (fo=1, routed)           0.418     9.557    Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[13]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_C[13]_P[15])
                                                      1.668    11.225 r  Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.347    11.572    Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[15]_P[13])
                                                      1.523    13.095 r  Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[13]
                         net (fo=1, routed)           0.408    13.503    Core2/outputReg[5]
    SLICE_X11Y58         FDCE                                         r  Core2/grigio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.749    10.749 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.369    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.277    13.723    Core2/CLK
    SLICE_X11Y58         FDCE                                         r  Core2/grigio_reg[5]/C
                         clock pessimism              0.229    13.952    
                         clock uncertainty           -0.035    13.917    
    SLICE_X11Y58         FDCE (Setup_fdce_C_D)       -0.027    13.890    Core2/grigio_reg[5]
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core2/grigio_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 6.268ns (67.669%)  route 2.995ns (32.331%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 13.723 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.588    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.572     4.241    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.734     4.975 r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=12, routed)          1.073     6.048    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X9Y54          LUT3 (Prop_lut3_I1_O)        0.105     6.153 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.153    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig24_out
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.485 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.665 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.377     7.042    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.249     7.291 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.291    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     7.796 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.370     8.167    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[7]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.250     8.417 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.417    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.874 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.874    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.139 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[1]
                         net (fo=1, routed)           0.418     9.557    Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[13]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_C[13]_P[15])
                                                      1.668    11.225 r  Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.347    11.572    Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[15]_P[12])
                                                      1.523    13.095 r  Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[12]
                         net (fo=1, routed)           0.409    13.504    Core2/outputReg[4]
    SLICE_X11Y58         FDCE                                         r  Core2/grigio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.749    10.749 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.369    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.277    13.723    Core2/CLK
    SLICE_X11Y58         FDCE                                         r  Core2/grigio_reg[4]/C
                         clock pessimism              0.229    13.952    
                         clock uncertainty           -0.035    13.917    
    SLICE_X11Y58         FDCE (Setup_fdce_C_D)       -0.024    13.893    Core2/grigio_reg[4]
  -------------------------------------------------------------------
                         required time                         13.893    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core2/grigio_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 6.268ns (67.669%)  route 2.995ns (32.331%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 13.724 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.588    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.572     4.241    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.734     4.975 r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=12, routed)          1.073     6.048    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X9Y54          LUT3 (Prop_lut3_I1_O)        0.105     6.153 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.153    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig24_out
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.485 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.665 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.377     7.042    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.249     7.291 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.291    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     7.796 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.370     8.167    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[7]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.250     8.417 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.417    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.874 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.874    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.139 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[1]
                         net (fo=1, routed)           0.418     9.557    Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[13]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_C[13]_P[15])
                                                      1.668    11.225 r  Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.347    11.572    Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[15]_P[11])
                                                      1.523    13.095 r  Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[11]
                         net (fo=1, routed)           0.409    13.504    Core2/outputReg[3]
    SLICE_X10Y57         FDCE                                         r  Core2/grigio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.749    10.749 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.369    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.278    13.724    Core2/CLK
    SLICE_X10Y57         FDCE                                         r  Core2/grigio_reg[3]/C
                         clock pessimism              0.229    13.953    
                         clock uncertainty           -0.035    13.918    
    SLICE_X10Y57         FDCE (Setup_fdce_C_D)       -0.017    13.901    Core2/grigio_reg[3]
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core2/grigio_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 6.268ns (67.683%)  route 2.993ns (32.317%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 13.724 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.588    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.572     4.241    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.734     4.975 r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=12, routed)          1.073     6.048    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X9Y54          LUT3 (Prop_lut3_I1_O)        0.105     6.153 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.153    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig24_out
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.485 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.665 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.377     7.042    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.249     7.291 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.291    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     7.796 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.370     8.167    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[7]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.250     8.417 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.417    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.874 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.874    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.139 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[1]
                         net (fo=1, routed)           0.418     9.557    Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[13]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_C[13]_P[15])
                                                      1.668    11.225 r  Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.347    11.572    Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[15]_P[9])
                                                      1.523    13.095 r  Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=1, routed)           0.407    13.502    Core2/outputReg[1]
    SLICE_X10Y57         FDCE                                         r  Core2/grigio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.749    10.749 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.369    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.278    13.724    Core2/CLK
    SLICE_X10Y57         FDCE                                         r  Core2/grigio_reg[1]/C
                         clock pessimism              0.229    13.953    
                         clock uncertainty           -0.035    13.918    
    SLICE_X10Y57         FDCE (Setup_fdce_C_D)       -0.004    13.914    Core2/grigio_reg[1]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -13.502    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core2/grigio_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 6.268ns (67.676%)  route 2.994ns (32.324%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 13.723 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.588    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.572     4.241    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.734     4.975 r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=12, routed)          1.073     6.048    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X9Y54          LUT3 (Prop_lut3_I1_O)        0.105     6.153 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.153    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig24_out
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.485 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.665 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.377     7.042    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.249     7.291 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.291    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     7.796 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.370     8.167    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[7]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.250     8.417 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.417    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.874 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.874    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.139 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[1]
                         net (fo=1, routed)           0.418     9.557    Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[13]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_C[13]_P[15])
                                                      1.668    11.225 r  Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.347    11.572    Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[15]_P[14])
                                                      1.523    13.095 r  Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[14]
                         net (fo=1, routed)           0.408    13.503    Core2/outputReg[6]
    SLICE_X10Y58         FDCE                                         r  Core2/grigio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.749    10.749 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.369    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.277    13.723    Core2/CLK
    SLICE_X10Y58         FDCE                                         r  Core2/grigio_reg[6]/C
                         clock pessimism              0.229    13.952    
                         clock uncertainty           -0.035    13.917    
    SLICE_X10Y58         FDCE (Setup_fdce_C_D)       -0.002    13.915    Core2/grigio_reg[6]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core2/grigio_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 6.268ns (67.676%)  route 2.994ns (32.324%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 13.724 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.588    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.572     4.241    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.734     4.975 r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=12, routed)          1.073     6.048    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X9Y54          LUT3 (Prop_lut3_I1_O)        0.105     6.153 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.153    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig24_out
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.485 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.665 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.377     7.042    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.249     7.291 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.291    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_12_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     7.796 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2/O[3]
                         net (fo=2, routed)           0.370     8.167    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[7]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.250     8.417 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.417    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_5_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.874 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.874    Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.139 r  Core2/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[1]
                         net (fo=1, routed)           0.418     9.557    Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[13]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_C[13]_P[15])
                                                      1.668    11.225 r  Core2/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.347    11.572    Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[15]_P[10])
                                                      1.523    13.095 r  Core2/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[10]
                         net (fo=1, routed)           0.408    13.503    Core2/outputReg[2]
    SLICE_X10Y57         FDCE                                         r  Core2/grigio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.749    10.749 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.369    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.278    13.724    Core2/CLK
    SLICE_X10Y57         FDCE                                         r  Core2/grigio_reg[2]/C
                         clock pessimism              0.229    13.953    
                         clock uncertainty           -0.035    13.918    
    SLICE_X10Y57         FDCE (Setup_fdce_C_D)       -0.002    13.916    Core2/grigio_reg[2]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core1/grigio_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 6.432ns (68.699%)  route 2.931ns (31.301%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.588    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.572     4.241    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.734     4.975 r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=16, routed)          0.896     5.871    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.105     5.976 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.976    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig25_out
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.420 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.420    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.682 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.460     7.142    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[7]
    SLICE_X9Y46          LUT2 (Prop_lut2_I1_O)        0.250     7.392 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.392    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_9_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.724 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.989 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.373     8.362    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.250     8.612 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.612    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.944 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.944    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.204 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[3]
                         net (fo=1, routed)           0.450     9.654    Core1/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.675    11.329 r  Core1/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.347    11.676    Core1/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[15]_P[11])
                                                      1.523    13.199 r  Core1/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[11]
                         net (fo=1, routed)           0.405    13.604    Core1/outputReg[3]
    SLICE_X13Y47         FDCE                                         r  Core1/grigio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.749    10.749 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.369    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.415    13.861    Core1/CLK
    SLICE_X13Y47         FDCE                                         r  Core1/grigio_reg[3]/C
                         clock pessimism              0.296    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)       -0.072    14.050    Core1/grigio_reg[3]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core1/grigio_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.390ns  (logic 6.432ns (68.495%)  route 2.958ns (31.505%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.880     0.880 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.588    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.572     4.241    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.734     4.975 r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=16, routed)          0.896     5.871    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.105     5.976 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.976    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig25_out
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.420 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.420    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.682 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.460     7.142    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[7]
    SLICE_X9Y46          LUT2 (Prop_lut2_I1_O)        0.250     7.392 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.392    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_9_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.724 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.989 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.373     8.362    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.250     8.612 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.612    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.944 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.944    Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.204 r  Core1/multrosso/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/O[3]
                         net (fo=1, routed)           0.450     9.654    Core1/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.675    11.329 r  Core1/multverde/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.347    11.676    Core1/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[15]_P[15])
                                                      1.523    13.199 r  Core1/multblu/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[15]
                         net (fo=1, routed)           0.432    13.632    Core1/outputReg[7]
    SLICE_X13Y48         FDCE                                         r  Core1/grigio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.749    10.749 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.369    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.415    13.861    Core1/CLK
    SLICE_X13Y48         FDCE                                         r  Core1/grigio_reg[7]/C
                         clock pessimism              0.296    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X13Y48         FDCE (Setup_fdce_C_D)       -0.044    14.078    Core1/grigio_reg[7]
  -------------------------------------------------------------------
                         required time                         14.078    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  0.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Core3/grigio_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.921%)  route 0.253ns (63.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.569     1.411    Core3/CLK
    SLICE_X10Y63         FDCE                                         r  Core3/grigio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.148     1.559 r  Core3/grigio_reg[6]/Q
                         net (fo=1, routed)           0.253     1.812    finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y26         RAMB18E1                                     r  finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.873     1.962    finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.482    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.725    finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.804%)  route 0.477ns (77.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.603     1.445    inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y52          FDRE                                         r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=6, routed)           0.477     2.064    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.953     2.042    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.791    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.974    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.510%)  route 0.485ns (77.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.603     1.445    inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y51          FDRE                                         r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=6, routed)           0.485     2.072    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.953     2.042    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.791    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.974    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.141ns (22.506%)  route 0.486ns (77.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.603     1.445    inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y52          FDRE                                         r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=6, routed)           0.486     2.072    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.953     2.042    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.791    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.974    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.466%)  route 0.174ns (51.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.416    inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X8Y52          FDRE                                         r  inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=5, routed)           0.174     1.755    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y20         RAMB18E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.883     1.972    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.471    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.654    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.391%)  route 0.489ns (77.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.603     1.445    inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y51          FDRE                                         r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=6, routed)           0.489     2.075    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.953     2.042    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.791    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.974    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (48.022%)  route 0.178ns (51.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.573     1.415    inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X8Y53          FDSE                                         r  inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDSE (Prop_fdse_C_Q)         0.164     1.579 r  inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=5, routed)           0.178     1.757    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y20         RAMB18E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.883     1.972    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.471    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.654    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.800%)  route 0.506ns (78.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.603     1.445    inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y51          FDRE                                         r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=6, routed)           0.506     2.092    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.953     2.042    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.791    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.974    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.073%)  route 0.217ns (56.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.416    inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X8Y51          FDRE                                         r  inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  inputController2/Slave/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=5, routed)           0.217     1.797    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y20         RAMB18E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.883     1.972    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.471    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.654    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.971%)  route 0.531ns (79.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.603     1.445    inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y52          FDRE                                         r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inputController1/AddGen/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=6, routed)           0.531     2.118    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.953     2.042    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.791    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.974    inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y22  InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y22  InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y12  InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y12  InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y23  finalResult/outputmem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y23  finalResult/outputmem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y26  finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y26  finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y20  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y20  inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y58  Core2/grigio_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y57  Core2/grigio_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y57  Core2/grigio_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y57  Core2/grigio_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y58  Core2/grigio_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y58  Core2/grigio_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y58  Core2/grigio_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y58  Core2/grigio_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62  Core3/grigio_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62  Core3/grigio_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y47  Core1/grigio_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y47  Core1/grigio_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y47  Core1/grigio_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y48  Core1/grigio_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y48  Core1/grigio_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62  Core3/grigio_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62  Core3/grigio_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62  Core3/grigio_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y62  Core3/grigio_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y62  Core3/grigio_reg[4]/C



